##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_24MHz
		4.2::Critical Path Report for Clock_PWM_A
		4.3::Critical Path Report for Clock_PWM_B
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_BT_IntClock
		4.6::Critical Path Report for UART_PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_24MHz:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_BT_IntClock:R)
		5.4::Critical Path Report for (Clock_24MHz:R vs. Clock_24MHz:R)
		5.5::Critical Path Report for (UART_PC_IntClock:R vs. UART_PC_IntClock:R)
		5.6::Critical Path Report for (UART_BT_IntClock:R vs. UART_BT_IntClock:R)
		5.7::Critical Path Report for (Clock_PWM_B:R vs. Clock_PWM_B:R)
		5.8::Critical Path Report for (Clock_PWM_A:R vs. Clock_PWM_A:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_24MHz                 | Frequency: 45.24 MHz  | Target: 24.00 MHz  | 
Clock: Clock_5kHz                  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_5kHz(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_PWM_A                 | Frequency: 91.26 MHz  | Target: 0.02 MHz   | 
Clock: Clock_PWM_B                 | Frequency: 88.60 MHz  | Target: 0.02 MHz   | 
Clock: CyBUS_CLK                   | Frequency: 48.14 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                       | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                       | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                   | N/A                   | Target: 24.00 MHz  | 
Clock: UART_BT_IntClock            | Frequency: 54.28 MHz  | Target: 0.08 MHz   | 
Clock: UART_PC_IntClock            | Frequency: 38.47 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_24MHz       Clock_24MHz       41666.7          19563       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_PWM_A       Clock_PWM_A       6.6625e+007      66614043    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_PWM_B       Clock_PWM_B       6.6625e+007      66613713    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         Clock_24MHz       41666.7          20893       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_BT_IntClock  41666.7          23243       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_PC_IntClock  41666.7          23594       N/A              N/A         N/A              N/A         N/A              N/A         
UART_BT_IntClock  UART_BT_IntClock  1.30417e+007     13024184    N/A              N/A         N/A              N/A         N/A              N/A         
UART_PC_IntClock  UART_PC_IntClock  2.16667e+006     2140673     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
Echo(0)_PAD  22550         Clock_24MHz:R     


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase    
------------  ------------  ------------------  
IN1(0)_PAD    23207         Clock_PWM_A:R       
IN2(0)_PAD    22278         Clock_PWM_A:R       
IN3(0)_PAD    24680         Clock_PWM_B:R       
IN4(0)_PAD    24857         Clock_PWM_B:R       
Tx_BT(0)_PAD  29185         UART_BT_IntClock:R  
Tx_PC(0)_PAD  32935         UART_PC_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_24MHz
*****************************************
Clock: Clock_24MHz
Frequency: 45.24 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19563p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17874
-------------------------------------   ----- 
End-of-path arrival time (ps)           17874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      3081   6591  19563  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9941  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2802  12744  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  17874  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  17874  19563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_PWM_A
*****************************************
Clock: Clock_PWM_A
Frequency: 91.26 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66614043p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  66614043  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell10     2559   4849  66614043  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell10     3350   8199  66614043  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2258  10457  66614043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_PWM_B
*****************************************
Clock: Clock_PWM_B
Frequency: 88.60 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66613713p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  66613713  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell9      2828   5118  66613713  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell9      3350   8468  66613713  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10787  66613713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.14 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16544
-------------------------------------   ----- 
End-of-path arrival time (ps)           16544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050  20893  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell20      3212   5262  20893  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   8612  20893  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2802  11414  20893  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  16544  20893  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  16544  20893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_BT_IntClock
**********************************************
Clock: UART_BT_IntClock
Frequency: 54.28 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14954
-------------------------------------   ----- 
End-of-path arrival time (ps)           14954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                                iocell7         2183   2183  23243  RISE       1
\UART_BT:BUART:rx_postpoll\/main_1         macrocell16     7094   9277  23243  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell16     3350  12627  23243  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2326  14954  23243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_PC_IntClock
**********************************************
Clock: UART_PC_IntClock
Frequency: 38.47 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2140673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19804
-------------------------------------   ----- 
End-of-path arrival time (ps)           19804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q                      macrocell26     1250   1250  2140673  RISE       1
\UART_PC:BUART:counter_load_not\/main_0           macrocell2      7660   8910  2140673  RISE       1
\UART_PC:BUART:counter_load_not\/q                macrocell2      3350  12260  2140673  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   7544  19804  2140673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_24MHz:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16544
-------------------------------------   ----- 
End-of-path arrival time (ps)           16544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050  20893  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell20      3212   5262  20893  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   8612  20893  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2802  11414  20893  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  16544  20893  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  16544  20893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PC_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14603
-------------------------------------   ----- 
End-of-path arrival time (ps)           14603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                                iocell1         2009   2009  23594  RISE       1
\UART_PC:BUART:rx_postpoll\/main_0         macrocell6      6951   8960  23594  RISE       1
\UART_PC:BUART:rx_postpoll\/q              macrocell6      3350  12310  23594  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2293  14603  23594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_BT_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14954
-------------------------------------   ----- 
End-of-path arrival time (ps)           14954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                                iocell7         2183   2183  23243  RISE       1
\UART_BT:BUART:rx_postpoll\/main_1         macrocell16     7094   9277  23243  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell16     3350  12627  23243  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2326  14954  23243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_24MHz:R vs. Clock_24MHz:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19563p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17874
-------------------------------------   ----- 
End-of-path arrival time (ps)           17874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      3081   6591  19563  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9941  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2802  12744  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  17874  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  17874  19563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (UART_PC_IntClock:R vs. UART_PC_IntClock:R)
*************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2140673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19804
-------------------------------------   ----- 
End-of-path arrival time (ps)           19804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q                      macrocell26     1250   1250  2140673  RISE       1
\UART_PC:BUART:counter_load_not\/main_0           macrocell2      7660   8910  2140673  RISE       1
\UART_PC:BUART:counter_load_not\/q                macrocell2      3350  12260  2140673  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   7544  19804  2140673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (UART_BT_IntClock:R vs. UART_BT_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024184p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q                      macrocell56     1250   1250  13024184  RISE       1
\UART_BT:BUART:counter_load_not\/main_0           macrocell12     4390   5640  13024184  RISE       1
\UART_BT:BUART:counter_load_not\/q                macrocell12     3350   8990  13024184  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2302  11292  13024184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1


5.7::Critical Path Report for (Clock_PWM_B:R vs. Clock_PWM_B:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66613713p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  66613713  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell9      2828   5118  66613713  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell9      3350   8468  66613713  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10787  66613713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


5.8::Critical Path Report for (Clock_PWM_A:R vs. Clock_PWM_A:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66614043p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  66614043  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell10     2559   4849  66614043  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell10     3350   8199  66614043  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2258  10457  66614043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19563p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17874
-------------------------------------   ----- 
End-of-path arrival time (ps)           17874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      3081   6591  19563  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9941  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2802  12744  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  17874  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  17874  19563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22733p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12744
-------------------------------------   ----- 
End-of-path arrival time (ps)           12744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      3081   6591  19563  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9941  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2802  12744  22733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22763p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      3081   6591  19563  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9941  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell10   2773  12714  22763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14954
-------------------------------------   ----- 
End-of-path arrival time (ps)           14954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                                iocell7         2183   2183  23243  RISE       1
\UART_BT:BUART:rx_postpoll\/main_1         macrocell16     7094   9277  23243  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell16     3350  12627  23243  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2326  14954  23243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14603
-------------------------------------   ----- 
End-of-path arrival time (ps)           14603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                                iocell1         2009   2009  23594  RISE       1
\UART_PC:BUART:rx_postpoll\/main_0         macrocell6      6951   8960  23594  RISE       1
\UART_PC:BUART:rx_postpoll\/q              macrocell6      3350  12310  23594  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2293  14603  23594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25462p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_274/q                                         macrocell76     1250   1250  22292  RISE       1
\Counter:CounterUDB:count_enable\/main_3          macrocell23     2601   3851  22292  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell23     3350   7201  22292  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9   2814  10014  25462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25476p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_274/q                                         macrocell76      1250   1250  22292  RISE       1
\Counter:CounterUDB:count_enable\/main_3          macrocell23      2601   3851  22292  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell23      3350   7201  22292  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell10   2800  10001  25476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell1       2009   2009  23594  RISE       1
MODIN1_1/main_2  macrocell37   7870   9879  28278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell1       2009   2009  23594  RISE       1
MODIN1_0/main_2  macrocell38   7870   9879  28278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:prevCapture\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28377p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10160
-------------------------------------   ----- 
End-of-path arrival time (ps)           10160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCapture\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:prevCapture\/q              macrocell71     1250   1250  28377  RISE       1
\Counter:CounterUDB:hwCapture\/main_1           macrocell19     2295   3545  28377  RISE       1
\Counter:CounterUDB:hwCapture\/q                macrocell19     3350   6895  28377  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell9   3265  10160  28377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:prevCapture\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28377p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10160
-------------------------------------   ----- 
End-of-path arrival time (ps)           10160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCapture\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:prevCapture\/q              macrocell71      1250   1250  28377  RISE       1
\Counter:CounterUDB:hwCapture\/main_1           macrocell19      2295   3545  28377  RISE       1
\Counter:CounterUDB:hwCapture\/q                macrocell19      3350   6895  28377  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell10   3265  10160  28377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 28880p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                         iocell7       2183   2183  23243  RISE       1
\UART_BT:BUART:pollcount_1\/main_3  macrocell67   7094   9277  28880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 28880p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                         iocell7       2183   2183  23243  RISE       1
\UART_BT:BUART:pollcount_0\/main_2  macrocell68   7094   9277  28880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29065p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12101
-------------------------------------   ----- 
End-of-path arrival time (ps)           12101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:overflow_status\/main_0      macrocell22      2923   6433  29065  RISE       1
\Counter:CounterUDB:overflow_status\/q           macrocell22      3350   9783  29065  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell7     2318  12101  29065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 29210p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                        iocell1       2009   2009  23594  RISE       1
\UART_PC:BUART:rx_state_0\/main_5  macrocell31   6937   8946  29210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  29246  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  29246  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  29246  RISE       1
\Counter:CounterUDB:status_0\/main_0             macrocell21      2624   6254  29246  RISE       1
\Counter:CounterUDB:status_0\/q                  macrocell21      3350   9604  29246  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2317  11921  29246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 29806p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                        iocell7       2183   2183  23243  RISE       1
\UART_BT:BUART:rx_state_0\/main_9  macrocell61   6167   8350  29806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 29806p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8350
-------------------------------------   ---- 
End-of-path arrival time (ps)           8350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                         iocell7       2183   2183  23243  RISE       1
\UART_BT:BUART:rx_status_3\/main_6  macrocell69   6167   8350  29806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 30217p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                        iocell1       2009   2009  23594  RISE       1
\UART_PC:BUART:rx_state_2\/main_5  macrocell34   5931   7940  30217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 30217p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                         iocell1       2009   2009  23594  RISE       1
\UART_PC:BUART:rx_status_3\/main_5  macrocell39   5931   7940  30217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_last\/main_0
Capture Clock  : \UART_PC:BUART:rx_last\/clock_0
Path slack     : 30217p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                     iocell1       2009   2009  23594  RISE       1
\UART_PC:BUART:rx_last\/main_0  macrocell40   5931   7940  30217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_last\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 30714p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                        iocell7       2183   2183  23243  RISE       1
\UART_BT:BUART:rx_state_2\/main_8  macrocell64   5260   7443  30714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_last\/main_0
Capture Clock  : \UART_BT:BUART:rx_last\/clock_0
Path slack     : 30723p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7434
-------------------------------------   ---- 
End-of-path arrival time (ps)           7434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell7             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                     iocell7       2183   2183  23243  RISE       1
\UART_BT:BUART:rx_last\/main_0  macrocell70   5251   7434  30723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_last\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:prevCapture\/q
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30997p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10170
-------------------------------------   ----- 
End-of-path arrival time (ps)           10170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCapture\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:prevCapture\/q            macrocell71    1250   1250  28377  RISE       1
\Counter:CounterUDB:hwCapture\/main_1         macrocell19    2295   3545  28377  RISE       1
\Counter:CounterUDB:hwCapture\/q              macrocell19    3350   6895  28377  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell7   3275  10170  30997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31558p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:overflow_reg_i\/main_0       macrocell73      3088   6598  31558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:overflow_reg_i\/clock_0                macrocell73         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 31565p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  19563  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  19563  RISE       1
\Counter:CounterUDB:disable_run_i\/main_2        macrocell72      3081   6591  31565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell72         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 31917p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  29246  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  29246  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  29246  RISE       1
\Counter:CounterUDB:prevCompare\/main_0          macrocell74      2610   6240  31917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCompare\/clock_0                   macrocell74         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : Net_274/main_1
Capture Clock  : Net_274/clock_0
Path slack     : 32866p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  20893  RISE       1
Net_274/main_1                           macrocell76    3240   5290  32866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \FreqDiv:not_last_reset\/main_1
Capture Clock  : \FreqDiv:not_last_reset\/clock_0
Path slack     : 32866p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  20893  RISE       1
\FreqDiv:not_last_reset\/main_1          macrocell77    3240   5290  32866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \FreqDiv:count_0\/main_1
Capture Clock  : \FreqDiv:count_0\/clock_0
Path slack     : 32866p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  20893  RISE       1
\FreqDiv:count_0\/main_1                 macrocell78    3240   5290  32866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 32895p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0    controlcell4   2050   2050  20893  RISE       1
\Counter:CounterUDB:disable_run_i\/main_0  macrocell72    3212   5262  32895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell72         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33485p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7682
-------------------------------------   ---- 
End-of-path arrival time (ps)           7682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  33485  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  33485  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  33485  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     4182   7682  33485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : \Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_274/q                                   macrocell76   1250   1250  22292  RISE       1
\Counter:CounterUDB:count_stored_i\/main_0  macrocell75   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell75         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : Net_274/main_2
Capture Clock  : Net_274/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_274/q       macrocell76   1250   1250  22292  RISE       1
Net_274/main_2  macrocell76   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:overflow_reg_i\/q
Path End       : \Counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:overflow_reg_i\/clock_0                macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter:CounterUDB:overflow_reg_i\/q      macrocell73   1250   1250  31665  RISE       1
\Counter:CounterUDB:disable_run_i\/main_3  macrocell72   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell72         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : Net_274/main_3
Capture Clock  : Net_274/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:not_last_reset\/q  macrocell77   1250   1250  34597  RISE       1
Net_274/main_3              macrocell76   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : \FreqDiv:not_last_reset\/main_2
Capture Clock  : \FreqDiv:not_last_reset\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:not_last_reset\/q       macrocell77   1250   1250  34597  RISE       1
\FreqDiv:not_last_reset\/main_2  macrocell77   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : \FreqDiv:count_0\/main_2
Capture Clock  : \FreqDiv:count_0\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:not_last_reset\/q  macrocell77   1250   1250  34597  RISE       1
\FreqDiv:count_0\/main_2    macrocell78   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:count_0\/q
Path End       : Net_274/main_4
Capture Clock  : Net_274/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell78         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:count_0\/q  macrocell78   1250   1250  34599  RISE       1
Net_274/main_4       macrocell76   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:count_0\/q
Path End       : \FreqDiv:count_0\/main_3
Capture Clock  : \FreqDiv:count_0\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:count_0\/q       macrocell78   1250   1250  34599  RISE       1
\FreqDiv:count_0\/main_3  macrocell78   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:disable_run_i\/q
Path End       : \Counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter:CounterUDB:disable_run_i\/q       macrocell72   1250   1250  22599  RISE       1
\Counter:CounterUDB:disable_run_i\/main_1  macrocell72   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell72         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36358p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0    controlcell4   2050   2050  20893  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell7   3259   5309  36358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2140673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19804
-------------------------------------   ----- 
End-of-path arrival time (ps)           19804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q                      macrocell26     1250   1250  2140673  RISE       1
\UART_PC:BUART:counter_load_not\/main_0           macrocell2      7660   8910  2140673  RISE       1
\UART_PC:BUART:counter_load_not\/q                macrocell2      3350  12260  2140673  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   7544  19804  2140673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PC:BUART:sTX:TxSts\/clock
Path slack     : 2148292p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17874
-------------------------------------   ----- 
End-of-path arrival time (ps)           17874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q        macrocell27    1250   1250  2144920  RISE       1
\UART_PC:BUART:tx_status_0\/main_1  macrocell3     6992   8242  2148292  RISE       1
\UART_PC:BUART:tx_status_0\/q       macrocell3     3350  11592  2148292  RISE       1
\UART_PC:BUART:sTX:TxSts\/status_0  statusicell1   6282  17874  2148292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150436p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q            macrocell31   1250   1250  2150436  RISE       1
\UART_PC:BUART:rx_counter_load\/main_1  macrocell5    3939   5189  2150436  RISE       1
\UART_PC:BUART:rx_counter_load\/q       macrocell5    3350   8539  2150436  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/load   count7cell    2332  10871  2150436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PC:BUART:sRX:RxSts\/clock
Path slack     : 2150794p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15373
-------------------------------------   ----- 
End-of-path arrival time (ps)           15373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2150794  RISE       1
\UART_PC:BUART:rx_status_4\/main_1                 macrocell7      2901   6481  2150794  RISE       1
\UART_PC:BUART:rx_status_4\/q                      macrocell7      3350   9831  2150794  RISE       1
\UART_PC:BUART:sRX:RxSts\/status_4                 statusicell2    5542  15373  2150794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152408p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8248
-------------------------------------   ---- 
End-of-path arrival time (ps)           8248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q                macrocell27     1250   1250  2144920  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6998   8248  2152408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PC:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2152507p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2149176  RISE       1
\UART_PC:BUART:tx_state_0\/main_3                  macrocell27     7070  10650  2152507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153419p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q                macrocell26     1250   1250  2140673  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5988   7238  2153419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:txn\/main_2
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2154028p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q  macrocell27   1250   1250  2144920  RISE       1
\UART_PC:BUART:txn\/main_2    macrocell25   7879   9129  2154028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2154028p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell27   1250   1250  2144920  RISE       1
\UART_PC:BUART:tx_state_1\/main_1  macrocell26   7879   9129  2154028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2154247p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell26   1250   1250  2140673  RISE       1
\UART_PC:BUART:tx_state_0\/main_0  macrocell27   7660   8910  2154247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154804p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2141545  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5663   5853  2154804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q                macrocell31     1250   1250  2150436  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4520   5770  2154887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2154915p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell27   1250   1250  2144920  RISE       1
\UART_PC:BUART:tx_state_2\/main_1  macrocell28   6992   8242  2154915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2154915p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q      macrocell27   1250   1250  2144920  RISE       1
\UART_PC:BUART:tx_bitclk\/main_1  macrocell29   6992   8242  2154915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2155056p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell28   1250   1250  2141483  RISE       1
\UART_PC:BUART:tx_state_0\/main_4  macrocell27   6851   8101  2155056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2155119p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2141545  RISE       1
\UART_PC:BUART:tx_state_0\/main_2               macrocell27     7848   8038  2155119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2155540p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell29   1250   1250  2155540  RISE       1
\UART_PC:BUART:tx_state_0\/main_5  macrocell27   6366   7616  2155540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PC:BUART:txn\/main_3
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2155862p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155862  RISE       1
\UART_PC:BUART:txn\/main_3                macrocell25     2924   7294  2155862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_PC:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2156306p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6851
-------------------------------------   ---- 
End-of-path arrival time (ps)           6851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell38   1250   1250  2152165  RISE       1
\UART_PC:BUART:rx_status_3\/main_7  macrocell39   5601   6851  2156306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_PC:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2156310p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell37   1250   1250  2152151  RISE       1
\UART_PC:BUART:rx_status_3\/main_6  macrocell39   5596   6846  2156310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2156499p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell26   1250   1250  2140673  RISE       1
\UART_PC:BUART:tx_state_2\/main_0  macrocell28   5408   6658  2156499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2156499p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q      macrocell26   1250   1250  2140673  RISE       1
\UART_PC:BUART:tx_bitclk\/main_0  macrocell29   5408   6658  2156499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156526p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q               macrocell31   1250   1250  2150436  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_1  macrocell36   5380   6630  2156526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156781p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  2156781  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2626   3876  2156781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156812p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  2151787  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2595   3845  2156812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_PC:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2157195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                         macrocell38   1250   1250  2152165  RISE       1
\UART_PC:BUART:rx_state_0\/main_7  macrocell31   4712   5962  2157195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_PC:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2157199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                         macrocell37   1250   1250  2152151  RISE       1
\UART_PC:BUART:rx_state_0\/main_6  macrocell31   4708   5958  2157199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157266p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q               macrocell33   1250   1250  2152065  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_2  macrocell36   4641   5891  2157266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2157315p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2141545  RISE       1
\UART_PC:BUART:tx_state_2\/main_2               macrocell28     5652   5842  2157315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2157315p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2141545  RISE       1
\UART_PC:BUART:tx_bitclk\/main_2                macrocell29     5652   5842  2157315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:txn\/main_6
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2157487p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q  macrocell29   1250   1250  2155540  RISE       1
\UART_PC:BUART:txn\/main_6   macrocell25   4419   5669  2157487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2157487p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell29   1250   1250  2155540  RISE       1
\UART_PC:BUART:tx_state_1\/main_5  macrocell26   4419   5669  2157487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:txn\/main_4
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2157719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q  macrocell28   1250   1250  2141483  RISE       1
\UART_PC:BUART:txn\/main_4    macrocell25   4187   5437  2157719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2157719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell28   1250   1250  2141483  RISE       1
\UART_PC:BUART:tx_state_1\/main_3  macrocell26   4187   5437  2157719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2157799p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell33   1250   1250  2152065  RISE       1
\UART_PC:BUART:rx_state_2\/main_3  macrocell34   4108   5358  2157799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2157799p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q        macrocell33   1250   1250  2152065  RISE       1
\UART_PC:BUART:rx_status_3\/main_3  macrocell39   4108   5358  2157799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2157808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell28   1250   1250  2141483  RISE       1
\UART_PC:BUART:tx_state_2\/main_3  macrocell28   4099   5349  2157808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2157808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q      macrocell28   1250   1250  2141483  RISE       1
\UART_PC:BUART:tx_bitclk\/main_3  macrocell29   4099   5349  2157808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2157968p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell31   1250   1250  2150436  RISE       1
\UART_PC:BUART:rx_state_0\/main_1  macrocell31   3939   5189  2157968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2157968p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q         macrocell31   1250   1250  2150436  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_1  macrocell32   3939   5189  2157968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2157968p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell31   1250   1250  2150436  RISE       1
\UART_PC:BUART:rx_state_3\/main_1  macrocell33   3939   5189  2157968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158004  RISE       1
MODIN1_1/main_0                           macrocell37   3213   5153  2158004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158004  RISE       1
MODIN1_0/main_0                           macrocell38   3213   5153  2158004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158009p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158009  RISE       1
\UART_PC:BUART:rx_state_2\/main_9         macrocell34   3207   5147  2158009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158011  RISE       1
\UART_PC:BUART:rx_state_2\/main_8         macrocell34   3205   5145  2158011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158014  RISE       1
\UART_PC:BUART:rx_state_2\/main_7         macrocell34   3203   5143  2158014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158029p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158029  RISE       1
MODIN1_1/main_1                           macrocell37   3187   5127  2158029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158029p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158029  RISE       1
MODIN1_0/main_1                           macrocell38   3187   5127  2158029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158035p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell31   1250   1250  2150436  RISE       1
\UART_PC:BUART:rx_state_2\/main_1  macrocell34   3872   5122  2158035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2158035p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q        macrocell31   1250   1250  2150436  RISE       1
\UART_PC:BUART:rx_status_3\/main_1  macrocell39   3872   5122  2158035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_load_fifo\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_load_fifo\/q            macrocell32     1250   1250  2151869  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4210   5460  2158077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:txn\/main_1
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2158142p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q  macrocell26   1250   1250  2140673  RISE       1
\UART_PC:BUART:txn\/main_1    macrocell25   3765   5015  2158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2158142p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell26   1250   1250  2140673  RISE       1
\UART_PC:BUART:tx_state_1\/main_0  macrocell26   3765   5015  2158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158256p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2151787  RISE       1
\UART_PC:BUART:rx_state_2\/main_0    macrocell34   3651   4901  2158256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2158256p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2151787  RISE       1
\UART_PC:BUART:rx_status_3\/main_0   macrocell39   3651   4901  2158256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  2151787  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_0  macrocell36   3639   4889  2158267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158396p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156781  RISE       1
\UART_PC:BUART:rx_state_2\/main_2   macrocell34   3510   4760  2158396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2158396p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156781  RISE       1
\UART_PC:BUART:rx_status_3\/main_2  macrocell39   3510   4760  2158396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell29   1250   1250  2155540  RISE       1
\UART_PC:BUART:tx_state_2\/main_5  macrocell28   3471   4721  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158472p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell34   1250   1250  2150940  RISE       1
\UART_PC:BUART:rx_state_0\/main_4  macrocell31   3435   4685  2158472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158472p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q         macrocell34   1250   1250  2150940  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_4  macrocell32   3435   4685  2158472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158472p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell34   1250   1250  2150940  RISE       1
\UART_PC:BUART:rx_state_3\/main_4  macrocell33   3435   4685  2158472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2158494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell27   1250   1250  2144920  RISE       1
\UART_PC:BUART:tx_state_0\/main_1  macrocell27   3413   4663  2158494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158004  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_0   macrocell35   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158009  RISE       1
\UART_PC:BUART:rx_state_0\/main_10        macrocell31   2318   4258  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158009  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_7       macrocell32   2318   4258  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158009  RISE       1
\UART_PC:BUART:rx_state_3\/main_7         macrocell33   2318   4258  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158011  RISE       1
\UART_PC:BUART:rx_state_0\/main_9         macrocell31   2316   4256  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158011  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_6       macrocell32   2316   4256  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158011  RISE       1
\UART_PC:BUART:rx_state_3\/main_6         macrocell33   2316   4256  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158014  RISE       1
\UART_PC:BUART:rx_state_0\/main_8         macrocell31   2314   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158014  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_5       macrocell32   2314   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158014  RISE       1
\UART_PC:BUART:rx_state_3\/main_5         macrocell33   2314   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158909  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_2   macrocell35   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158029  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_1   macrocell35   2306   4246  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2158962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2141545  RISE       1
\UART_PC:BUART:tx_state_1\/main_2               macrocell26     4005   4195  2158962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2158991p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158991  RISE       1
\UART_PC:BUART:tx_state_2\/main_4               macrocell28     3976   4166  2158991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156781  RISE       1
\UART_PC:BUART:rx_state_0\/main_2   macrocell31   2619   3869  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  2156781  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_2  macrocell32   2619   3869  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  2156781  RISE       1
\UART_PC:BUART:rx_state_3\/main_2   macrocell33   2619   3869  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2151787  RISE       1
\UART_PC:BUART:rx_state_0\/main_0    macrocell31   2588   3838  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2151787  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_0  macrocell32   2588   3838  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  2151787  RISE       1
\UART_PC:BUART:rx_state_3\/main_0    macrocell33   2588   3838  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q               macrocell34   1250   1250  2150940  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_3  macrocell36   2536   3786  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell34   1250   1250  2150940  RISE       1
\UART_PC:BUART:rx_state_2\/main_4  macrocell34   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q        macrocell34   1250   1250  2150940  RISE       1
\UART_PC:BUART:rx_status_3\/main_4  macrocell39   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell37   1250   1250  2152151  RISE       1
MODIN1_1/main_3  macrocell37   2313   3563  2159594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell33   1250   1250  2152065  RISE       1
\UART_PC:BUART:rx_state_0\/main_3  macrocell31   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q         macrocell33   1250   1250  2152065  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_3  macrocell32   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell33   1250   1250  2152065  RISE       1
\UART_PC:BUART:rx_state_3\/main_3  macrocell33   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:txn\/q
Path End       : \UART_PC:BUART:txn\/main_0
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:txn\/q       macrocell25   1250   1250  2159599  RISE       1
\UART_PC:BUART:txn\/main_0  macrocell25   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell38   1250   1250  2152165  RISE       1
MODIN1_1/main_4  macrocell37   2293   3543  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell38   1250   1250  2152165  RISE       1
MODIN1_0/main_3  macrocell38   2293   3543  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_last\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2159670p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_last\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_last\/q          macrocell40   1250   1250  2159670  RISE       1
\UART_PC:BUART:rx_state_2\/main_6  macrocell34   2237   3487  2159670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:txn\/main_5
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2159744p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3413
-------------------------------------   ---- 
End-of-path arrival time (ps)           3413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158991  RISE       1
\UART_PC:BUART:txn\/main_5                      macrocell25     3223   3413  2159744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2159744p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3413
-------------------------------------   ---- 
End-of-path arrival time (ps)           3413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2158991  RISE       1
\UART_PC:BUART:tx_state_1\/main_4               macrocell26     3223   3413  2159744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_status_3\/q
Path End       : \UART_PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PC:BUART:sRX:RxSts\/clock
Path slack     : 2161298p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_status_3\/q       macrocell39    1250   1250  2161298  RISE       1
\UART_PC:BUART:sRX:RxSts\/status_3  statusicell2   3619   4869  2161298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024184p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q                      macrocell56     1250   1250  13024184  RISE       1
\UART_BT:BUART:counter_load_not\/main_0           macrocell12     4390   5640  13024184  RISE       1
\UART_BT:BUART:counter_load_not\/q                macrocell12     3350   8990  13024184  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2302  11292  13024184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_BT:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024525p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11782
-------------------------------------   ----- 
End-of-path arrival time (ps)           11782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q            macrocell64   1250   1250  13024525  RISE       1
\UART_BT:BUART:rx_counter_load\/main_3  macrocell15   4860   6110  13024525  RISE       1
\UART_BT:BUART:rx_counter_load\/q       macrocell15   3350   9460  13024525  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/load   count7cell    2322  11782  13024525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_BT:BUART:sTX:TxSts\/clock
Path slack     : 13028047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028047  RISE       1
\UART_BT:BUART:tx_status_0\/main_3                 macrocell13     3878   7458  13028047  RISE       1
\UART_BT:BUART:tx_status_0\/q                      macrocell13     3350  10808  13028047  RISE       1
\UART_BT:BUART:sTX:TxSts\/status_0                 statusicell5    2312  13119  13028047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxSts\/clock                            statusicell5        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_BT:BUART:sRX:RxSts\/clock
Path slack     : 13028262p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12904
-------------------------------------   ----- 
End-of-path arrival time (ps)           12904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13028262  RISE       1
\UART_BT:BUART:rx_status_4\/main_1                 macrocell17     3648   7228  13028262  RISE       1
\UART_BT:BUART:rx_status_4\/q                      macrocell17     3350  10578  13028262  RISE       1
\UART_BT:BUART:sRX:RxSts\/status_4                 statusicell6    2326  12904  13028262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q                macrocell57     1250   1250  13024272  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   4875   6125  13029532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024620  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell6   5586   5776  13029880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13030699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028047  RISE       1
\UART_BT:BUART:tx_state_0\/main_3                  macrocell57     3878   7458  13030699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030708p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q                macrocell61     1250   1250  13026764  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   3699   4949  13030708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030810p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q                macrocell56     1250   1250  13024184  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3597   4847  13030810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q               macrocell63   1250   1250  13024641  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_2  macrocell66   6065   7315  13030841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_BT:BUART:txn\/main_3
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13031481p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   4370   4370  13031481  RISE       1
\UART_BT:BUART:txn\/main_3                macrocell55     2306   6676  13031481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13031587p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024620  RISE       1
\UART_BT:BUART:tx_state_0\/main_2               macrocell57     6379   6569  13031587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031773p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q          macrocell65     1250   1250  13031773  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   2633   3883  13031773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031808p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q         macrocell60     1250   1250  13025893  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   2598   3848  13031808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:txn\/main_1
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13031951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q  macrocell56   1250   1250  13024184  RISE       1
\UART_BT:BUART:txn\/main_1    macrocell55   4956   6206  13031951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13031951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell56   1250   1250  13024184  RISE       1
\UART_BT:BUART:tx_state_1\/main_0  macrocell56   4956   6206  13031951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032006p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q               macrocell64   1250   1250  13024525  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_3  macrocell66   4901   6151  13032006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13032047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell64   1250   1250  13024525  RISE       1
\UART_BT:BUART:rx_state_0\/main_4  macrocell61   4860   6110  13032047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13032047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q         macrocell64   1250   1250  13024525  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_4  macrocell62   4860   6110  13032047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13032047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q        macrocell64   1250   1250  13024525  RISE       1
\UART_BT:BUART:rx_status_3\/main_4  macrocell69   4860   6110  13032047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13032163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell63   1250   1250  13024641  RISE       1
\UART_BT:BUART:rx_state_0\/main_3  macrocell61   4744   5994  13032163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13032163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q         macrocell63   1250   1250  13024641  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_3  macrocell62   4744   5994  13032163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13032163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q        macrocell63   1250   1250  13024641  RISE       1
\UART_BT:BUART:rx_status_3\/main_3  macrocell69   4744   5994  13032163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13032406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_1\/q      macrocell67   1250   1250  13028093  RISE       1
\UART_BT:BUART:rx_state_0\/main_8  macrocell61   4501   5751  13032406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13032406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_1\/q       macrocell67   1250   1250  13028093  RISE       1
\UART_BT:BUART:rx_status_3\/main_5  macrocell69   4501   5751  13032406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13032408p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell68   1250   1250  13028105  RISE       1
\UART_BT:BUART:rx_state_0\/main_10  macrocell61   4498   5748  13032408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13032408p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell68   1250   1250  13028105  RISE       1
\UART_BT:BUART:rx_status_3\/main_7  macrocell69   4498   5748  13032408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032487p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13025893  RISE       1
\UART_BT:BUART:rx_state_3\/main_0    macrocell63   4419   5669  13032487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032487p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13025893  RISE       1
\UART_BT:BUART:rx_state_2\/main_0    macrocell64   4419   5669  13032487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13032517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell56   1250   1250  13024184  RISE       1
\UART_BT:BUART:tx_state_2\/main_0  macrocell58   4390   5640  13032517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13032517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q      macrocell56   1250   1250  13024184  RISE       1
\UART_BT:BUART:tx_bitclk\/main_0  macrocell59   4390   5640  13032517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13032537p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell56   1250   1250  13024184  RISE       1
\UART_BT:BUART:tx_state_0\/main_0  macrocell57   4370   5620  13032537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13032604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell57   1250   1250  13024272  RISE       1
\UART_BT:BUART:tx_state_2\/main_1  macrocell58   4303   5553  13032604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13032604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q      macrocell57   1250   1250  13024272  RISE       1
\UART_BT:BUART:tx_bitclk\/main_1  macrocell59   4303   5553  13032604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_load_fifo\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032727p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_load_fifo\/q            macrocell62     1250   1250  13030394  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   4559   5809  13032727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell63   1250   1250  13024641  RISE       1
\UART_BT:BUART:rx_state_3\/main_3  macrocell63   4169   5419  13032738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell63   1250   1250  13024641  RISE       1
\UART_BT:BUART:rx_state_2\/main_3  macrocell64   4169   5419  13032738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032769p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031773  RISE       1
\UART_BT:BUART:rx_state_3\/main_2   macrocell63   4137   5387  13032769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032769p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031773  RISE       1
\UART_BT:BUART:rx_state_2\/main_2   macrocell64   4137   5387  13032769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032824  RISE       1
\UART_BT:BUART:rx_state_3\/main_7         macrocell63   3393   5333  13032824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032824  RISE       1
\UART_BT:BUART:rx_state_2\/main_7         macrocell64   3393   5333  13032824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032827p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032827  RISE       1
\UART_BT:BUART:rx_state_3\/main_5         macrocell63   3389   5329  13032827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032827p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032827  RISE       1
\UART_BT:BUART:rx_state_2\/main_5         macrocell64   3389   5329  13032827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032837p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032837  RISE       1
\UART_BT:BUART:rx_state_3\/main_6         macrocell63   3380   5320  13032837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032837p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032837  RISE       1
\UART_BT:BUART:rx_state_2\/main_6         macrocell64   3380   5320  13032837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13032953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024620  RISE       1
\UART_BT:BUART:tx_state_2\/main_2               macrocell58     5014   5204  13032953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13032953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024620  RISE       1
\UART_BT:BUART:tx_bitclk\/main_2                macrocell59     5014   5204  13032953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033198p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q               macrocell61   1250   1250  13026764  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_1  macrocell66   3709   4959  13033198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033270  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_2   macrocell65   2947   4887  13033270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033282  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_1   macrocell65   2935   4875  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033282  RISE       1
\UART_BT:BUART:pollcount_1\/main_1        macrocell67   2935   4875  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033282  RISE       1
\UART_BT:BUART:pollcount_0\/main_1        macrocell68   2935   4875  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033286  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_0   macrocell65   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033286  RISE       1
\UART_BT:BUART:pollcount_1\/main_0        macrocell67   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033286  RISE       1
\UART_BT:BUART:pollcount_0\/main_0        macrocell68   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13033364p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell59   1250   1250  13033364  RISE       1
\UART_BT:BUART:tx_state_0\/main_5  macrocell57   3542   4792  13033364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033377p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031773  RISE       1
\UART_BT:BUART:rx_state_0\/main_2   macrocell61   3530   4780  13033377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033377p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q   macrocell65   1250   1250  13031773  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_2  macrocell62   3530   4780  13033377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13033377p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031773  RISE       1
\UART_BT:BUART:rx_status_3\/main_2  macrocell69   3530   4780  13033377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:txn\/main_2
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13033382p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q  macrocell57   1250   1250  13024272  RISE       1
\UART_BT:BUART:txn\/main_2    macrocell55   3525   4775  13033382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13033382p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell57   1250   1250  13024272  RISE       1
\UART_BT:BUART:tx_state_1\/main_1  macrocell56   3525   4775  13033382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13033396p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell58   1250   1250  13025989  RISE       1
\UART_BT:BUART:tx_state_0\/main_4  macrocell57   3511   4761  13033396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13025893  RISE       1
\UART_BT:BUART:rx_state_0\/main_0    macrocell61   3492   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13025893  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_0  macrocell62   3492   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13025893  RISE       1
\UART_BT:BUART:rx_status_3\/main_0   macrocell69   3492   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13033519p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell61   1250   1250  13026764  RISE       1
\UART_BT:BUART:rx_state_3\/main_1  macrocell63   3388   4638  13033519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13033519p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell61   1250   1250  13026764  RISE       1
\UART_BT:BUART:rx_state_2\/main_1  macrocell64   3388   4638  13033519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033546p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032827  RISE       1
\UART_BT:BUART:rx_state_0\/main_5         macrocell61   2670   4610  13033546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033546p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032827  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_5       macrocell62   2670   4610  13033546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033554p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032837  RISE       1
\UART_BT:BUART:rx_state_0\/main_6         macrocell61   2662   4602  13033554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033554p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032837  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_6       macrocell62   2662   4602  13033554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033560p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032824  RISE       1
\UART_BT:BUART:rx_state_0\/main_7         macrocell61   2656   4596  13033560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033560p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032824  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_7       macrocell62   2656   4596  13033560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13033677p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell64   1250   1250  13024525  RISE       1
\UART_BT:BUART:rx_state_3\/main_4  macrocell63   3229   4479  13033677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13033677p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell64   1250   1250  13024525  RISE       1
\UART_BT:BUART:rx_state_2\/main_4  macrocell64   3229   4479  13033677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13033728  RISE       1
\UART_BT:BUART:tx_state_2\/main_4               macrocell58     4239   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13033729p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_1\/q       macrocell67   1250   1250  13028093  RISE       1
\UART_BT:BUART:pollcount_1\/main_2  macrocell67   3177   4427  13033729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13033742p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell68   1250   1250  13028105  RISE       1
\UART_BT:BUART:pollcount_1\/main_4  macrocell67   3165   4415  13033742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 13033742p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell68   1250   1250  13028105  RISE       1
\UART_BT:BUART:pollcount_0\/main_3  macrocell68   3165   4415  13033742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell57   1250   1250  13024272  RISE       1
\UART_BT:BUART:tx_state_0\/main_1  macrocell57   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell61   1250   1250  13026764  RISE       1
\UART_BT:BUART:rx_state_0\/main_1  macrocell61   2621   3871  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q         macrocell61   1250   1250  13026764  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_1  macrocell62   2621   3871  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q        macrocell61   1250   1250  13026764  RISE       1
\UART_BT:BUART:rx_status_3\/main_1  macrocell69   2621   3871  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:txn\/main_5
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13033728  RISE       1
\UART_BT:BUART:txn\/main_5                      macrocell55     3678   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13033728  RISE       1
\UART_BT:BUART:tx_state_1\/main_4               macrocell56     3678   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:txn\/main_6
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q  macrocell59   1250   1250  13033364  RISE       1
\UART_BT:BUART:txn\/main_6   macrocell55   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell59   1250   1250  13033364  RISE       1
\UART_BT:BUART:tx_state_1\/main_5  macrocell56   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13034293p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell59   1250   1250  13033364  RISE       1
\UART_BT:BUART:tx_state_2\/main_5  macrocell58   2614   3864  13034293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:txn\/q
Path End       : \UART_BT:BUART:txn\/main_0
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13034307p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:txn\/q       macrocell55   1250   1250  13034307  RISE       1
\UART_BT:BUART:txn\/main_0  macrocell55   2600   3850  13034307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q        macrocell60   1250   1250  13025893  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_0  macrocell66   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell58   1250   1250  13025989  RISE       1
\UART_BT:BUART:tx_state_2\/main_3  macrocell58   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q      macrocell58   1250   1250  13025989  RISE       1
\UART_BT:BUART:tx_bitclk\/main_3  macrocell59   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:txn\/main_4
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q  macrocell58   1250   1250  13025989  RISE       1
\UART_BT:BUART:txn\/main_4    macrocell55   2582   3832  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell58   1250   1250  13025989  RISE       1
\UART_BT:BUART:tx_state_1\/main_3  macrocell56   2582   3832  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13034328p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024620  RISE       1
\UART_BT:BUART:tx_state_1\/main_2               macrocell56     3639   3829  13034328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_last\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13034593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_last\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_last\/q          macrocell70   1250   1250  13034593  RISE       1
\UART_BT:BUART:rx_state_2\/main_9  macrocell64   2313   3563  13034593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_status_3\/q
Path End       : \UART_BT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_BT:BUART:sRX:RxSts\/clock
Path slack     : 13036988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_status_3\/q       macrocell69    1250   1250  13036988  RISE       1
\UART_BT:BUART:sRX:RxSts\/status_3  statusicell6   2929   4179  13036988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66613713p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  66613713  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell9      2828   5118  66613713  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell9      3350   8468  66613713  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10787  66613713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66613831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  66613713  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2819   5109  66613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66614043p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  66614043  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell10     2559   4849  66614043  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell10     3350   8199  66614043  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2258  10457  66614043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66614096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  66614043  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2554   4844  66614096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66614296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell41     1250   1250  66614296  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3394   4644  66614296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66615011p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell48     1250   1250  66614948  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2679   3929  66615011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_422/main_1
Capture Clock  : Net_422/clock_0
Path slack     : 66616190p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  66616190  RISE       1
Net_422/main_1                        macrocell46     2790   5300  66616190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_422/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 66616197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  66616190  RISE       1
\PWM_B:PWMUDB:prevCompare1\/main_0    macrocell42     2783   5293  66616197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 66616197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  66616190  RISE       1
\PWM_B:PWMUDB:status_0\/main_1        macrocell44     2783   5293  66616197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 66616419p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  66616419  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_0    macrocell49     2561   5071  66616419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 66616427p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  66616419  RISE       1
\PWM_A:PWMUDB:status_0\/main_1        macrocell51     2553   5063  66616427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_72/main_1
Capture Clock  : Net_72/clock_0
Path slack     : 66616427p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  66616419  RISE       1
Net_72/main_1                         macrocell53     2553   5063  66616427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_72/clock_0                                             macrocell53         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_100/main_0
Capture Clock  : Net_100/clock_0
Path slack     : 66616648p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell48   1250   1250  66614948  RISE       1
Net_100/main_0                   macrocell54   3592   4842  66616648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_422/main_0
Capture Clock  : Net_422/clock_0
Path slack     : 66616852p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  66614296  RISE       1
Net_422/main_0                   macrocell46   3388   4638  66616852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_422/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_423/main_0
Capture Clock  : Net_423/clock_0
Path slack     : 66616857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  66614296  RISE       1
Net_423/main_0                   macrocell47   3383   4633  66616857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_72/main_0
Capture Clock  : Net_72/clock_0
Path slack     : 66617546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell48   1250   1250  66614948  RISE       1
Net_72/main_0                    macrocell53   2694   3944  66617546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_72/clock_0                                             macrocell53         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 66617938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:prevCompare1\/q   macrocell42   1250   1250  66617938  RISE       1
\PWM_B:PWMUDB:status_0\/main_0  macrocell44   2302   3552  66617938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 66617940p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  66617940  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell41    2340   3550  66617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare2\/q
Path End       : \PWM_B:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_1\/clock_0
Path slack     : 66617946p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:prevCompare2\/q   macrocell43   1250   1250  66617946  RISE       1
\PWM_B:PWMUDB:status_1\/main_0  macrocell45   2294   3544  66617946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare2\/q
Path End       : \PWM_A:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 66617981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare2\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:prevCompare2\/q   macrocell50   1250   1250  66617981  RISE       1
\PWM_A:PWMUDB:status_1\/main_0  macrocell52   2259   3509  66617981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 66618003p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:prevCompare1\/q   macrocell49   1250   1250  66618003  RISE       1
\PWM_A:PWMUDB:status_0\/main_0  macrocell51   2237   3487  66618003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 66618029p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  66618029  RISE       1
\PWM_A:PWMUDB:runmode_enable\/main_0      macrocell48    2251   3461  66618029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_0\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620923p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:status_0\/q               macrocell44    1250   1250  66620923  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2327   3577  66620923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_1\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:status_1\/q               macrocell45    1250   1250  66620947  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2303   3553  66620947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_0\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620987p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:status_0\/q               macrocell51    1250   1250  66620987  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2263   3513  66620987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_1\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:status_1\/q               macrocell52    1250   1250  66620995  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2255   3505  66620995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

