
*** Running vivado
    with args -log main_ALU_FLAG_PACKER_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_ALU_FLAG_PACKER_0_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 14 16:01:06 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_ALU_FLAG_PACKER_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 492.320 ; gain = 201.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_ALU_FLAG_PACKER_0_1 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12604
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 963.828 ; gain = 447.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_ALU_FLAG_PACKER_0_1' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_FLAG_PACKER_0_1/synth/main_ALU_FLAG_PACKER_0_1.vhd:69]
INFO: [Synth 8-3491] module 'ALU_FLAG_PACKER' declared at 'D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd:34' bound to instance 'U0' of component 'ALU_FLAG_PACKER' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_FLAG_PACKER_0_1/synth/main_ALU_FLAG_PACKER_0_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'ALU_FLAG_PACKER' [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU_FLAG_PACKER' (0#1) [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'main_ALU_FLAG_PACKER_0_1' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_FLAG_PACKER_0_1/synth/main_ALU_FLAG_PACKER_0_1.vhd:69]
WARNING: [Synth 8-7129] Port ALU_FLAGS[15] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[14] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[13] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[12] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[11] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[10] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[9] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[8] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[7] in module ALU_FLAG_PACKER is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1073.512 ; gain = 557.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.512 ; gain = 557.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.512 ; gain = 557.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1073.512 ; gain = 557.383
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design main_ALU_FLAG_PACKER_0_1 has an empty top module
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[15] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[14] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[13] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[12] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[11] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[10] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[9] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[8] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:49 . Memory (MB): peak = 1243.328 ; gain = 727.199
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:49 . Memory (MB): peak = 1243.328 ; gain = 727.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:49 . Memory (MB): peak = 1243.328 ; gain = 727.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

*** Running vivado
    with args -log main_ALU_FLAG_PACKER_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_ALU_FLAG_PACKER_0_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 14 17:53:06 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_ALU_FLAG_PACKER_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 491.801 ; gain = 199.562
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_ALU_FLAG_PACKER_0_1 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14920
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 963.305 ; gain = 448.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_ALU_FLAG_PACKER_0_1' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_FLAG_PACKER_0_1/synth/main_ALU_FLAG_PACKER_0_1.vhd:69]
INFO: [Synth 8-3491] module 'ALU_FLAG_PACKER' declared at 'D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd:34' bound to instance 'U0' of component 'ALU_FLAG_PACKER' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_FLAG_PACKER_0_1/synth/main_ALU_FLAG_PACKER_0_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'ALU_FLAG_PACKER' [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU_FLAG_PACKER' (0#1) [D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'main_ALU_FLAG_PACKER_0_1' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_ALU_FLAG_PACKER_0_1/synth/main_ALU_FLAG_PACKER_0_1.vhd:69]
WARNING: [Synth 8-7129] Port ALU_FLAGS[15] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[14] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[13] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[12] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[11] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[10] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[9] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[8] in module ALU_FLAG_PACKER is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[7] in module ALU_FLAG_PACKER is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1072.508 ; gain = 558.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 1072.508 ; gain = 558.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 1072.508 ; gain = 558.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1072.508 ; gain = 558.109
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design main_ALU_FLAG_PACKER_0_1 has an empty top module
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[15] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[14] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[13] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[12] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[11] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[10] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[9] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[8] driven by constant 0
INFO: [Synth 8-3917] design main_ALU_FLAG_PACKER_0_1 has port ALU_FLAGS[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:00 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:00 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:02:00 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1246.688 ; gain = 732.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1246.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b69defbe
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:03:00 . Memory (MB): peak = 1350.145 ; gain = 844.039
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_CPU/vivado/Integration/Integration.runs/main_ALU_FLAG_PACKER_0_1_synth_1/main_ALU_FLAG_PACKER_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 1563.430 ; gain = 213.285
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_ALU_FLAG_PACKER_0_1_utilization_synth.rpt -pb main_ALU_FLAG_PACKER_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 17:58:40 2024...
