{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 21:49:48 2024 " "Info: Processing started: Thu Nov 21 21:49:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off port_io -c port_io --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off port_io -c port_io --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[0\] 0 " "Info: Pin \"port_io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[1\] 0 " "Info: Pin \"port_io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[2\] 0 " "Info: Pin \"port_io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[3\] 0 " "Info: Pin \"port_io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[4\] 0 " "Info: Pin \"port_io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[5\] 0 " "Info: Pin \"port_io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[6\] 0 " "Info: Pin \"port_io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[7\] 0 " "Info: Pin \"port_io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[0\] 0 " "Info: Pin \"dbus_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[1\] 0 " "Info: Pin \"dbus_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[2\] 0 " "Info: Pin \"dbus_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[3\] 0 " "Info: Pin \"dbus_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[4\] 0 " "Info: Pin \"dbus_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[5\] 0 " "Info: Pin \"dbus_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[6\] 0 " "Info: Pin \"dbus_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[7\] 0 " "Info: Pin \"dbus_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[0\] " "Warning: Node \"latch\[0\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~24 " "Warning: Node \"port_io~24\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[1\] " "Warning: Node \"latch\[1\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~25 " "Warning: Node \"port_io~25\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[2\] " "Warning: Node \"latch\[2\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~26 " "Warning: Node \"port_io~26\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[3\] " "Warning: Node \"latch\[3\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~27 " "Warning: Node \"port_io~27\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[4\] " "Warning: Node \"latch\[4\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~28 " "Warning: Node \"port_io~28\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[5\] " "Warning: Node \"latch\[5\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~29 " "Warning: Node \"port_io~29\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[6\] " "Warning: Node \"latch\[6\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~30 " "Warning: Node \"port_io~30\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[7\] " "Warning: Node \"latch\[7\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io~31 " "Warning: Node \"port_io~31\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[0\]\$latch " "Warning: Node \"dbus_out\[0\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[1\]\$latch " "Warning: Node \"dbus_out\[1\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[2\]\$latch " "Warning: Node \"dbus_out\[2\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[3\]\$latch " "Warning: Node \"dbus_out\[3\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[4\]\$latch " "Warning: Node \"dbus_out\[4\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[5\]\$latch " "Warning: Node \"dbus_out\[5\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[6\]\$latch " "Warning: Node \"dbus_out\[6\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[7\]\$latch " "Warning: Node \"dbus_out\[7\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 17 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[3\] " "Info: Assuming node \"abus_in\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[6\] " "Info: Assuming node \"abus_in\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[5\] " "Info: Assuming node \"abus_in\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[4\] " "Info: Assuming node \"abus_in\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rd_en " "Info: Assuming node \"rd_en\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 21 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[7\] " "Info: Assuming node \"abus_in\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[2\] " "Info: Assuming node \"abus_in\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[0\] " "Info: Assuming node \"abus_in\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[1\] " "Info: Assuming node \"abus_in\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[8\] " "Info: Assuming node \"abus_in\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[7\] " "Info: Detected ripple clock \"tris_reg\[7\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[6\] " "Info: Detected ripple clock \"tris_reg\[6\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[5\] " "Info: Detected ripple clock \"tris_reg\[5\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[4\] " "Info: Detected ripple clock \"tris_reg\[4\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[3\] " "Info: Detected ripple clock \"tris_reg\[3\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[2\] " "Info: Detected ripple clock \"tris_reg\[2\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[1\] " "Info: Detected ripple clock \"tris_reg\[1\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out\[7\]~7 " "Info: Detected gated clock \"dbus_out\[7\]~7\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out\[7\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~6 " "Info: Detected gated clock \"dbus_out~6\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~4 " "Info: Detected gated clock \"dbus_out~4\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~15 " "Info: Detected gated clock \"dbus_out~15\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~5 " "Info: Detected gated clock \"dbus_out~5\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~16 " "Info: Detected gated clock \"dbus_out~16\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tris_reg\[0\] " "Info: Detected ripple clock \"tris_reg\[0\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tris_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~2 " "Info: Detected gated clock \"dbus_out~2\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~1 " "Info: Detected gated clock \"dbus_out~1\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dbus_out~0 " "Info: Detected gated clock \"dbus_out~0\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dbus_out~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[3\] register latch\[6\] register dbus_out\[6\]\$latch 289.02 MHz 3.46 ns Internal " "Info: Clock \"abus_in\[3\]\" has Internal fmax of 289.02 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 3.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.816 ns - Smallest " "Info: - Smallest clock skew is 0.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[3\] destination 5.649 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[3\]\" to destination register is 5.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[3\] 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'abus_in\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.150 ns) 2.037 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(0.908 ns) + CELL(0.150 ns) = 2.037 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { abus_in[3] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.440 ns dbus_out~6 3 COMB LCCOMB_X27_Y34_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 2.440 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { dbus_out~4 dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.109 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.271 ns) = 3.109 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.036 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.036 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 5.649 ns dbus_out\[6\]\$latch 6 REG LCCOMB_X18_Y34_N8 1 " "Info: 6: + IC(1.342 ns) + CELL(0.271 ns) = 5.649 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 32.24 % ) " "Info: Total cell delay = 1.821 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 67.76 % ) " "Info: Total interconnect delay = 3.828 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { abus_in[3] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 0.908ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[3\] source 4.833 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[3\]\" to source register is 4.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[3\] 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'abus_in\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.150 ns) 2.037 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(0.908 ns) + CELL(0.150 ns) = 2.037 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { abus_in[3] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.442 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.442 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.339 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.339 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 4.833 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 4.833 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.429 ns ( 29.57 % ) " "Info: Total cell delay = 1.429 ns ( 29.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.404 ns ( 70.43 % ) " "Info: Total interconnect delay = 3.404 ns ( 70.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { abus_in[3] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 0.908ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { abus_in[3] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 0.908ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { abus_in[3] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 0.908ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { abus_in[3] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 0.908ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { abus_in[3] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 0.908ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[6\] register latch\[6\] register dbus_out\[6\]\$latch 289.02 MHz 3.46 ns Internal " "Info: Clock \"abus_in\[6\]\" has Internal fmax of 289.02 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 3.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.816 ns - Smallest " "Info: - Smallest clock skew is 0.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] destination 5.769 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[6\]\" to destination register is 5.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns abus_in\[6\] 1 CLK PIN_J11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 2; CLK Node = 'abus_in\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.275 ns) 2.157 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.012 ns) + CELL(0.275 ns) = 2.157 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { abus_in[6] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.560 ns dbus_out~6 3 COMB LCCOMB_X27_Y34_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 2.560 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { dbus_out~4 dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.229 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.271 ns) = 3.229 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.156 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.156 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 5.769 ns dbus_out\[6\]\$latch 6 REG LCCOMB_X18_Y34_N8 1 " "Info: 6: + IC(1.342 ns) + CELL(0.271 ns) = 5.769 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 31.84 % ) " "Info: Total cell delay = 1.837 ns ( 31.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.932 ns ( 68.16 % ) " "Info: Total interconnect delay = 3.932 ns ( 68.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.769 ns" { abus_in[6] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.769 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.012ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] source 4.953 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[6\]\" to source register is 4.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns abus_in\[6\] 1 CLK PIN_J11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 2; CLK Node = 'abus_in\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.275 ns) 2.157 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.012 ns) + CELL(0.275 ns) = 2.157 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { abus_in[6] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.562 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.562 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.459 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.459 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 4.953 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 4.953 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 29.17 % ) " "Info: Total cell delay = 1.445 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.508 ns ( 70.83 % ) " "Info: Total interconnect delay = 3.508 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.953 ns" { abus_in[6] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.953 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.012ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.769 ns" { abus_in[6] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.769 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.012ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.953 ns" { abus_in[6] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.953 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.012ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.769 ns" { abus_in[6] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.769 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.012ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.953 ns" { abus_in[6] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.953 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.012ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[5\] register latch\[6\] register dbus_out\[6\]\$latch 289.02 MHz 3.46 ns Internal " "Info: Clock \"abus_in\[5\]\" has Internal fmax of 289.02 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 3.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.816 ns - Smallest " "Info: - Smallest clock skew is 0.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[5\] destination 6.277 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[5\]\" to destination register is 6.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[5\] 1 CLK PIN_B2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B2; Fanout = 2; CLK Node = 'abus_in\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.371 ns) 2.665 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.422 ns) + CELL(0.371 ns) = 2.665 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { abus_in[5] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.068 ns dbus_out~6 3 COMB LCCOMB_X27_Y34_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 3.068 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { dbus_out~4 dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.737 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.271 ns) = 3.737 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.664 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.664 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 6.277 ns dbus_out\[6\]\$latch 6 REG LCCOMB_X18_Y34_N8 1 " "Info: 6: + IC(1.342 ns) + CELL(0.271 ns) = 6.277 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 30.83 % ) " "Info: Total cell delay = 1.935 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.342 ns ( 69.17 % ) " "Info: Total interconnect delay = 4.342 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { abus_in[5] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.277 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.422ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[5\] source 5.461 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[5\]\" to source register is 5.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[5\] 1 CLK PIN_B2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B2; Fanout = 2; CLK Node = 'abus_in\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.371 ns) 2.665 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.422 ns) + CELL(0.371 ns) = 2.665 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { abus_in[5] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.070 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.967 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.967 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 5.461 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 5.461 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 28.25 % ) " "Info: Total cell delay = 1.543 ns ( 28.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.918 ns ( 71.75 % ) " "Info: Total interconnect delay = 3.918 ns ( 71.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { abus_in[5] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.422ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { abus_in[5] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.277 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.422ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { abus_in[5] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.422ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { abus_in[5] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.277 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.422ns 0.253ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { abus_in[5] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.422ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[4\] register latch\[6\] register dbus_out\[6\]\$latch 285.39 MHz 3.504 ns Internal " "Info: Clock \"abus_in\[4\]\" has Internal fmax of 285.39 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 3.504 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.794 ns - Smallest " "Info: - Smallest clock skew is 0.794 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[4\] destination 6.503 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[4\]\" to destination register is 6.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[4\] 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.371 ns) 3.124 ns dbus_out~2 2 COMB LCCOMB_X27_Y34_N14 10 " "Info: 2: + IC(1.911 ns) + CELL(0.371 ns) = 3.124 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { abus_in[4] dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 3.963 ns dbus_out\[7\]~7 3 COMB LCCOMB_X28_Y34_N24 1 " "Info: 3: + IC(0.426 ns) + CELL(0.413 ns) = 3.963 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.890 ns dbus_out\[7\]~7clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(0.927 ns) + CELL(0.000 ns) = 4.890 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 6.503 ns dbus_out\[6\]\$latch 5 REG LCCOMB_X18_Y34_N8 1 " "Info: 5: + IC(1.342 ns) + CELL(0.271 ns) = 6.503 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.897 ns ( 29.17 % ) " "Info: Total cell delay = 1.897 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 70.83 % ) " "Info: Total interconnect delay = 4.606 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { abus_in[4] dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.911ns 0.426ns 0.927ns 1.342ns } { 0.000ns 0.842ns 0.371ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[4\] source 5.709 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[4\]\" to source register is 5.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[4\] 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.398 ns) 2.913 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.673 ns) + CELL(0.398 ns) = 2.913 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { abus_in[4] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.318 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.318 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 4.215 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 4.215 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 5.709 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 5.709 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 26.97 % ) " "Info: Total cell delay = 1.540 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.169 ns ( 73.03 % ) " "Info: Total interconnect delay = 4.169 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { abus_in[4] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.673ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { abus_in[4] dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.911ns 0.426ns 0.927ns 1.342ns } { 0.000ns 0.842ns 0.371ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { abus_in[4] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.673ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { abus_in[4] dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.911ns 0.426ns 0.927ns 1.342ns } { 0.000ns 0.842ns 0.371ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { abus_in[4] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.673ns 0.255ns 0.897ns 1.344ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rd_en register latch\[6\] register dbus_out\[6\]\$latch 197.24 MHz 5.07 ns Internal " "Info: Clock \"rd_en\" has Internal fmax of 197.24 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 5.07 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd_en destination 4.563 ns + Shortest register " "Info: + Shortest clock path from clock \"rd_en\" to destination register is 4.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rd_en 1 CLK PIN_C13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'rd_en'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 2.023 ns dbus_out\[7\]~7 2 COMB LCCOMB_X28_Y34_N24 1 " "Info: 2: + IC(0.894 ns) + CELL(0.150 ns) = 2.023 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { rd_en dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 2.950 ns dbus_out\[7\]~7clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(0.927 ns) + CELL(0.000 ns) = 2.950 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 4.563 ns dbus_out\[6\]\$latch 4 REG LCCOMB_X18_Y34_N8 1 " "Info: 4: + IC(1.342 ns) + CELL(0.271 ns) = 4.563 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 30.68 % ) " "Info: Total cell delay = 1.400 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.163 ns ( 69.32 % ) " "Info: Total interconnect delay = 3.163 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { rd_en dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { rd_en {} rd_en~combout {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 0.894ns 0.927ns 1.342ns } { 0.000ns 0.979ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd_en source 4.552 ns - Longest register " "Info: - Longest clock path from clock \"rd_en\" to source register is 4.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rd_en 1 CLK PIN_C13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'rd_en'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.275 ns) 2.161 ns dbus_out~16 2 COMB LCCOMB_X27_Y34_N0 1 " "Info: 2: + IC(0.907 ns) + CELL(0.275 ns) = 2.161 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { rd_en dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.058 ns dbus_out~16clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(0.897 ns) + CELL(0.000 ns) = 3.058 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 4.552 ns latch\[6\] 4 REG LCCOMB_X24_Y34_N2 1 " "Info: 4: + IC(1.344 ns) + CELL(0.150 ns) = 4.552 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 30.84 % ) " "Info: Total cell delay = 1.404 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.148 ns ( 69.16 % ) " "Info: Total interconnect delay = 3.148 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { rd_en dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.552 ns" { rd_en {} rd_en~combout {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 0.907ns 0.897ns 1.344ns } { 0.000ns 0.979ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { rd_en dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { rd_en {} rd_en~combout {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 0.894ns 0.927ns 1.342ns } { 0.000ns 0.979ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { rd_en dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.552 ns" { rd_en {} rd_en~combout {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 0.907ns 0.897ns 1.344ns } { 0.000ns 0.979ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { rd_en dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { rd_en {} rd_en~combout {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 0.894ns 0.927ns 1.342ns } { 0.000ns 0.979ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { rd_en dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.552 ns" { rd_en {} rd_en~combout {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 0.907ns 0.897ns 1.344ns } { 0.000ns 0.979ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[7\] register latch\[6\] register dbus_out\[6\]\$latch 236.97 MHz 4.22 ns Internal " "Info: Clock \"abus_in\[7\]\" has Internal fmax of 236.97 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 4.22 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.436 ns - Smallest " "Info: - Smallest clock skew is 0.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[7\] destination 6.282 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[7\]\" to destination register is 6.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns abus_in\[7\] 1 CLK PIN_F20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F20; Fanout = 3; CLK Node = 'abus_in\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.398 ns) 3.073 ns dbus_out~6 2 COMB LCCOMB_X27_Y34_N30 1 " "Info: 2: + IC(1.843 ns) + CELL(0.398 ns) = 3.073 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { abus_in[7] dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.742 ns dbus_out\[7\]~7 3 COMB LCCOMB_X28_Y34_N24 1 " "Info: 3: + IC(0.398 ns) + CELL(0.271 ns) = 3.742 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.669 ns dbus_out\[7\]~7clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(0.927 ns) + CELL(0.000 ns) = 4.669 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 6.282 ns dbus_out\[6\]\$latch 5 REG LCCOMB_X18_Y34_N8 1 " "Info: 5: + IC(1.342 ns) + CELL(0.271 ns) = 6.282 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 28.21 % ) " "Info: Total cell delay = 1.772 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.510 ns ( 71.79 % ) " "Info: Total interconnect delay = 4.510 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { abus_in[7] dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { abus_in[7] {} abus_in[7]~combout {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.843ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.832ns 0.398ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[7\] source 5.846 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[7\]\" to source register is 5.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns abus_in\[7\] 1 CLK PIN_F20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F20; Fanout = 3; CLK Node = 'abus_in\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.150 ns) 2.804 ns dbus_out~15 2 COMB LCCOMB_X27_Y34_N4 2 " "Info: 2: + IC(1.822 ns) + CELL(0.150 ns) = 2.804 ns; Loc. = LCCOMB_X27_Y34_N4; Fanout = 2; COMB Node = 'dbus_out~15'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { abus_in[7] dbus_out~15 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 3.455 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.258 ns) + CELL(0.393 ns) = 3.455 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { dbus_out~15 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 4.352 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 4.352 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 5.846 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 5.846 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 26.09 % ) " "Info: Total cell delay = 1.525 ns ( 26.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.321 ns ( 73.91 % ) " "Info: Total interconnect delay = 4.321 ns ( 73.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { abus_in[7] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { abus_in[7] {} abus_in[7]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.822ns 0.258ns 0.897ns 1.344ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { abus_in[7] dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { abus_in[7] {} abus_in[7]~combout {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.843ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.832ns 0.398ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { abus_in[7] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { abus_in[7] {} abus_in[7]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.822ns 0.258ns 0.897ns 1.344ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { abus_in[7] dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { abus_in[7] {} abus_in[7]~combout {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.843ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.832ns 0.398ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { abus_in[7] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { abus_in[7] {} abus_in[7]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.822ns 0.258ns 0.897ns 1.344ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[2\] register latch\[6\] register dbus_out\[6\]\$latch 221.53 MHz 4.514 ns Internal " "Info: Clock \"abus_in\[2\]\" has Internal fmax of 221.53 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 4.514 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.289 ns - Smallest " "Info: - Smallest clock skew is 0.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[2\] destination 6.291 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[2\]\" to destination register is 6.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns abus_in\[2\] 1 CLK PIN_D23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 3; CLK Node = 'abus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.371 ns) 3.082 ns dbus_out~6 2 COMB LCCOMB_X27_Y34_N30 1 " "Info: 2: + IC(1.859 ns) + CELL(0.371 ns) = 3.082 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { abus_in[2] dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.751 ns dbus_out\[7\]~7 3 COMB LCCOMB_X28_Y34_N24 1 " "Info: 3: + IC(0.398 ns) + CELL(0.271 ns) = 3.751 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.678 ns dbus_out\[7\]~7clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(0.927 ns) + CELL(0.000 ns) = 4.678 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 6.291 ns dbus_out\[6\]\$latch 5 REG LCCOMB_X18_Y34_N8 1 " "Info: 5: + IC(1.342 ns) + CELL(0.271 ns) = 6.291 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 28.06 % ) " "Info: Total cell delay = 1.765 ns ( 28.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.526 ns ( 71.94 % ) " "Info: Total interconnect delay = 4.526 ns ( 71.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { abus_in[2] dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.859ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.852ns 0.371ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[2\] source 6.002 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[2\]\" to source register is 6.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns abus_in\[2\] 1 CLK PIN_D23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 3; CLK Node = 'abus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.275 ns) 2.960 ns dbus_out~15 2 COMB LCCOMB_X27_Y34_N4 2 " "Info: 2: + IC(1.833 ns) + CELL(0.275 ns) = 2.960 ns; Loc. = LCCOMB_X27_Y34_N4; Fanout = 2; COMB Node = 'dbus_out~15'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { abus_in[2] dbus_out~15 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 3.611 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.258 ns) + CELL(0.393 ns) = 3.611 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { dbus_out~15 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 4.508 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 4.508 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 6.002 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 6.002 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 27.82 % ) " "Info: Total cell delay = 1.670 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.332 ns ( 72.18 % ) " "Info: Total interconnect delay = 4.332 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { abus_in[2] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.833ns 0.258ns 0.897ns 1.344ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { abus_in[2] dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.859ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.852ns 0.371ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { abus_in[2] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.833ns 0.258ns 0.897ns 1.344ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { abus_in[2] dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.859ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.852ns 0.371ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { abus_in[2] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.833ns 0.258ns 0.897ns 1.344ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[0\] register latch\[6\] register dbus_out\[6\]\$latch 266.24 MHz 3.756 ns Internal " "Info: Clock \"abus_in\[0\]\" has Internal fmax of 266.24 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 3.756 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.668 ns - Smallest " "Info: - Smallest clock skew is 0.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[0\] destination 5.982 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[0\]\" to destination register is 5.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[0\] 1 CLK PIN_J14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J14; Fanout = 2; CLK Node = 'abus_in\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.150 ns) 2.228 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(1.248 ns) + CELL(0.150 ns) = 2.228 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { abus_in[0] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 2.773 ns dbus_out~6 3 COMB LCCOMB_X27_Y34_N30 1 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 2.773 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { dbus_out~5 dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.442 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.271 ns) = 3.442 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.369 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.369 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 5.982 ns dbus_out\[6\]\$latch 6 REG LCCOMB_X18_Y34_N8 1 " "Info: 6: + IC(1.342 ns) + CELL(0.271 ns) = 5.982 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 30.04 % ) " "Info: Total cell delay = 1.797 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.185 ns ( 69.96 % ) " "Info: Total interconnect delay = 4.185 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { abus_in[0] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.248ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[0\] source 5.314 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[0\]\" to source register is 5.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[0\] 1 CLK PIN_J14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J14; Fanout = 2; CLK Node = 'abus_in\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.150 ns) 2.228 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(1.248 ns) + CELL(0.150 ns) = 2.228 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { abus_in[0] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.410 ns) 2.923 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.285 ns) + CELL(0.410 ns) = 2.923 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { dbus_out~5 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.820 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.820 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 5.314 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 5.314 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 28.98 % ) " "Info: Total cell delay = 1.540 ns ( 28.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.774 ns ( 71.02 % ) " "Info: Total interconnect delay = 3.774 ns ( 71.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { abus_in[0] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.248ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.830ns 0.150ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { abus_in[0] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.248ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { abus_in[0] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.248ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.830ns 0.150ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.982 ns" { abus_in[0] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.982 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.248ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { abus_in[0] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.248ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.830ns 0.150ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[1\] register latch\[6\] register dbus_out\[6\]\$latch 266.24 MHz 3.756 ns Internal " "Info: Clock \"abus_in\[1\]\" has Internal fmax of 266.24 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 3.756 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.668 ns - Smallest " "Info: - Smallest clock skew is 0.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[1\] destination 6.516 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[1\]\" to destination register is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[1\] 1 CLK PIN_E5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_E5; Fanout = 3; CLK Node = 'abus_in\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.275 ns) 2.762 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(1.645 ns) + CELL(0.275 ns) = 2.762 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { abus_in[1] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 3.307 ns dbus_out~6 3 COMB LCCOMB_X27_Y34_N30 1 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 3.307 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { dbus_out~5 dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.976 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.271 ns) = 3.976 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.903 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.903 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 6.516 ns dbus_out\[6\]\$latch 6 REG LCCOMB_X18_Y34_N8 1 " "Info: 6: + IC(1.342 ns) + CELL(0.271 ns) = 6.516 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 29.68 % ) " "Info: Total cell delay = 1.934 ns ( 29.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.582 ns ( 70.32 % ) " "Info: Total interconnect delay = 4.582 ns ( 70.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { abus_in[1] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.645ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[1\] source 5.848 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[1\]\" to source register is 5.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[1\] 1 CLK PIN_E5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_E5; Fanout = 3; CLK Node = 'abus_in\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.275 ns) 2.762 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(1.645 ns) + CELL(0.275 ns) = 2.762 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { abus_in[1] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.410 ns) 3.457 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.285 ns) + CELL(0.410 ns) = 3.457 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { dbus_out~5 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 4.354 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 4.354 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 5.848 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 5.848 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 28.68 % ) " "Info: Total cell delay = 1.677 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.171 ns ( 71.32 % ) " "Info: Total interconnect delay = 4.171 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { abus_in[1] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.645ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.842ns 0.275ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { abus_in[1] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.645ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { abus_in[1] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.645ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.842ns 0.275ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { abus_in[1] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.645ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { abus_in[1] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { abus_in[1] {} abus_in[1]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.645ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.842ns 0.275ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "abus_in\[8\] register latch\[6\] register dbus_out\[6\]\$latch 266.24 MHz 3.756 ns Internal " "Info: Clock \"abus_in\[8\]\" has Internal fmax of 266.24 MHz between source register \"latch\[6\]\" and destination register \"dbus_out\[6\]\$latch\" (period= 3.756 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[6\] 1 REG LCCOMB_X24_Y34_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.150 ns) 0.584 ns dbus_out\[6\]~13 2 COMB LCCOMB_X23_Y34_N20 1 " "Info: 2: + IC(0.434 ns) + CELL(0.150 ns) = 0.584 ns; Loc. = LCCOMB_X23_Y34_N20; Fanout = 1; COMB Node = 'dbus_out\[6\]~13'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { latch[6] dbus_out[6]~13 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 1.607 ns dbus_out\[6\]\$latch 3 REG LCCOMB_X18_Y34_N8 1 " "Info: 3: + IC(0.873 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 18.67 % ) " "Info: Total cell delay = 0.300 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 81.33 % ) " "Info: Total interconnect delay = 1.307 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.668 ns - Smallest " "Info: - Smallest clock skew is 0.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[8\] destination 7.352 ns + Shortest register " "Info: + Shortest clock path from clock \"abus_in\[8\]\" to destination register is 7.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[8\] 1 CLK PIN_V14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; CLK Node = 'abus_in\[8\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(0.420 ns) 3.598 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(2.338 ns) + CELL(0.420 ns) = 3.598 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { abus_in[8] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 4.143 ns dbus_out~6 3 COMB LCCOMB_X27_Y34_N30 1 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 4.143 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { dbus_out~5 dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 4.812 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.271 ns) = 4.812 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 5.739 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 5.739 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.271 ns) 7.352 ns dbus_out\[6\]\$latch 6 REG LCCOMB_X18_Y34_N8 1 " "Info: 6: + IC(1.342 ns) + CELL(0.271 ns) = 7.352 ns; Loc. = LCCOMB_X18_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.077 ns ( 28.25 % ) " "Info: Total cell delay = 2.077 ns ( 28.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.275 ns ( 71.75 % ) " "Info: Total interconnect delay = 5.275 ns ( 71.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { abus_in[8] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.352 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 2.338ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.840ns 0.420ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[8\] source 6.684 ns - Longest register " "Info: - Longest clock path from clock \"abus_in\[8\]\" to source register is 6.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[8\] 1 CLK PIN_V14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; CLK Node = 'abus_in\[8\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(0.420 ns) 3.598 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(2.338 ns) + CELL(0.420 ns) = 3.598 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { abus_in[8] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.410 ns) 4.293 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.285 ns) + CELL(0.410 ns) = 4.293 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { dbus_out~5 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 5.190 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 5.190 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.150 ns) 6.684 ns latch\[6\] 5 REG LCCOMB_X24_Y34_N2 1 " "Info: 5: + IC(1.344 ns) + CELL(0.150 ns) = 6.684 ns; Loc. = LCCOMB_X24_Y34_N2; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 27.23 % ) " "Info: Total cell delay = 1.820 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.864 ns ( 72.77 % ) " "Info: Total interconnect delay = 4.864 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { abus_in[8] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 2.338ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.840ns 0.420ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { abus_in[8] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.352 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 2.338ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.840ns 0.420ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { abus_in[8] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 2.338ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.840ns 0.420ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.939 ns + " "Info: + Micro setup delay of destination is 0.939 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { latch[6] dbus_out[6]~13 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { latch[6] {} dbus_out[6]~13 {} dbus_out[6]$latch {} } { 0.000ns 0.434ns 0.873ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { abus_in[8] dbus_out~5 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.352 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 2.338ns 0.270ns 0.398ns 0.927ns 1.342ns } { 0.000ns 0.840ns 0.420ns 0.275ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { abus_in[8] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[6] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[6] {} } { 0.000ns 0.000ns 2.338ns 0.285ns 0.897ns 1.344ns } { 0.000ns 0.840ns 0.420ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "port_reg\[5\] port_io~29 clk_in 1.469 ns " "Info: Found hold time violation between source  pin or register \"port_reg\[5\]\" and destination pin or register \"port_io~29\" for clock \"clk_in\" (Hold time is 1.469 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.042 ns + Largest " "Info: + Largest clock skew is 2.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 4.732 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 4.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.787 ns) 3.565 ns tris_reg\[5\] 2 REG LCFF_X23_Y34_N17 2 " "Info: 2: + IC(1.779 ns) + CELL(0.787 ns) = 3.565 ns; Loc. = LCFF_X23_Y34_N17; Fanout = 2; REG Node = 'tris_reg\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { clk_in tris_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.438 ns) 4.732 ns port_io~29 3 REG LCCOMB_X23_Y34_N6 2 " "Info: 3: + IC(0.729 ns) + CELL(0.438 ns) = 4.732 ns; Loc. = LCCOMB_X23_Y34_N6; Fanout = 2; REG Node = 'port_io~29'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { tris_reg[5] port_io~29 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 47.00 % ) " "Info: Total cell delay = 2.224 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 53.00 % ) " "Info: Total interconnect delay = 2.508 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { clk_in tris_reg[5] port_io~29 } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { clk_in {} clk_in~combout {} tris_reg[5] {} port_io~29 {} } { 0.000ns 0.000ns 1.779ns 0.729ns } { 0.000ns 0.999ns 0.787ns 0.438ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns port_reg\[5\] 3 REG LCFF_X23_Y34_N7 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X23_Y34_N7; Fanout = 1; REG Node = 'port_reg\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { clk_in tris_reg[5] port_io~29 } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { clk_in {} clk_in~combout {} tris_reg[5] {} port_io~29 {} } { 0.000ns 0.000ns 1.779ns 0.729ns } { 0.000ns 0.999ns 0.787ns 0.438ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_reg\[5\] 1 REG LCFF_X23_Y34_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y34_N7; Fanout = 1; REG Node = 'port_reg\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns port_io~29 2 REG LCCOMB_X23_Y34_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y34_N6; Fanout = 2; REG Node = 'port_io~29'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_reg[5] port_io~29 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_reg[5] port_io~29 } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { port_reg[5] {} port_io~29 {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { clk_in tris_reg[5] port_io~29 } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { clk_in {} clk_in~combout {} tris_reg[5] {} port_io~29 {} } { 0.000ns 0.000ns 1.779ns 0.729ns } { 0.000ns 0.999ns 0.787ns 0.438ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_reg[5] port_io~29 } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { port_reg[5] {} port_io~29 {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "abus_in\[3\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"abus_in\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch\[1\] dbus_out\[1\]\$latch abus_in\[3\] 76 ps " "Info: Found hold time violation between source  pin or register \"latch\[1\]\" and destination pin or register \"dbus_out\[1\]\$latch\" for clock \"abus_in\[3\]\" (Hold time is 76 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.881 ns + Largest " "Info: + Largest clock skew is 0.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[3\] destination 5.745 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[3\]\" to destination register is 5.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[3\] 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'abus_in\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.398 ns) 2.302 ns dbus_out~2 2 COMB LCCOMB_X27_Y34_N14 10 " "Info: 2: + IC(0.925 ns) + CELL(0.398 ns) = 2.302 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { abus_in[3] dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 3.141 ns dbus_out\[7\]~7 3 COMB LCCOMB_X28_Y34_N24 1 " "Info: 3: + IC(0.426 ns) + CELL(0.413 ns) = 3.141 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.068 ns dbus_out\[7\]~7clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(0.927 ns) + CELL(0.000 ns) = 4.068 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.271 ns) 5.745 ns dbus_out\[1\]\$latch 5 REG LCCOMB_X28_Y34_N14 1 " "Info: 5: + IC(1.406 ns) + CELL(0.271 ns) = 5.745 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.061 ns ( 35.87 % ) " "Info: Total cell delay = 2.061 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 64.13 % ) " "Info: Total interconnect delay = 3.684 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.745 ns" { abus_in[3] dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.745 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 0.925ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.979ns 0.398ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[3\] source 4.864 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[3\]\" to source register is 4.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[3\] 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'abus_in\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.150 ns) 2.037 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(0.908 ns) + CELL(0.150 ns) = 2.037 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { abus_in[3] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.442 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.442 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.339 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.339 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 4.864 ns latch\[1\] 5 REG LCCOMB_X28_Y34_N26 1 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 4.864 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.429 ns ( 29.38 % ) " "Info: Total cell delay = 1.429 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.435 ns ( 70.62 % ) " "Info: Total interconnect delay = 3.435 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.864 ns" { abus_in[3] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.864 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 0.908ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.745 ns" { abus_in[3] dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.745 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 0.925ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.979ns 0.398ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.864 ns" { abus_in[3] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.864 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 0.908ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X28_Y34_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns dbus_out\[1\]~8 2 COMB LCCOMB_X28_Y34_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'dbus_out\[1\]~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { latch[1] dbus_out[1]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.805 ns dbus_out\[1\]\$latch 3 REG LCCOMB_X28_Y34_N14 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.805 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.27 % ) " "Info: Total cell delay = 0.300 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.73 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.745 ns" { abus_in[3] dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.745 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 0.925ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.979ns 0.398ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.864 ns" { abus_in[3] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.864 ns" { abus_in[3] {} abus_in[3]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 0.908ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "abus_in\[6\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"abus_in\[6\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch\[1\] dbus_out\[1\]\$latch abus_in\[6\] 345 ps " "Info: Found hold time violation between source  pin or register \"latch\[1\]\" and destination pin or register \"dbus_out\[1\]\$latch\" for clock \"abus_in\[6\]\" (Hold time is 345 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.150 ns + Largest " "Info: + Largest clock skew is 1.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] destination 6.134 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[6\]\" to destination register is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns abus_in\[6\] 1 CLK PIN_J11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 2; CLK Node = 'abus_in\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.398 ns) 2.294 ns dbus_out~1 2 COMB LCCOMB_X27_Y34_N6 1 " "Info: 2: + IC(1.026 ns) + CELL(0.398 ns) = 2.294 ns; Loc. = LCCOMB_X27_Y34_N6; Fanout = 1; COMB Node = 'dbus_out~1'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { abus_in[6] dbus_out~1 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.691 ns dbus_out~2 3 COMB LCCOMB_X27_Y34_N14 10 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 2.691 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { dbus_out~1 dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 3.530 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.426 ns) + CELL(0.413 ns) = 3.530 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.457 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.457 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.271 ns) 6.134 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X28_Y34_N14 1 " "Info: 6: + IC(1.406 ns) + CELL(0.271 ns) = 6.134 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.102 ns ( 34.27 % ) " "Info: Total cell delay = 2.102 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.032 ns ( 65.73 % ) " "Info: Total interconnect delay = 4.032 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { abus_in[6] dbus_out~1 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~1 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.026ns 0.247ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.870ns 0.398ns 0.150ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] source 4.984 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[6\]\" to source register is 4.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns abus_in\[6\] 1 CLK PIN_J11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 2; CLK Node = 'abus_in\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.275 ns) 2.157 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.012 ns) + CELL(0.275 ns) = 2.157 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { abus_in[6] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.562 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.562 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.459 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.459 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 4.984 ns latch\[1\] 5 REG LCCOMB_X28_Y34_N26 1 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 4.984 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 28.99 % ) " "Info: Total cell delay = 1.445 ns ( 28.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.539 ns ( 71.01 % ) " "Info: Total interconnect delay = 3.539 ns ( 71.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { abus_in[6] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.012ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { abus_in[6] dbus_out~1 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~1 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.026ns 0.247ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.870ns 0.398ns 0.150ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { abus_in[6] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.012ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X28_Y34_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns dbus_out\[1\]~8 2 COMB LCCOMB_X28_Y34_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'dbus_out\[1\]~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { latch[1] dbus_out[1]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.805 ns dbus_out\[1\]\$latch 3 REG LCCOMB_X28_Y34_N14 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.805 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.27 % ) " "Info: Total cell delay = 0.300 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.73 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { abus_in[6] dbus_out~1 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~1 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.026ns 0.247ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.870ns 0.398ns 0.150ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { abus_in[6] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.012ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.870ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "abus_in\[5\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"abus_in\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch\[1\] dbus_out\[1\]\$latch abus_in\[5\] 209 ps " "Info: Found hold time violation between source  pin or register \"latch\[1\]\" and destination pin or register \"dbus_out\[1\]\$latch\" for clock \"abus_in\[5\]\" (Hold time is 209 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.014 ns + Largest " "Info: + Largest clock skew is 1.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[5\] destination 6.506 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[5\]\" to destination register is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[5\] 1 CLK PIN_B2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B2; Fanout = 2; CLK Node = 'abus_in\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.371 ns) 2.666 ns dbus_out~1 2 COMB LCCOMB_X27_Y34_N6 1 " "Info: 2: + IC(1.423 ns) + CELL(0.371 ns) = 2.666 ns; Loc. = LCCOMB_X27_Y34_N6; Fanout = 1; COMB Node = 'dbus_out~1'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { abus_in[5] dbus_out~1 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.063 ns dbus_out~2 3 COMB LCCOMB_X27_Y34_N14 10 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.063 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { dbus_out~1 dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 3.902 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.426 ns) + CELL(0.413 ns) = 3.902 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.829 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.829 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.271 ns) 6.506 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X28_Y34_N14 1 " "Info: 6: + IC(1.406 ns) + CELL(0.271 ns) = 6.506 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.077 ns ( 31.92 % ) " "Info: Total cell delay = 2.077 ns ( 31.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 68.08 % ) " "Info: Total interconnect delay = 4.429 ns ( 68.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { abus_in[5] dbus_out~1 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~1 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.423ns 0.247ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[5\] source 5.492 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[5\]\" to source register is 5.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns abus_in\[5\] 1 CLK PIN_B2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B2; Fanout = 2; CLK Node = 'abus_in\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.371 ns) 2.665 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.422 ns) + CELL(0.371 ns) = 2.665 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { abus_in[5] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.070 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.967 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.967 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 5.492 ns latch\[1\] 5 REG LCCOMB_X28_Y34_N26 1 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 5.492 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 28.10 % ) " "Info: Total cell delay = 1.543 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.949 ns ( 71.90 % ) " "Info: Total interconnect delay = 3.949 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.492 ns" { abus_in[5] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.492 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.422ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { abus_in[5] dbus_out~1 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~1 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.423ns 0.247ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.492 ns" { abus_in[5] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.492 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.422ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X28_Y34_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns dbus_out\[1\]~8 2 COMB LCCOMB_X28_Y34_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'dbus_out\[1\]~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { latch[1] dbus_out[1]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.805 ns dbus_out\[1\]\$latch 3 REG LCCOMB_X28_Y34_N14 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.805 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.27 % ) " "Info: Total cell delay = 0.300 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.73 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { abus_in[5] dbus_out~1 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~1 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.423ns 0.247ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.492 ns" { abus_in[5] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.492 ns" { abus_in[5] {} abus_in[5]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.422ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.872ns 0.371ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "abus_in\[4\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"abus_in\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch\[1\] dbus_out\[1\]\$latch abus_in\[4\] 44 ps " "Info: Found hold time violation between source  pin or register \"latch\[1\]\" and destination pin or register \"dbus_out\[1\]\$latch\" for clock \"abus_in\[4\]\" (Hold time is 44 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.849 ns + Largest " "Info: + Largest clock skew is 0.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[4\] destination 6.589 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[4\]\" to destination register is 6.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[4\] 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.398 ns) 2.913 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.673 ns) + CELL(0.398 ns) = 2.913 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { abus_in[4] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.316 ns dbus_out~6 3 COMB LCCOMB_X27_Y34_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 3.316 ns; Loc. = LCCOMB_X27_Y34_N30; Fanout = 1; COMB Node = 'dbus_out~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { dbus_out~4 dbus_out~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.271 ns) 3.985 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.398 ns) + CELL(0.271 ns) = 3.985 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { dbus_out~6 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.912 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.912 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.271 ns) 6.589 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X28_Y34_N14 1 " "Info: 6: + IC(1.406 ns) + CELL(0.271 ns) = 6.589 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 29.32 % ) " "Info: Total cell delay = 1.932 ns ( 29.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.657 ns ( 70.68 % ) " "Info: Total interconnect delay = 4.657 ns ( 70.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { abus_in[4] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.673ns 0.253ns 0.398ns 0.927ns 1.406ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[4\] source 5.740 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[4\]\" to source register is 5.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns abus_in\[4\] 1 CLK PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.398 ns) 2.913 ns dbus_out~4 2 COMB LCCOMB_X27_Y34_N28 3 " "Info: 2: + IC(1.673 ns) + CELL(0.398 ns) = 2.913 ns; Loc. = LCCOMB_X27_Y34_N28; Fanout = 3; COMB Node = 'dbus_out~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { abus_in[4] dbus_out~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.318 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.318 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { dbus_out~4 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 4.215 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 4.215 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 5.740 ns latch\[1\] 5 REG LCCOMB_X28_Y34_N26 1 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 5.740 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 26.83 % ) " "Info: Total cell delay = 1.540 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 73.17 % ) " "Info: Total interconnect delay = 4.200 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { abus_in[4] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.740 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.673ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { abus_in[4] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.673ns 0.253ns 0.398ns 0.927ns 1.406ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { abus_in[4] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.740 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.673ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X28_Y34_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns dbus_out\[1\]~8 2 COMB LCCOMB_X28_Y34_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'dbus_out\[1\]~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { latch[1] dbus_out[1]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.805 ns dbus_out\[1\]\$latch 3 REG LCCOMB_X28_Y34_N14 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.805 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.27 % ) " "Info: Total cell delay = 0.300 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.73 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { abus_in[4] dbus_out~4 dbus_out~6 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~6 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.673ns 0.253ns 0.398ns 0.927ns 1.406ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.271ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { abus_in[4] dbus_out~4 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.740 ns" { abus_in[4] {} abus_in[4]~combout {} dbus_out~4 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.673ns 0.255ns 0.897ns 1.375ns } { 0.000ns 0.842ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "abus_in\[2\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"abus_in\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch\[1\] dbus_out\[1\]\$latch abus_in\[2\] 95 ps " "Info: Found hold time violation between source  pin or register \"latch\[1\]\" and destination pin or register \"dbus_out\[1\]\$latch\" for clock \"abus_in\[2\]\" (Hold time is 95 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.900 ns + Largest " "Info: + Largest clock skew is 0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[2\] destination 6.933 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[2\]\" to destination register is 6.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns abus_in\[2\] 1 CLK PIN_D23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 3; CLK Node = 'abus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.275 ns) 2.960 ns dbus_out~0 2 COMB LCCOMB_X27_Y34_N8 1 " "Info: 2: + IC(1.833 ns) + CELL(0.275 ns) = 2.960 ns; Loc. = LCCOMB_X27_Y34_N8; Fanout = 1; COMB Node = 'dbus_out~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { abus_in[2] dbus_out~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.490 ns dbus_out~2 3 COMB LCCOMB_X27_Y34_N14 10 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.490 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { dbus_out~0 dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 4.329 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.426 ns) + CELL(0.413 ns) = 4.329 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 5.256 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 5.256 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.271 ns) 6.933 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X28_Y34_N14 1 " "Info: 6: + IC(1.406 ns) + CELL(0.271 ns) = 6.933 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 30.09 % ) " "Info: Total cell delay = 2.086 ns ( 30.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.847 ns ( 69.91 % ) " "Info: Total interconnect delay = 4.847 ns ( 69.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { abus_in[2] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.833ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[2\] source 6.033 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[2\]\" to source register is 6.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns abus_in\[2\] 1 CLK PIN_D23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 3; CLK Node = 'abus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.275 ns) 2.960 ns dbus_out~15 2 COMB LCCOMB_X27_Y34_N4 2 " "Info: 2: + IC(1.833 ns) + CELL(0.275 ns) = 2.960 ns; Loc. = LCCOMB_X27_Y34_N4; Fanout = 2; COMB Node = 'dbus_out~15'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { abus_in[2] dbus_out~15 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 3.611 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.258 ns) + CELL(0.393 ns) = 3.611 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { dbus_out~15 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 4.508 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 4.508 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 6.033 ns latch\[1\] 5 REG LCCOMB_X28_Y34_N26 1 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 6.033 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 27.68 % ) " "Info: Total cell delay = 1.670 ns ( 27.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.363 ns ( 72.32 % ) " "Info: Total interconnect delay = 4.363 ns ( 72.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.033 ns" { abus_in[2] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.033 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.833ns 0.258ns 0.897ns 1.375ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { abus_in[2] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.833ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.033 ns" { abus_in[2] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.033 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.833ns 0.258ns 0.897ns 1.375ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X28_Y34_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns dbus_out\[1\]~8 2 COMB LCCOMB_X28_Y34_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'dbus_out\[1\]~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { latch[1] dbus_out[1]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.805 ns dbus_out\[1\]\$latch 3 REG LCCOMB_X28_Y34_N14 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.805 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.27 % ) " "Info: Total cell delay = 0.300 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.73 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { abus_in[2] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.833ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.033 ns" { abus_in[2] dbus_out~15 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.033 ns" { abus_in[2] {} abus_in[2]~combout {} dbus_out~15 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.833ns 0.258ns 0.897ns 1.375ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "abus_in\[0\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"abus_in\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch\[1\] dbus_out\[1\]\$latch abus_in\[0\] 327 ps " "Info: Found hold time violation between source  pin or register \"latch\[1\]\" and destination pin or register \"dbus_out\[1\]\$latch\" for clock \"abus_in\[0\]\" (Hold time is 327 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.132 ns + Largest " "Info: + Largest clock skew is 1.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[0\] destination 6.477 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[0\]\" to destination register is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[0\] 1 CLK PIN_J14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J14; Fanout = 2; CLK Node = 'abus_in\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.413 ns) 2.504 ns dbus_out~0 2 COMB LCCOMB_X27_Y34_N8 1 " "Info: 2: + IC(1.261 ns) + CELL(0.413 ns) = 2.504 ns; Loc. = LCCOMB_X27_Y34_N8; Fanout = 1; COMB Node = 'dbus_out~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { abus_in[0] dbus_out~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.034 ns dbus_out~2 3 COMB LCCOMB_X27_Y34_N14 10 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.034 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { dbus_out~0 dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 3.873 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.426 ns) + CELL(0.413 ns) = 3.873 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 4.800 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 4.800 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.271 ns) 6.477 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X28_Y34_N14 1 " "Info: 6: + IC(1.406 ns) + CELL(0.271 ns) = 6.477 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 34.00 % ) " "Info: Total cell delay = 2.202 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.275 ns ( 66.00 % ) " "Info: Total interconnect delay = 4.275 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { abus_in[0] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.261ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.830ns 0.413ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[0\] source 5.345 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[0\]\" to source register is 5.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[0\] 1 CLK PIN_J14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J14; Fanout = 2; CLK Node = 'abus_in\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.150 ns) 2.228 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(1.248 ns) + CELL(0.150 ns) = 2.228 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { abus_in[0] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.410 ns) 2.923 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.285 ns) + CELL(0.410 ns) = 2.923 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { dbus_out~5 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 3.820 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 3.820 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 5.345 ns latch\[1\] 5 REG LCCOMB_X28_Y34_N26 1 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 5.345 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 28.81 % ) " "Info: Total cell delay = 1.540 ns ( 28.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.805 ns ( 71.19 % ) " "Info: Total interconnect delay = 3.805 ns ( 71.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { abus_in[0] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.345 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.248ns 0.285ns 0.897ns 1.375ns } { 0.000ns 0.830ns 0.150ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { abus_in[0] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.261ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.830ns 0.413ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { abus_in[0] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.345 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.248ns 0.285ns 0.897ns 1.375ns } { 0.000ns 0.830ns 0.150ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X28_Y34_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns dbus_out\[1\]~8 2 COMB LCCOMB_X28_Y34_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'dbus_out\[1\]~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { latch[1] dbus_out[1]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.805 ns dbus_out\[1\]\$latch 3 REG LCCOMB_X28_Y34_N14 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.805 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.27 % ) " "Info: Total cell delay = 0.300 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.73 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { abus_in[0] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.261ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.830ns 0.413ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { abus_in[0] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.345 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.248ns 0.285ns 0.897ns 1.375ns } { 0.000ns 0.830ns 0.150ns 0.410ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "abus_in\[8\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"abus_in\[8\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "latch\[1\] dbus_out\[1\]\$latch abus_in\[8\] 49 ps " "Info: Found hold time violation between source  pin or register \"latch\[1\]\" and destination pin or register \"dbus_out\[1\]\$latch\" for clock \"abus_in\[8\]\" (Hold time is 49 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.854 ns + Largest " "Info: + Largest clock skew is 0.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[8\] destination 7.569 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[8\]\" to destination register is 7.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[8\] 1 CLK PIN_V14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; CLK Node = 'abus_in\[8\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.416 ns) 3.596 ns dbus_out~0 2 COMB LCCOMB_X27_Y34_N8 1 " "Info: 2: + IC(2.340 ns) + CELL(0.416 ns) = 3.596 ns; Loc. = LCCOMB_X27_Y34_N8; Fanout = 1; COMB Node = 'dbus_out~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { abus_in[8] dbus_out~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.126 ns dbus_out~2 3 COMB LCCOMB_X27_Y34_N14 10 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 4.126 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { dbus_out~0 dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 4.965 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.426 ns) + CELL(0.413 ns) = 4.965 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 5.892 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 5.892 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.271 ns) 7.569 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X28_Y34_N14 1 " "Info: 6: + IC(1.406 ns) + CELL(0.271 ns) = 7.569 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 29.26 % ) " "Info: Total cell delay = 2.215 ns ( 29.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.354 ns ( 70.74 % ) " "Info: Total interconnect delay = 5.354 ns ( 70.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.569 ns" { abus_in[8] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.569 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 2.340ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[8\] source 6.715 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[8\]\" to source register is 6.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[8\] 1 CLK PIN_V14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; CLK Node = 'abus_in\[8\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(0.420 ns) 3.598 ns dbus_out~5 2 COMB LCCOMB_X27_Y34_N24 3 " "Info: 2: + IC(2.338 ns) + CELL(0.420 ns) = 3.598 ns; Loc. = LCCOMB_X27_Y34_N24; Fanout = 3; COMB Node = 'dbus_out~5'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { abus_in[8] dbus_out~5 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.410 ns) 4.293 ns dbus_out~16 3 COMB LCCOMB_X27_Y34_N0 1 " "Info: 3: + IC(0.285 ns) + CELL(0.410 ns) = 4.293 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'dbus_out~16'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { dbus_out~5 dbus_out~16 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.000 ns) 5.190 ns dbus_out~16clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(0.897 ns) + CELL(0.000 ns) = 5.190 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'dbus_out~16clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { dbus_out~16 dbus_out~16clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 6.715 ns latch\[1\] 5 REG LCCOMB_X28_Y34_N26 1 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 6.715 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 27.10 % ) " "Info: Total cell delay = 1.820 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.895 ns ( 72.90 % ) " "Info: Total interconnect delay = 4.895 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.715 ns" { abus_in[8] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.715 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 2.338ns 0.285ns 0.897ns 1.375ns } { 0.000ns 0.840ns 0.420ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.569 ns" { abus_in[8] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.569 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 2.340ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.715 ns" { abus_in[8] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.715 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 2.338ns 0.285ns 0.897ns 1.375ns } { 0.000ns 0.840ns 0.420ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.805 ns - Shortest register register " "Info: - Shortest register to register delay is 0.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X28_Y34_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns dbus_out\[1\]~8 2 COMB LCCOMB_X28_Y34_N30 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'dbus_out\[1\]~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { latch[1] dbus_out[1]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.805 ns dbus_out\[1\]\$latch 3 REG LCCOMB_X28_Y34_N14 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.805 ns; Loc. = LCCOMB_X28_Y34_N14; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.27 % ) " "Info: Total cell delay = 0.300 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.73 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 62 -1 0 } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.569 ns" { abus_in[8] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.569 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 2.340ns 0.255ns 0.426ns 0.927ns 1.406ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.715 ns" { abus_in[8] dbus_out~5 dbus_out~16 dbus_out~16clkctrl latch[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.715 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~5 {} dbus_out~16 {} dbus_out~16clkctrl {} latch[1] {} } { 0.000ns 0.000ns 2.338ns 0.285ns 0.897ns 1.375ns } { 0.000ns 0.840ns 0.420ns 0.410ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { latch[1] dbus_out[1]~8 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.805 ns" { latch[1] {} dbus_out[1]~8 {} dbus_out[1]$latch {} } { 0.000ns 0.254ns 0.251ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_reg\[3\] wr_en clk_in 5.258 ns register " "Info: tsu for register \"port_reg\[3\]\" (data pin = \"wr_en\", clock pin = \"clk_in\") is 5.258 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.984 ns + Longest pin register " "Info: + Longest pin to register delay is 7.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns wr_en 1 PIN PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C8; Fanout = 2; PIN Node = 'wr_en'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.629 ns) + CELL(0.150 ns) 6.629 ns port_reg\[0\]~0 2 COMB LCCOMB_X27_Y34_N10 8 " "Info: 2: + IC(5.629 ns) + CELL(0.150 ns) = 6.629 ns; Loc. = LCCOMB_X27_Y34_N10; Fanout = 8; COMB Node = 'port_reg\[0\]~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.779 ns" { wr_en port_reg[0]~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.660 ns) 7.984 ns port_reg\[3\] 3 REG LCFF_X23_Y34_N9 1 " "Info: 3: + IC(0.695 ns) + CELL(0.660 ns) = 7.984 ns; Loc. = LCFF_X23_Y34_N9; Fanout = 1; REG Node = 'port_reg\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { port_reg[0]~0 port_reg[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 20.79 % ) " "Info: Total cell delay = 1.660 ns ( 20.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.324 ns ( 79.21 % ) " "Info: Total interconnect delay = 6.324 ns ( 79.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.984 ns" { wr_en port_reg[0]~0 port_reg[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.984 ns" { wr_en {} wr_en~combout {} port_reg[0]~0 {} port_reg[3] {} } { 0.000ns 0.000ns 5.629ns 0.695ns } { 0.000ns 0.850ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns port_reg\[3\] 3 REG LCFF_X23_Y34_N9 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X23_Y34_N9; Fanout = 1; REG Node = 'port_reg\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl port_reg[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.984 ns" { wr_en port_reg[0]~0 port_reg[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.984 ns" { wr_en {} wr_en~combout {} port_reg[0]~0 {} port_reg[3] {} } { 0.000ns 0.000ns 5.629ns 0.695ns } { 0.000ns 0.850ns 0.150ns 0.660ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "abus_in\[8\] dbus_out\[3\] dbus_out\[3\]\$latch 13.656 ns register " "Info: tco from clock \"abus_in\[8\]\" to destination pin \"dbus_out\[3\]\" through register \"dbus_out\[3\]\$latch\" is 13.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[8\] source 7.547 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[8\]\" to source register is 7.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[8\] 1 CLK PIN_V14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; CLK Node = 'abus_in\[8\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.416 ns) 3.596 ns dbus_out~0 2 COMB LCCOMB_X27_Y34_N8 1 " "Info: 2: + IC(2.340 ns) + CELL(0.416 ns) = 3.596 ns; Loc. = LCCOMB_X27_Y34_N8; Fanout = 1; COMB Node = 'dbus_out~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { abus_in[8] dbus_out~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.126 ns dbus_out~2 3 COMB LCCOMB_X27_Y34_N14 10 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 4.126 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { dbus_out~0 dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 4.965 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.426 ns) + CELL(0.413 ns) = 4.965 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 5.892 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 5.892 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.271 ns) 7.547 ns dbus_out\[3\]\$latch 6 REG LCCOMB_X23_Y34_N18 1 " "Info: 6: + IC(1.384 ns) + CELL(0.271 ns) = 7.547 ns; Loc. = LCCOMB_X23_Y34_N18; Fanout = 1; REG Node = 'dbus_out\[3\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { dbus_out[7]~7clkctrl dbus_out[3]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 29.35 % ) " "Info: Total cell delay = 2.215 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.332 ns ( 70.65 % ) " "Info: Total interconnect delay = 5.332 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { abus_in[8] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[3]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[3]$latch {} } { 0.000ns 0.000ns 2.340ns 0.255ns 0.426ns 0.927ns 1.384ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.109 ns + Longest register pin " "Info: + Longest register to pin delay is 6.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus_out\[3\]\$latch 1 REG LCCOMB_X23_Y34_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y34_N18; Fanout = 1; REG Node = 'dbus_out\[3\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[3]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.321 ns) + CELL(2.788 ns) 6.109 ns dbus_out\[3\] 2 PIN PIN_AC9 0 " "Info: 2: + IC(3.321 ns) + CELL(2.788 ns) = 6.109 ns; Loc. = PIN_AC9; Fanout = 0; PIN Node = 'dbus_out\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { dbus_out[3]$latch dbus_out[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 45.64 % ) " "Info: Total cell delay = 2.788 ns ( 45.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.321 ns ( 54.36 % ) " "Info: Total interconnect delay = 3.321 ns ( 54.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { dbus_out[3]$latch dbus_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { dbus_out[3]$latch {} dbus_out[3] {} } { 0.000ns 3.321ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { abus_in[8] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[3]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[3]$latch {} } { 0.000ns 0.000ns 2.340ns 0.255ns 0.426ns 0.927ns 1.384ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { dbus_out[3]$latch dbus_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { dbus_out[3]$latch {} dbus_out[3] {} } { 0.000ns 3.321ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dbus_out\[2\]\$latch rd_en abus_in\[8\] 4.991 ns register " "Info: th for register \"dbus_out\[2\]\$latch\" (data pin = \"rd_en\", clock pin = \"abus_in\[8\]\") is 4.991 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[8\] destination 7.570 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[8\]\" to destination register is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[8\] 1 CLK PIN_V14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; CLK Node = 'abus_in\[8\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.416 ns) 3.596 ns dbus_out~0 2 COMB LCCOMB_X27_Y34_N8 1 " "Info: 2: + IC(2.340 ns) + CELL(0.416 ns) = 3.596 ns; Loc. = LCCOMB_X27_Y34_N8; Fanout = 1; COMB Node = 'dbus_out~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { abus_in[8] dbus_out~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.126 ns dbus_out~2 3 COMB LCCOMB_X27_Y34_N14 10 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 4.126 ns; Loc. = LCCOMB_X27_Y34_N14; Fanout = 10; COMB Node = 'dbus_out~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { dbus_out~0 dbus_out~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.413 ns) 4.965 ns dbus_out\[7\]~7 4 COMB LCCOMB_X28_Y34_N24 1 " "Info: 4: + IC(0.426 ns) + CELL(0.413 ns) = 4.965 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 1; COMB Node = 'dbus_out\[7\]~7'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { dbus_out~2 dbus_out[7]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.000 ns) 5.892 ns dbus_out\[7\]~7clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(0.927 ns) + CELL(0.000 ns) = 5.892 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'dbus_out\[7\]~7clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dbus_out[7]~7 dbus_out[7]~7clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.271 ns) 7.570 ns dbus_out\[2\]\$latch 6 REG LCCOMB_X28_Y34_N8 1 " "Info: 6: + IC(1.407 ns) + CELL(0.271 ns) = 7.570 ns; Loc. = LCCOMB_X28_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[2\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { dbus_out[7]~7clkctrl dbus_out[2]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 29.26 % ) " "Info: Total cell delay = 2.215 ns ( 29.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.355 ns ( 70.74 % ) " "Info: Total interconnect delay = 5.355 ns ( 70.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { abus_in[8] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[2]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[2]$latch {} } { 0.000ns 0.000ns 2.340ns 0.255ns 0.426ns 0.927ns 1.407ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.579 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rd_en 1 CLK PIN_C13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'rd_en'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.275 ns) 2.178 ns dbus_out\[2\]~9 2 COMB LCCOMB_X28_Y34_N6 1 " "Info: 2: + IC(0.924 ns) + CELL(0.275 ns) = 2.178 ns; Loc. = LCCOMB_X28_Y34_N6; Fanout = 1; COMB Node = 'dbus_out\[2\]~9'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { rd_en dbus_out[2]~9 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.579 ns dbus_out\[2\]\$latch 3 REG LCCOMB_X28_Y34_N8 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 2.579 ns; Loc. = LCCOMB_X28_Y34_N8; Fanout = 1; REG Node = 'dbus_out\[2\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { dbus_out[2]~9 dbus_out[2]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/users/crossover/Documents/port_io/port_io.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 54.44 % ) " "Info: Total cell delay = 1.404 ns ( 54.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.175 ns ( 45.56 % ) " "Info: Total interconnect delay = 1.175 ns ( 45.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { rd_en dbus_out[2]~9 dbus_out[2]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { rd_en {} rd_en~combout {} dbus_out[2]~9 {} dbus_out[2]$latch {} } { 0.000ns 0.000ns 0.924ns 0.251ns } { 0.000ns 0.979ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { abus_in[8] dbus_out~0 dbus_out~2 dbus_out[7]~7 dbus_out[7]~7clkctrl dbus_out[2]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { abus_in[8] {} abus_in[8]~combout {} dbus_out~0 {} dbus_out~2 {} dbus_out[7]~7 {} dbus_out[7]~7clkctrl {} dbus_out[2]$latch {} } { 0.000ns 0.000ns 2.340ns 0.255ns 0.426ns 0.927ns 1.407ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.413ns 0.000ns 0.271ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { rd_en dbus_out[2]~9 dbus_out[2]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { rd_en {} rd_en~combout {} dbus_out[2]~9 {} dbus_out[2]$latch {} } { 0.000ns 0.000ns 0.924ns 0.251ns } { 0.000ns 0.979ns 0.275ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 21:49:51 2024 " "Info: Processing ended: Thu Nov 21 21:49:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
