Output for test 103: ldw, stw, stb
Assembly:

.orig x3000

lea r7 all

; R0 = 0x8000
ldw r0 r7 #-1

; R1 = 0xFFFF
ldw r1 r7 #0

; R2 = 0xAA55
ldw r2 r7 #1

lea r7 addr
ldw r7 r7 #0

; 0x4000 = 0x00FF
stb r1 r7 #0

; 0x3FFE = 0xFF00
stb r1 r7 #-1

; 0x4000 = 0x55FF
stb r2 r7 #1

lea r7 addr2
ldw r7 r7 #0

stw r2 r7 #0
stw r2 r7 #-1
stw r2 r7 #1

halt

zero .fill x0
one .fill x1
negone .fill x-1
maxbyte .fill x007F
minbyte .fill x00FF
maxword .fill x7FFF
minword .fill x8000
all .fill xFFFF
rand .fill xAA55
addr .fill x4000
addr2 .fill x4006
.end

; R0 = 0x8000
; R1 = 0xFFFF
; R2 = 0xAA55
; 0x3FFE = 0xFF00
; 0x4000 = 0x55FF
; 0x4002 = 0x0000
; 0x4004 = 0xAA55
; 0x4006 = 0xAA55
; 0x4008 = 0xAA55

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 26 words from program into memory.

LC-3b-SIM> 
Simulating...

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 37
PC          : 0x0002
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x8000
1: 0xffff
2: 0xaa55
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x301e

LC-3b-SIM> 

Memory content [0x3ffc..0x4008] :
-------------------------------------
  0x3ffc (16380) : 0x0000
  0x3ffe (16382) : 0xff00
  0x4000 (16384) : 0x55ff
  0x4002 (16386) : 0x0000
  0x4004 (16388) : 0xaa55
  0x4006 (16390) : 0xaa55
  0x4008 (16392) : 0xaa55

LC-3b-SIM> 
Bye.
