<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-27T13:03:02.303+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/current_txop_holder_o_ap_vld -into $current_txop_holder_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/current_txop_holder_o -into $current_txop_holder_group -radix hex&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/current_txop_holder_i -into $current_txop_holder_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AESL_inst_backoff_vi/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_backoff_vi_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_backoff_vi_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_backoff_vi_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_backoff_vi_top/LENGTH_current_txop_holder -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_backoff_vi_top/current_txop_holder_o_ap_vld -into $tb_current_txop_holder_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_backoff_vi_top/current_txop_holder_o -into $tb_current_txop_holder_group -radix hex&#xD;&#xA;## add_wave /apatb_backoff_vi_top/current_txop_holder_i -into $tb_current_txop_holder_group -radix hex&#xD;&#xA;## save_wave_config backoff_vi.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;145000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 185 ns : File &quot;E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/backoff_vi.autotb.v&quot; Line 284&#xD;&#xA;## quit" projectName="fyp" solutionName="solution1" date="2020-10-27T13:08:07.025+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
