#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002298366ec40 .scope module, "forwarding_unit" "forwarding_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs";
    .port_info 1 /INPUT 5 "id_ex_rt";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 5 "mem_wb_rd";
    .port_info 4 /INPUT 1 "ex_mem_regwrite";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
o00000229836d6368 .functor BUFZ 1, C4<z>; HiZ drive
L_0000022983751208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000229836cf3e0 .functor XNOR 1, o00000229836d6368, L_0000022983751208, C4<0>, C4<0>;
L_00000229836ce500 .functor AND 1, L_00000229836cf3e0, L_000002298374d2f0, C4<1>, C4<1>;
o00000229836d6488 .functor BUFZ 1, C4<z>; HiZ drive
L_0000022983751250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000229836cece0 .functor XNOR 1, o00000229836d6488, L_0000022983751250, C4<0>, C4<0>;
L_00000229836ce5e0 .functor AND 1, L_00000229836cece0, L_000002298374d750, C4<1>, C4<1>;
L_00000229836ce9d0 .functor BUFZ 1, L_00000229836ce500, C4<0>, C4<0>, C4<0>;
L_00000229836ce730 .functor NOT 1, L_00000229836ce500, C4<0>, C4<0>, C4<0>;
L_00000229836cf1b0 .functor AND 1, L_00000229836ce730, L_00000229836ce5e0, C4<1>, C4<1>;
L_00000229836ce6c0 .functor AND 1, L_00000229836cf3e0, L_000002298374f730, C4<1>, C4<1>;
L_00000229836ce960 .functor AND 1, L_00000229836cece0, L_000002298374d890, C4<1>, C4<1>;
L_00000229836cef10 .functor BUFZ 1, L_00000229836ce6c0, C4<0>, C4<0>, C4<0>;
L_00000229836ceff0 .functor NOT 1, L_00000229836ce6c0, C4<0>, C4<0>, C4<0>;
L_00000229836ce7a0 .functor AND 1, L_00000229836ceff0, L_00000229836ce960, C4<1>, C4<1>;
v00000229836d0200_0 .net/2u *"_ivl_0", 0 0, L_0000022983751208;  1 drivers
v00000229836d0660_0 .net *"_ivl_19", 0 0, L_00000229836ce9d0;  1 drivers
v00000229836d11a0_0 .net *"_ivl_23", 0 0, L_00000229836ce730;  1 drivers
v00000229836d0480_0 .net *"_ivl_25", 0 0, L_00000229836cf1b0;  1 drivers
v00000229836d0f20_0 .net *"_ivl_38", 0 0, L_00000229836cef10;  1 drivers
v00000229836d0700_0 .net *"_ivl_42", 0 0, L_00000229836ceff0;  1 drivers
v00000229836d1ec0_0 .net *"_ivl_44", 0 0, L_00000229836ce7a0;  1 drivers
v00000229836d1740_0 .net/2u *"_ivl_8", 0 0, L_0000022983751250;  1 drivers
v00000229836d1920_0 .net "a1", 0 0, L_00000229836cf3e0;  1 drivers
v00000229836d16a0_0 .net "a2", 0 0, L_00000229836cece0;  1 drivers
v00000229836d1060_0 .net "b1", 0 0, L_000002298374d2f0;  1 drivers
v00000229836d0340_0 .net "b2", 0 0, L_000002298374d750;  1 drivers
v00000229836d0e80_0 .net "b3", 0 0, L_000002298374f730;  1 drivers
v00000229836d1880_0 .net "b4", 0 0, L_000002298374d890;  1 drivers
o00000229836d6338 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000229836d0d40_0 .net "ex_mem_rd", 4 0, o00000229836d6338;  0 drivers
v00000229836d02a0_0 .net "ex_mem_regwrite", 0 0, o00000229836d6368;  0 drivers
v00000229836d19c0_0 .net "forwardA", 1 0, L_000002298374dc50;  1 drivers
v00000229836d17e0_0 .net "forwardB", 1 0, L_000002298374e790;  1 drivers
o00000229836d63f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000229836d03e0_0 .net "id_ex_rs", 4 0, o00000229836d63f8;  0 drivers
o00000229836d6428 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000229836d1100_0 .net "id_ex_rt", 4 0, o00000229836d6428;  0 drivers
o00000229836d6458 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000229836d0520_0 .net "mem_wb_rd", 4 0, o00000229836d6458;  0 drivers
v00000229836d0fc0_0 .net "mem_wb_regwrite", 0 0, o00000229836d6488;  0 drivers
v00000229836d05c0_0 .net "x", 0 0, L_00000229836ce500;  1 drivers
v00000229836d07a0_0 .net "x1", 0 0, L_00000229836ce6c0;  1 drivers
v00000229836d1d80_0 .net "y", 0 0, L_00000229836ce5e0;  1 drivers
v00000229836d0840_0 .net "y1", 0 0, L_00000229836ce960;  1 drivers
L_000002298374d2f0 .cmp/eq 5, o00000229836d6338, o00000229836d63f8;
L_000002298374d750 .cmp/eq 5, o00000229836d6458, o00000229836d63f8;
L_000002298374dc50 .concat8 [ 1 1 0 0], L_00000229836cf1b0, L_00000229836ce9d0;
L_000002298374f730 .cmp/eq 5, o00000229836d6338, o00000229836d6428;
L_000002298374d890 .cmp/eq 5, o00000229836d6458, o00000229836d6428;
L_000002298374e790 .concat8 [ 1 1 0 0], L_00000229836ce7a0, L_00000229836cef10;
S_000002298366edd0 .scope module, "mips_tb" "mips_tb" 3 2;
 .timescale 0 0;
v0000022983747ad0_0 .var "clk", 0 0;
v0000022983747b70_0 .var "clkbar", 0 0;
v0000022983747c10_0 .var "reset", 0 0;
S_00000229835ff2e0 .scope module, "dut" "mips" 3 7, 4 19 0, S_000002298366edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clkbar";
    .port_info 2 /INPUT 1 "reset";
L_00000229836cf220 .functor AND 1, L_000002298374de30, L_0000022983750630, C4<1>, C4<1>;
L_00000229836ac520 .functor BUFZ 1, L_00000229836cec00, C4<0>, C4<0>, C4<0>;
L_00000229836ac6e0 .functor OR 1, L_00000229836ac520, L_000002298374fb90, C4<0>, C4<0>;
L_00000229836ac750 .functor BUFZ 32, v0000022983727180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000229837468b0_0 .net "ReadData1out", 31 0, L_000002298374f2d0;  1 drivers
v0000022983745230_0 .net "ReadData2out", 31 0, L_000002298374d930;  1 drivers
v00000229837473f0_0 .net *"_ivl_17", 29 0, L_000002298374f050;  1 drivers
L_00000229837515f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022983746bd0_0 .net/2u *"_ivl_18", 1 0, L_00000229837515f8;  1 drivers
v00000229837452d0_0 .net *"_ivl_23", 0 0, L_000002298374f410;  1 drivers
v00000229837477b0_0 .net *"_ivl_24", 3 0, L_000002298374f5f0;  1 drivers
v0000022983746450_0 .net *"_ivl_27", 25 0, L_000002298374e6f0;  1 drivers
L_0000022983751640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022983746270_0 .net/2u *"_ivl_28", 1 0, L_0000022983751640;  1 drivers
v0000022983746590_0 .net "alufunc", 3 0, L_0000022983750450;  1 drivers
v00000229837459b0_0 .net "aluin1", 31 0, L_00000229836ac750;  1 drivers
v00000229837466d0_0 .net "aluin2", 31 0, L_00000229837acf50;  1 drivers
v0000022983745f50_0 .net "alusrc", 0 0, L_000002298374f690;  1 drivers
v0000022983746630_0 .net "branch_condition", 0 0, L_00000229836acc20;  1 drivers
v0000022983745910_0 .net "clk", 0 0, v0000022983747ad0_0;  1 drivers
v00000229837454b0_0 .net "clkbar", 0 0, v0000022983747b70_0;  1 drivers
v0000022983745730_0 .net "dest", 4 0, L_00000229837acc30;  1 drivers
v0000022983746310_0 .net "ex_mem_destadd", 4 0, v00000229836bc490_0;  1 drivers
v00000229837457d0_0 .net "ex_mem_memtoreg", 0 0, v00000229836d1a60_0;  1 drivers
v0000022983746c70_0 .net "ex_mem_readdmem", 0 0, v00000229836d0a20_0;  1 drivers
v0000022983745870_0 .net "ex_mem_regwrite", 0 0, v00000229836d1560_0;  1 drivers
v0000022983747670_0 .net "ex_mem_result", 31 0, v00000229836bc7b0_0;  1 drivers
v0000022983745a50_0 .net "ex_mem_writeData", 31 0, v00000229836bb3b0_0;  1 drivers
v0000022983746b30_0 .net "ex_mem_writedmem", 0 0, v00000229836d1420_0;  1 drivers
v0000022983746f90_0 .net "ex_mem_zero", 0 0, v00000229836bb8b0_0;  1 drivers
v0000022983747490_0 .net "finalWriteData", 31 0, L_00000229837ac190;  1 drivers
v00000229837464f0_0 .net "flush", 0 0, L_00000229836ac6e0;  1 drivers
v0000022983745370_0 .net "forwardA", 2 0, v00000229837385e0_0;  1 drivers
v0000022983745690_0 .net "forwardB", 2 0, v0000022983738fe0_0;  1 drivers
v0000022983745ff0_0 .net "forwardC", 0 0, L_00000229836ac830;  1 drivers
v0000022983745e10_0 .net "id_alufunc", 3 0, L_00000229837ac5f0;  1 drivers
v0000022983746d10_0 .net "id_alusrc", 0 0, L_000002298374fe10;  1 drivers
v0000022983745af0_0 .net "id_ex_alufunc", 3 0, v00000229836bc030_0;  1 drivers
v00000229837472b0_0 .net "id_ex_alusrc", 0 0, v00000229836c7390_0;  1 drivers
v0000022983745b90_0 .net "id_ex_immout", 31 0, v0000022983728b20_0;  1 drivers
v0000022983746770_0 .net "id_ex_memtoreg", 0 0, v00000229836c6b70_0;  1 drivers
v00000229837469f0_0 .net "id_ex_rData1", 31 0, v0000022983727180_0;  1 drivers
v0000022983747710_0 .net "id_ex_rData2", 31 0, v0000022983728c60_0;  1 drivers
v0000022983746090_0 .net "id_ex_rd", 4 0, v00000229837283a0_0;  1 drivers
v00000229837463b0_0 .net "id_ex_readdmem", 0 0, v00000229836c7570_0;  1 drivers
v0000022983745eb0_0 .net "id_ex_regdest", 0 0, v00000229836c60d0_0;  1 drivers
v00000229837475d0_0 .net "id_ex_regwrite", 0 0, v000002298368aa80_0;  1 drivers
v0000022983746810_0 .net "id_ex_rs", 4 0, v0000022983727a40_0;  1 drivers
v0000022983745c30_0 .net "id_ex_rt", 4 0, v0000022983728e40_0;  1 drivers
v0000022983746db0_0 .net "id_ex_writedmem", 0 0, v00000229836c6e90_0;  1 drivers
v0000022983747030_0 .net "id_memtoreg", 0 0, L_00000229837ad8b0;  1 drivers
v0000022983746e50_0 .net "id_readdmem", 0 0, L_00000229837ac730;  1 drivers
v00000229837478f0_0 .net "id_regdest", 0 0, L_00000229837ab470;  1 drivers
v00000229837470d0_0 .net "id_regwrite", 0 0, L_00000229837ac050;  1 drivers
v0000022983746950_0 .net "id_writedmem", 0 0, L_00000229837ac690;  1 drivers
v0000022983747210_0 .net "if_flush", 0 0, L_00000229836ac520;  1 drivers
v0000022983746ef0_0 .net "if_id_flush", 0 0, v0000022983729020_0;  1 drivers
v0000022983747530_0 .net "if_id_irout", 31 0, v00000229837274a0_0;  1 drivers
v0000022983747170_0 .net "if_id_npcout", 31 0, v00000229837279a0_0;  1 drivers
v0000022983747350_0 .net "if_id_write", 0 0, L_000002298374feb0;  1 drivers
v0000022983747850_0 .net "imm", 31 0, L_000002298374d250;  1 drivers
v0000022983747990_0 .net "instr", 31 0, L_000002298374f910;  1 drivers
v0000022983746130_0 .net "jump", 0 0, L_0000022983750c70;  1 drivers
v0000022983745410_0 .net "mem_wb_destadd", 4 0, v000002298372bd80_0;  1 drivers
v0000022983745550_0 .net "mem_wb_memtoreg", 0 0, v00000229837284e0_0;  1 drivers
v00000229837455f0_0 .net "mem_wb_readData1", 31 0, v000002298372ce60_0;  1 drivers
v0000022983745cd0_0 .net "mem_wb_readData2", 31 0, v000002298372b420_0;  1 drivers
v0000022983745d70_0 .net "mem_wb_regwrite", 0 0, v000002298372b880_0;  1 drivers
v00000229837461d0_0 .net "memtoreg", 0 0, L_0000022983750e50;  1 drivers
v0000022983748c50_0 .net "offset", 31 0, L_000002298374d430;  1 drivers
v0000022983748ed0_0 .net "pc_en", 0 0, L_000002298374de30;  1 drivers
v0000022983748890_0 .net "pc_write", 0 0, L_0000022983750630;  1 drivers
v0000022983748930_0 .net "pcbranch", 31 0, L_000002298374d4d0;  1 drivers
v0000022983747e90_0 .net "pcnext", 31 0, L_000002298374e010;  1 drivers
v00000229837489d0_0 .net "pcout", 31 0, v0000022983740e00_0;  1 drivers
v0000022983748a70_0 .net "pcplus4", 31 0, L_000002298374db10;  1 drivers
v0000022983749010_0 .net "pcsrc", 0 0, L_00000229836cec00;  1 drivers
v0000022983748b10_0 .net "pcwriteen", 0 0, L_00000229836cf220;  1 drivers
v0000022983748750_0 .net "rData1", 31 0, L_00000229836ce810;  1 drivers
v0000022983748cf0_0 .net "rData2", 31 0, L_00000229836cf0d0;  1 drivers
v0000022983748bb0_0 .net "rd", 4 0, L_000002298374ed30;  1 drivers
v0000022983748d90_0 .net "readdmem", 0 0, L_0000022983750ef0;  1 drivers
v00000229837487f0_0 .net "readdmemData", 31 0, L_00000229837ad590;  1 drivers
v00000229837486b0_0 .net "regdest", 0 0, L_0000022983750270;  1 drivers
v0000022983748e30_0 .net "regwrite", 0 0, L_0000022983750130;  1 drivers
v0000022983748110_0 .net "reset", 0 0, v0000022983747c10_0;  1 drivers
v0000022983748570_0 .net "result", 31 0, L_00000229836ac2f0;  1 drivers
v0000022983747a30_0 .net "rs", 4 0, L_000002298374e0b0;  1 drivers
v0000022983748f70_0 .net "rt", 4 0, L_000002298374e510;  1 drivers
v0000022983748430_0 .net "stall", 0 0, L_000002298374fb90;  1 drivers
v00000229837484d0_0 .net "wb_writedata", 31 0, L_00000229837acd70;  1 drivers
v00000229837490b0_0 .net "writedmem", 0 0, L_0000022983750db0;  1 drivers
v00000229837481b0_0 .net "zero", 0 0, L_00000229837abfb0;  1 drivers
L_000002298374f9b0 .part v0000022983740e00_0, 2, 6;
L_000002298374e0b0 .part v00000229837274a0_0, 21, 5;
L_000002298374e510 .part v00000229837274a0_0, 16, 5;
L_000002298374ed30 .part v00000229837274a0_0, 11, 5;
L_000002298374e150 .part v00000229837274a0_0, 0, 16;
L_000002298374f050 .part L_000002298374d250, 0, 30;
L_000002298374dcf0 .concat [ 2 30 0 0], L_00000229837515f8, L_000002298374f050;
L_000002298374f410 .part v00000229837274a0_0, 25, 1;
L_000002298374f5f0 .concat [ 1 1 1 1], L_000002298374f410, L_000002298374f410, L_000002298374f410, L_000002298374f410;
L_000002298374e6f0 .part v00000229837274a0_0, 0, 26;
L_000002298374e830 .concat [ 2 26 4 0], L_0000022983751640, L_000002298374e6f0, L_000002298374f5f0;
L_000002298374fcd0 .part v00000229837274a0_0, 26, 2;
S_00000229835d2670 .scope module, "EX_MEM_MemRead" "register" 4 141, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6aa0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836d08e0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836d0de0_0 .net/s "din", 0 0, v00000229836c7570_0;  alias, 1 drivers
v00000229836d0a20_0 .var/s "dout", 0 0;
L_0000022983752060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836d0ac0_0 .net "ld", 0 0, L_0000022983752060;  1 drivers
v00000229836d0b60_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
E_00000229836a6360/0 .event negedge, v00000229836d0b60_0;
E_00000229836a6360/1 .event posedge, v00000229836d08e0_0;
E_00000229836a6360 .event/or E_00000229836a6360/0, E_00000229836a6360/1;
S_00000229835d2800 .scope module, "EX_MEM_MemtoReg" "register" 4 146, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a63e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836d0c00_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836d1e20_0 .net/s "din", 0 0, v00000229836c6b70_0;  alias, 1 drivers
v00000229836d1a60_0 .var/s "dout", 0 0;
L_0000022983752138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836d1240_0 .net "ld", 0 0, L_0000022983752138;  1 drivers
v00000229836d1f60_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835bce20 .scope module, "EX_MEM_Memwrite" "register" 4 142, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6b60 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836d0ca0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836d12e0_0 .net/s "din", 0 0, v00000229836c6e90_0;  alias, 1 drivers
v00000229836d1420_0 .var/s "dout", 0 0;
L_00000229837520a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836d1b00_0 .net "ld", 0 0, L_00000229837520a8;  1 drivers
v00000229836d14c0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835bcfb0 .scope module, "EX_MEM_Regwrite" "register" 4 145, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6ba0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836d1ba0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836d1600_0 .net/s "din", 0 0, v000002298368aa80_0;  alias, 1 drivers
v00000229836d1560_0 .var/s "dout", 0 0;
L_00000229837520f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836d1c40_0 .net "ld", 0 0, L_00000229837520f0;  1 drivers
v00000229836bcb70_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835baf60 .scope module, "EX_MEM_destreg" "register" 4 138, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000229836a6420 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v00000229836bb130_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836bb4f0_0 .net/s "din", 4 0, L_00000229837acc30;  alias, 1 drivers
v00000229836bc490_0 .var/s "dout", 4 0;
L_0000022983752018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836bb310_0 .net "ld", 0 0, L_0000022983752018;  1 drivers
v00000229836bba90_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835bb0f0 .scope module, "EX_MEM_resultreg" "register" 4 135, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a6fe0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v00000229836bbc70_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836bc530_0 .net/s "din", 31 0, L_00000229836ac2f0;  alias, 1 drivers
v00000229836bc7b0_0 .var/s "dout", 31 0;
L_0000022983751f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836bbef0_0 .net "ld", 0 0, L_0000022983751f40;  1 drivers
v00000229836bb1d0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_000002298356e750 .scope module, "EX_MEM_writeData" "register" 4 137, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a64a0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v00000229836bb270_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836bb590_0 .net/s "din", 31 0, v0000022983728c60_0;  alias, 1 drivers
v00000229836bb3b0_0 .var/s "dout", 31 0;
L_0000022983751fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836bb630_0 .net "ld", 0 0, L_0000022983751fd0;  1 drivers
v00000229836bb6d0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_000002298356e8e0 .scope module, "EX_MEM_zeroreg" "register" 4 136, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6460 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836bb810_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836bbf90_0 .net/s "din", 0 0, L_00000229837abfb0;  alias, 1 drivers
v00000229836bb8b0_0 .var/s "dout", 0 0;
L_0000022983751f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836bb950_0 .net "ld", 0 0, L_0000022983751f88;  1 drivers
v00000229836bbd10_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835b59b0 .scope module, "ID_EX_ALUfunc" "register" 4 112, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 4 "din";
    .port_info 4 /OUTPUT 4 "dout";
P_00000229836a64e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000100>;
v00000229836bc0d0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836bbe50_0 .net/s "din", 3 0, L_00000229837ac5f0;  alias, 1 drivers
v00000229836bc030_0 .var/s "dout", 3 0;
L_0000022983751d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836bc210_0 .net "ld", 0 0, L_0000022983751d00;  1 drivers
v00000229836bc2b0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835b5b40 .scope module, "ID_EX_ALUsrc" "register" 4 111, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6be0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836c7750_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836c7d90_0 .net/s "din", 0 0, L_000002298374fe10;  alias, 1 drivers
v00000229836c7390_0 .var/s "dout", 0 0;
L_0000022983751cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836c7890_0 .net "ld", 0 0, L_0000022983751cb8;  1 drivers
v00000229836c74d0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835c4470 .scope module, "ID_EX_MemRead" "register" 4 116, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6ce0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836c6a30_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836c7f70_0 .net/s "din", 0 0, L_00000229837ac730;  alias, 1 drivers
v00000229836c7570_0 .var/s "dout", 0 0;
L_0000022983751d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836c77f0_0 .net "ld", 0 0, L_0000022983751d90;  1 drivers
v00000229836c6ad0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835c4600 .scope module, "ID_EX_MemtoReg" "register" 4 121, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6d20 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836c6d50_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836c7070_0 .net/s "din", 0 0, L_00000229837ad8b0;  alias, 1 drivers
v00000229836c6b70_0 .var/s "dout", 0 0;
L_0000022983751e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836c7e30_0 .net "ld", 0 0, L_0000022983751e68;  1 drivers
v00000229836c6c10_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229835f1760 .scope module, "ID_EX_Memwrite" "register" 4 117, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a6d60 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836c6210_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836c65d0_0 .net/s "din", 0 0, L_00000229837ac690;  alias, 1 drivers
v00000229836c6e90_0 .var/s "dout", 0 0;
L_0000022983751dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836c7bb0_0 .net "ld", 0 0, L_0000022983751dd8;  1 drivers
v00000229836c6850_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726c60 .scope module, "ID_EX_Regdest" "register" 4 113, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a7720 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229836c63f0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229836c7930_0 .net/s "din", 0 0, L_00000229837ab470;  alias, 1 drivers
v00000229836c60d0_0 .var/s "dout", 0 0;
L_0000022983751d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229836c6670_0 .net "ld", 0 0, L_0000022983751d48;  1 drivers
v000002298368a9e0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726df0 .scope module, "ID_EX_Regwrite" "register" 4 120, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a75e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v000002298368a760_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v000002298368a800_0 .net/s "din", 0 0, L_00000229837ac050;  alias, 1 drivers
v000002298368aa80_0 .var/s "dout", 0 0;
L_0000022983751e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022983689ea0_0 .net "ld", 0 0, L_0000022983751e20;  1 drivers
v0000022983689fe0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229837267b0 .scope module, "ID_EX_imm" "register" 4 105, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a7360 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000002298368d0e0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983728440_0 .net/s "din", 31 0, L_000002298374d250;  alias, 1 drivers
v0000022983728b20_0 .var/s "dout", 31 0;
L_0000022983751b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022983727b80_0 .net "ld", 0 0, L_0000022983751b98;  1 drivers
v0000022983728580_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726300 .scope module, "ID_EX_rData1" "register" 4 103, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a7e20 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000022983728800_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983728bc0_0 .net/s "din", 31 0, L_000002298374f2d0;  alias, 1 drivers
v0000022983727180_0 .var/s "dout", 31 0;
L_0000022983751b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022983728f80_0 .net "ld", 0 0, L_0000022983751b08;  1 drivers
v0000022983727400_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726620 .scope module, "ID_EX_rData2" "register" 4 104, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a7860 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000022983727720_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983728760_0 .net/s "din", 31 0, L_000002298374d930;  alias, 1 drivers
v0000022983728c60_0 .var/s "dout", 31 0;
L_0000022983751b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022983727ea0_0 .net "ld", 0 0, L_0000022983751b50;  1 drivers
v0000022983727cc0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726170 .scope module, "ID_EX_rd" "register" 4 108, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000229836a7d60 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v0000022983728120_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983727680_0 .net/s "din", 4 0, L_000002298374ed30;  alias, 1 drivers
v00000229837283a0_0 .var/s "dout", 4 0;
L_0000022983751c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229837288a0_0 .net "ld", 0 0, L_0000022983751c70;  1 drivers
v0000022983728620_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726f80 .scope module, "ID_EX_rs" "register" 4 106, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000229836a7b60 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v00000229837272c0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983728da0_0 .net/s "din", 4 0, L_000002298374e0b0;  alias, 1 drivers
v0000022983727a40_0 .var/s "dout", 4 0;
L_0000022983751be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022983727f40_0 .net "ld", 0 0, L_0000022983751be0;  1 drivers
v0000022983728940_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726490 .scope module, "ID_EX_rt" "register" 4 107, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000229836a7ce0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v00000229837286c0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v00000229837275e0_0 .net/s "din", 4 0, L_000002298374e510;  alias, 1 drivers
v0000022983728e40_0 .var/s "dout", 4 0;
L_0000022983751c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229837277c0_0 .net "ld", 0 0, L_0000022983751c28;  1 drivers
v0000022983728ee0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726940 .scope module, "IF_ID_flushbit" "register" 4 70, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a7760 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v00000229837289e0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983727d60_0 .net/s "din", 0 0, L_00000229836ac520;  alias, 1 drivers
v0000022983729020_0 .var/s "dout", 0 0;
v0000022983728a80_0 .net "ld", 0 0, L_000002298374feb0;  alias, 1 drivers
v0000022983728d00_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983726ad0 .scope module, "IF_ID_irreg" "register" 4 69, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a7e60 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000022983727c20_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983727860_0 .net/s "din", 31 0, L_000002298374f910;  alias, 1 drivers
v00000229837274a0_0 .var/s "dout", 31 0;
v0000022983727220_0 .net "ld", 0 0, L_000002298374feb0;  alias, 1 drivers
v0000022983727360_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983729640 .scope module, "IF_ID_npcreg" "register" 4 68, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a79a0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v0000022983727540_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983727900_0 .net/s "din", 31 0, L_000002298374db10;  alias, 1 drivers
v00000229837279a0_0 .var/s "dout", 31 0;
v0000022983727ae0_0 .net "ld", 0 0, L_000002298374feb0;  alias, 1 drivers
v0000022983727e00_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983729e10 .scope module, "MEM_WB_MemtoReg" "register" 4 160, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a7220 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000022983727fe0_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v0000022983728080_0 .net/s "din", 0 0, v00000229836d1a60_0;  alias, 1 drivers
v00000229837284e0_0 .var/s "dout", 0 0;
L_0000022983752330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229837281c0_0 .net "ld", 0 0, L_0000022983752330;  1 drivers
v0000022983728300_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_0000022983729fa0 .scope module, "MEM_WB_Regwrite" "register" 4 159, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 1 "dout";
P_00000229836a7b20 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0000022983728260_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v000002298372b920_0 .net/s "din", 0 0, v00000229836d1560_0;  alias, 1 drivers
v000002298372b880_0 .var/s "dout", 0 0;
L_00000229837522e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002298372cbe0_0 .net "ld", 0 0, L_00000229837522e8;  1 drivers
v000002298372ca00_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_00000229837297d0 .scope module, "MEM_WB_destreg" "register" 4 156, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 5 "din";
    .port_info 4 /OUTPUT 5 "dout";
P_00000229836a71e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000101>;
v000002298372b240_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v000002298372cdc0_0 .net/s "din", 4 0, v00000229836bc490_0;  alias, 1 drivers
v000002298372bd80_0 .var/s "dout", 4 0;
L_00000229837522a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002298372c780_0 .net "ld", 0 0, L_00000229837522a0;  1 drivers
v000002298372b600_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_000002298372a770 .scope module, "MEM_WB_readData1" "register" 4 154, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a77a0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000002298372cc80_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v000002298372b560_0 .net/s "din", 31 0, v00000229836bc7b0_0;  alias, 1 drivers
v000002298372ce60_0 .var/s "dout", 31 0;
L_0000022983752210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002298372ba60_0 .net "ld", 0 0, L_0000022983752210;  1 drivers
v000002298372c280_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_000002298372a900 .scope module, "MEM_WB_readData2" "register" 4 155, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a7de0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000002298372bf60_0 .net "clk", 0 0, v0000022983747b70_0;  alias, 1 drivers
v000002298372c960_0 .net/s "din", 31 0, L_00000229837ad590;  alias, 1 drivers
v000002298372b420_0 .var/s "dout", 31 0;
L_0000022983752258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002298372c460_0 .net "ld", 0 0, L_0000022983752258;  1 drivers
v000002298372cf00_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
S_000002298372aa90 .scope module, "addpc" "adder" 4 64, 6 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000002298372b740_0 .net "a", 31 0, v0000022983740e00_0;  alias, 1 drivers
L_0000022983751520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002298372bce0_0 .net "b", 31 0, L_0000022983751520;  1 drivers
v000002298372bc40_0 .net "out", 31 0, L_000002298374db10;  alias, 1 drivers
L_000002298374db10 .arith/sum 32, v0000022983740e00_0, L_0000022983751520;
S_000002298372ac20 .scope module, "alu" "ALU" 4 131, 7 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "out";
L_00000229836ac2f0 .functor BUFZ 32, v000002298372b2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002298372b2e0_0 .var/s "ALUout", 31 0;
L_0000022983751eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002298372cfa0_0 .net/2u *"_ivl_2", 31 0, L_0000022983751eb0;  1 drivers
L_0000022983751ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002298372cb40_0 .net "en", 0 0, L_0000022983751ef8;  1 drivers
v000002298372b380_0 .net "mode", 3 0, v00000229836bc030_0;  alias, 1 drivers
v000002298372c820_0 .net/s "operand1", 31 0, L_00000229836ac750;  alias, 1 drivers
v000002298372c500_0 .net/s "operand2", 31 0, L_00000229837acf50;  alias, 1 drivers
v000002298372b6a0_0 .net/s "out", 31 0, L_00000229836ac2f0;  alias, 1 drivers
v000002298372c0a0_0 .net "zero", 0 0, L_00000229837abfb0;  alias, 1 drivers
E_00000229836a7a20 .event anyedge, v000002298372cb40_0, v00000229836bc030_0, v000002298372c820_0, v000002298372c500_0;
L_00000229837abfb0 .cmp/eq 32, v000002298372b2e0_0, L_0000022983751eb0;
S_0000022983729960 .scope module, "alumux" "mux" 4 130, 8 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7ea0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298372b7e0_0 .net/s "a", 31 0, v0000022983728c60_0;  alias, 1 drivers
v000002298372c8c0_0 .net/s "b", 31 0, v0000022983728b20_0;  alias, 1 drivers
v000002298372b9c0_0 .net/s "out", 31 0, L_00000229837acf50;  alias, 1 drivers
v000002298372bb00_0 .net "s", 0 0, v00000229836c7390_0;  alias, 1 drivers
L_00000229837acf50 .functor MUXZ 32, v0000022983728c60_0, v0000022983728b20_0, v00000229836c7390_0, C4<>;
S_0000022983729af0 .scope module, "comparisonblock" "condition" 4 91, 9 12 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
L_00000229836ced50 .functor NOT 1, L_0000022983750b30, C4<0>, C4<0>, C4<0>;
L_00000229836cedc0 .functor NOT 1, L_0000022983750770, C4<0>, C4<0>, C4<0>;
L_00000229836cee30 .functor AND 1, L_00000229836ced50, L_00000229836cedc0, C4<1>, C4<1>;
L_00000229836cf290 .functor AND 1, L_00000229836cee30, L_0000022983750950, C4<1>, C4<1>;
L_00000229836cef80 .functor NOT 1, L_0000022983750f90, C4<0>, C4<0>, C4<0>;
L_00000229836cf300 .functor AND 1, L_00000229836cef80, L_0000022983751030, C4<1>, C4<1>;
L_00000229836cf060 .functor AND 1, L_00000229836cf300, L_00000229837508b0, C4<1>, C4<1>;
L_00000229836acad0 .functor OR 1, L_00000229836cf290, L_00000229836cf060, C4<0>, C4<0>;
L_00000229836acec0 .functor NOT 1, L_000002298374fc30, C4<0>, C4<0>, C4<0>;
L_00000229836ac980 .functor AND 1, L_00000229837510d0, L_00000229836acec0, C4<1>, C4<1>;
L_00000229836ac3d0 .functor AND 1, L_00000229836ac980, L_00000229837501d0, C4<1>, C4<1>;
L_00000229836acf30 .functor OR 1, L_00000229836acad0, L_00000229836ac3d0, C4<0>, C4<0>;
L_00000229836acc90 .functor AND 1, L_00000229837504f0, L_0000022983750310, C4<1>, C4<1>;
L_00000229836ac130 .functor AND 1, L_00000229836acc90, L_000002298374fa50, C4<1>, C4<1>;
L_00000229836acc20 .functor OR 1, L_00000229836acf30, L_00000229836ac130, C4<0>, C4<0>;
v000002298372caa0_0 .net *"_ivl_1", 0 0, L_0000022983750b30;  1 drivers
v000002298372d040_0 .net *"_ivl_10", 0 0, L_00000229836cf290;  1 drivers
v000002298372c320_0 .net *"_ivl_13", 0 0, L_0000022983750f90;  1 drivers
v000002298372c640_0 .net *"_ivl_14", 0 0, L_00000229836cef80;  1 drivers
v000002298372c6e0_0 .net *"_ivl_17", 0 0, L_0000022983751030;  1 drivers
v000002298372c3c0_0 .net *"_ivl_18", 0 0, L_00000229836cf300;  1 drivers
v000002298372bec0_0 .net *"_ivl_2", 0 0, L_00000229836ced50;  1 drivers
v000002298372c140_0 .net *"_ivl_20", 0 0, L_00000229836cf060;  1 drivers
v000002298372c1e0_0 .net *"_ivl_22", 0 0, L_00000229836acad0;  1 drivers
v000002298372b1a0_0 .net *"_ivl_25", 0 0, L_00000229837510d0;  1 drivers
v00000229837363e0_0 .net *"_ivl_27", 0 0, L_000002298374fc30;  1 drivers
v0000022983736980_0 .net *"_ivl_28", 0 0, L_00000229836acec0;  1 drivers
v0000022983735f80_0 .net *"_ivl_30", 0 0, L_00000229836ac980;  1 drivers
v0000022983735e40_0 .net *"_ivl_32", 0 0, L_00000229836ac3d0;  1 drivers
v00000229837360c0_0 .net *"_ivl_34", 0 0, L_00000229836acf30;  1 drivers
v0000022983736fc0_0 .net *"_ivl_37", 0 0, L_00000229837504f0;  1 drivers
v0000022983736660_0 .net *"_ivl_39", 0 0, L_0000022983750310;  1 drivers
v0000022983735bc0_0 .net *"_ivl_40", 0 0, L_00000229836acc90;  1 drivers
v0000022983735c60_0 .net *"_ivl_42", 0 0, L_00000229836ac130;  1 drivers
v00000229837353a0_0 .net *"_ivl_5", 0 0, L_0000022983750770;  1 drivers
v0000022983735ee0_0 .net *"_ivl_6", 0 0, L_00000229836cedc0;  1 drivers
v0000022983736e80_0 .net *"_ivl_8", 0 0, L_00000229836cee30;  1 drivers
v0000022983735620_0 .net "a", 31 0, L_000002298374f2d0;  alias, 1 drivers
v0000022983735800_0 .net "b", 31 0, L_000002298374d930;  alias, 1 drivers
v0000022983736520_0 .net "eq", 0 0, L_00000229837501d0;  1 drivers
v0000022983735940_0 .net "gt", 0 0, L_00000229837508b0;  1 drivers
v00000229837365c0_0 .net "lt", 0 0, L_0000022983750950;  1 drivers
v0000022983736020_0 .net "neq", 0 0, L_000002298374fa50;  1 drivers
v0000022983735260_0 .net "opcond", 1 0, L_000002298374fcd0;  1 drivers
v00000229837354e0_0 .net "y", 0 0, L_00000229836acc20;  alias, 1 drivers
L_0000022983750b30 .part L_000002298374fcd0, 1, 1;
L_0000022983750770 .part L_000002298374fcd0, 0, 1;
L_0000022983750f90 .part L_000002298374fcd0, 1, 1;
L_0000022983751030 .part L_000002298374fcd0, 0, 1;
L_00000229837510d0 .part L_000002298374fcd0, 1, 1;
L_000002298374fc30 .part L_000002298374fcd0, 0, 1;
L_00000229837504f0 .part L_000002298374fcd0, 1, 1;
L_0000022983750310 .part L_000002298374fcd0, 0, 1;
S_000002298372adb0 .scope module, "cmp" "COMPARE" 9 19, 9 1 0, S_0000022983729af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /INPUT 32 "data1";
    .port_info 5 /INPUT 32 "data2";
v000002298372bba0_0 .net/s "data1", 31 0, L_000002298374f2d0;  alias, 1 drivers
v000002298372cd20_0 .net/s "data2", 31 0, L_000002298374d930;  alias, 1 drivers
v000002298372b4c0_0 .net "eq", 0 0, L_00000229837501d0;  alias, 1 drivers
v000002298372be20_0 .net "gt", 0 0, L_00000229837508b0;  alias, 1 drivers
v000002298372c000_0 .net "lt", 0 0, L_0000022983750950;  alias, 1 drivers
v000002298372c5a0_0 .net "neq", 0 0, L_000002298374fa50;  alias, 1 drivers
L_0000022983750950 .cmp/gt.s 32, L_000002298374d930, L_000002298374f2d0;
L_00000229837508b0 .cmp/gt.s 32, L_000002298374f2d0, L_000002298374d930;
L_00000229837501d0 .cmp/eq 32, L_000002298374f2d0, L_000002298374d930;
L_000002298374fa50 .cmp/ne 32, L_000002298374f2d0, L_000002298374d930;
S_000002298372af40 .scope module, "controllerunit" "controller" 4 88, 10 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "instr";
    .port_info 2 /INPUT 1 "branch_condition";
    .port_info 3 /OUTPUT 1 "alusrc";
    .port_info 4 /OUTPUT 4 "alufunc";
    .port_info 5 /OUTPUT 1 "regdest";
    .port_info 6 /OUTPUT 1 "readdmem";
    .port_info 7 /OUTPUT 1 "writedmem";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "memtoreg";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "pcsrc";
L_00000229836ceb90 .functor AND 1, L_00000229837509f0, L_00000229836acc20, C4<1>, C4<1>;
L_00000229836cec00 .functor OR 1, L_0000022983750c70, L_00000229836ceb90, C4<0>, C4<0>;
v0000022983736ac0_0 .net *"_ivl_11", 11 0, v0000022983735da0_0;  1 drivers
v0000022983736f20_0 .net *"_ivl_12", 0 0, L_00000229836ceb90;  1 drivers
v0000022983735440_0 .net "alufunc", 3 0, L_0000022983750450;  alias, 1 drivers
v0000022983735d00_0 .net "alusrc", 0 0, L_000002298374f690;  alias, 1 drivers
v0000022983736160_0 .net "branch", 0 0, L_00000229837509f0;  1 drivers
v0000022983736480_0 .net "branch_condition", 0 0, L_00000229836acc20;  alias, 1 drivers
v0000022983735da0_0 .var "control_signals", 11 0;
v0000022983735580_0 .net "instr", 31 0, v00000229837274a0_0;  alias, 1 drivers
v0000022983736200_0 .net "jump", 0 0, L_0000022983750c70;  alias, 1 drivers
v0000022983736700_0 .net "memtoreg", 0 0, L_0000022983750e50;  alias, 1 drivers
v0000022983737060_0 .net "pcsrc", 0 0, L_00000229836cec00;  alias, 1 drivers
v0000022983736840_0 .net "readdmem", 0 0, L_0000022983750ef0;  alias, 1 drivers
v0000022983736340_0 .net "regdest", 0 0, L_0000022983750270;  alias, 1 drivers
v0000022983736a20_0 .net "regwrite", 0 0, L_0000022983750130;  alias, 1 drivers
v00000229837367a0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
v00000229837368e0_0 .net "writedmem", 0 0, L_0000022983750db0;  alias, 1 drivers
E_00000229836a72a0 .event anyedge, v00000229836d0b60_0, v00000229837274a0_0;
L_000002298374f690 .part v0000022983735da0_0, 11, 1;
L_0000022983750450 .part v0000022983735da0_0, 7, 4;
L_0000022983750270 .part v0000022983735da0_0, 6, 1;
L_0000022983750ef0 .part v0000022983735da0_0, 5, 1;
L_0000022983750db0 .part v0000022983735da0_0, 4, 1;
L_0000022983750130 .part v0000022983735da0_0, 3, 1;
L_0000022983750e50 .part v0000022983735da0_0, 2, 1;
L_0000022983750c70 .part v0000022983735da0_0, 1, 1;
L_00000229837509f0 .part v0000022983735da0_0, 0, 1;
S_00000229837294b0 .scope module, "destmux" "mux" 4 132, 8 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000229836a7ee0 .param/l "N" 0 8 2, +C4<00000000000000000000000000000101>;
v0000022983736b60_0 .net/s "a", 4 0, v0000022983728e40_0;  alias, 1 drivers
v00000229837362a0_0 .net/s "b", 4 0, v00000229837283a0_0;  alias, 1 drivers
v0000022983736d40_0 .net/s "out", 4 0, L_00000229837acc30;  alias, 1 drivers
v0000022983736c00_0 .net "s", 0 0, v00000229836c60d0_0;  alias, 1 drivers
L_00000229837acc30 .functor MUXZ 5, v0000022983728e40_0, v00000229837283a0_0, v00000229836c60d0_0, C4<>;
S_000002298372a130 .scope module, "dmem" "data_mem" 4 151, 11 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v00000229837358a0_0 .net *"_ivl_0", 31 0, L_00000229837acb90;  1 drivers
v0000022983736ca0_0 .net *"_ivl_3", 9 0, L_00000229837accd0;  1 drivers
v00000229837356c0_0 .net *"_ivl_4", 11 0, L_00000229837aceb0;  1 drivers
L_0000022983752180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022983735760_0 .net *"_ivl_7", 1 0, L_0000022983752180;  1 drivers
L_00000229837521c8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000229837359e0_0 .net *"_ivl_8", 31 0, L_00000229837521c8;  1 drivers
v0000022983736de0_0 .net "addr", 31 0, v00000229836bc7b0_0;  alias, 1 drivers
v00000229837351c0_0 .net "clk", 0 0, v0000022983747ad0_0;  alias, 1 drivers
v0000022983735a80_0 .net "din", 31 0, L_00000229837ac190;  alias, 1 drivers
v0000022983735b20 .array/s "dmem", 1023 0, 31 0;
v0000022983735300_0 .net "dout", 31 0, L_00000229837ad590;  alias, 1 drivers
v00000229837391c0_0 .var/i "k", 31 0;
v00000229837389a0_0 .net "read", 0 0, v00000229836d0a20_0;  alias, 1 drivers
v0000022983738ea0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
v0000022983737f00_0 .net "write", 0 0, v00000229836d1420_0;  alias, 1 drivers
E_00000229836a70a0 .event posedge, v00000229837351c0_0;
L_00000229837acb90 .array/port v0000022983735b20, L_00000229837aceb0;
L_00000229837accd0 .part v00000229836bc7b0_0, 0, 10;
L_00000229837aceb0 .concat [ 10 2 0 0], L_00000229837accd0, L_0000022983752180;
L_00000229837ad590 .functor MUXZ 32, L_00000229837521c8, L_00000229837acb90, v00000229836d0a20_0, C4<>;
S_0000022983729190 .scope module, "ext" "signext" 4 77, 12 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000022983738220_0 .net *"_ivl_1", 0 0, L_000002298374e650;  1 drivers
v0000022983738680_0 .net *"_ivl_2", 15 0, L_000002298374dbb0;  1 drivers
v0000022983738c20_0 .net "a", 15 0, L_000002298374e150;  1 drivers
v0000022983739440_0 .net "y", 31 0, L_000002298374d250;  alias, 1 drivers
L_000002298374e650 .part L_000002298374e150, 15, 1;
LS_000002298374dbb0_0_0 .concat [ 1 1 1 1], L_000002298374e650, L_000002298374e650, L_000002298374e650, L_000002298374e650;
LS_000002298374dbb0_0_4 .concat [ 1 1 1 1], L_000002298374e650, L_000002298374e650, L_000002298374e650, L_000002298374e650;
LS_000002298374dbb0_0_8 .concat [ 1 1 1 1], L_000002298374e650, L_000002298374e650, L_000002298374e650, L_000002298374e650;
LS_000002298374dbb0_0_12 .concat [ 1 1 1 1], L_000002298374e650, L_000002298374e650, L_000002298374e650, L_000002298374e650;
L_000002298374dbb0 .concat [ 4 4 4 4], LS_000002298374dbb0_0_0, LS_000002298374dbb0_0_4, LS_000002298374dbb0_0_8, LS_000002298374dbb0_0_12;
L_000002298374d250 .concat [ 16 16 0 0], L_000002298374e150, L_000002298374dbb0;
S_000002298372a2c0 .scope module, "flushunit" "flush_control" 4 99, 13 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alusrc";
    .port_info 1 /INPUT 4 "alufunc";
    .port_info 2 /INPUT 1 "regdest";
    .port_info 3 /INPUT 1 "readdmem";
    .port_info 4 /INPUT 1 "writedmem";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 1 "memtoreg";
    .port_info 7 /INPUT 1 "flush";
    .port_info 8 /OUTPUT 1 "id_alusrc";
    .port_info 9 /OUTPUT 4 "id_alufunc";
    .port_info 10 /OUTPUT 1 "id_regdest";
    .port_info 11 /OUTPUT 1 "id_readdmem";
    .port_info 12 /OUTPUT 1 "id_writedmem";
    .port_info 13 /OUTPUT 1 "id_regwrite";
    .port_info 14 /OUTPUT 1 "id_memtoreg";
L_0000022983751838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983738720_0 .net/2u *"_ivl_0", 0 0, L_0000022983751838;  1 drivers
v0000022983739300_0 .net *"_ivl_10", 0 0, L_0000022983750d10;  1 drivers
L_00000229837518c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229837382c0_0 .net/2u *"_ivl_14", 0 0, L_00000229837518c8;  1 drivers
v0000022983738860_0 .net *"_ivl_17", 0 0, L_0000022983750090;  1 drivers
v0000022983738540_0 .net *"_ivl_18", 0 0, L_0000022983750810;  1 drivers
L_0000022983751910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983738f40_0 .net/2u *"_ivl_22", 0 0, L_0000022983751910;  1 drivers
v0000022983738b80_0 .net *"_ivl_25", 0 0, L_000002298374ff50;  1 drivers
v0000022983737280_0 .net *"_ivl_26", 0 0, L_00000229837ace10;  1 drivers
L_0000022983751958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229837394e0_0 .net/2u *"_ivl_31", 0 0, L_0000022983751958;  1 drivers
v0000022983737c80_0 .net *"_ivl_34", 0 0, L_00000229837acff0;  1 drivers
v0000022983737640_0 .net *"_ivl_35", 0 0, L_00000229837ad1d0;  1 drivers
L_00000229837519a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983738ae0_0 .net/2u *"_ivl_37", 0 0, L_00000229837519a0;  1 drivers
L_00000229837519e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983737320_0 .net/2u *"_ivl_41", 0 0, L_00000229837519e8;  1 drivers
L_0000022983751a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983737b40_0 .net/2u *"_ivl_45", 0 0, L_0000022983751a30;  1 drivers
L_0000022983751a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983738180_0 .net/2u *"_ivl_49", 0 0, L_0000022983751a78;  1 drivers
L_0000022983751ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983737d20_0 .net/2u *"_ivl_53", 0 0, L_0000022983751ac0;  1 drivers
L_0000022983751880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022983737780_0 .net/2u *"_ivl_6", 0 0, L_0000022983751880;  1 drivers
v0000022983739620_0 .net *"_ivl_9", 0 0, L_000002298374fff0;  1 drivers
v0000022983737be0_0 .net "alufunc", 3 0, L_0000022983750450;  alias, 1 drivers
v0000022983738400_0 .net "alusrc", 0 0, L_000002298374f690;  alias, 1 drivers
v0000022983737dc0_0 .net "flush", 0 0, L_00000229836ac6e0;  alias, 1 drivers
v0000022983739260_0 .net "id_alufunc", 3 0, L_00000229837ac5f0;  alias, 1 drivers
v0000022983739800_0 .net "id_alusrc", 0 0, L_000002298374fe10;  alias, 1 drivers
v0000022983737500_0 .net "id_memtoreg", 0 0, L_00000229837ad8b0;  alias, 1 drivers
v00000229837373c0_0 .net "id_readdmem", 0 0, L_00000229837ac730;  alias, 1 drivers
v0000022983737820_0 .net "id_regdest", 0 0, L_00000229837ab470;  alias, 1 drivers
v00000229837393a0_0 .net "id_regwrite", 0 0, L_00000229837ac050;  alias, 1 drivers
v0000022983738360_0 .net "id_writedmem", 0 0, L_00000229837ac690;  alias, 1 drivers
v00000229837378c0_0 .net "memtoreg", 0 0, L_0000022983750e50;  alias, 1 drivers
v0000022983737fa0_0 .net "readdmem", 0 0, L_0000022983750ef0;  alias, 1 drivers
v0000022983737a00_0 .net "regdest", 0 0, L_0000022983750270;  alias, 1 drivers
v0000022983737960_0 .net "regwrite", 0 0, L_0000022983750130;  alias, 1 drivers
v0000022983738d60_0 .net "writedmem", 0 0, L_0000022983750db0;  alias, 1 drivers
L_000002298374fe10 .functor MUXZ 1, L_000002298374f690, L_0000022983751838, L_00000229836ac6e0, C4<>;
L_000002298374fff0 .part L_0000022983750450, 0, 1;
L_0000022983750d10 .functor MUXZ 1, L_000002298374fff0, L_0000022983751880, L_00000229836ac6e0, C4<>;
L_0000022983750090 .part L_0000022983750450, 1, 1;
L_0000022983750810 .functor MUXZ 1, L_0000022983750090, L_00000229837518c8, L_00000229836ac6e0, C4<>;
L_000002298374ff50 .part L_0000022983750450, 2, 1;
L_00000229837ace10 .functor MUXZ 1, L_000002298374ff50, L_0000022983751910, L_00000229836ac6e0, C4<>;
L_00000229837ac5f0 .concat8 [ 1 1 1 1], L_0000022983750d10, L_0000022983750810, L_00000229837ace10, L_00000229837ad1d0;
L_00000229837acff0 .part L_0000022983750450, 3, 1;
L_00000229837ad1d0 .functor MUXZ 1, L_00000229837acff0, L_0000022983751958, L_00000229836ac6e0, C4<>;
L_00000229837ab470 .functor MUXZ 1, L_0000022983750270, L_00000229837519a0, L_00000229836ac6e0, C4<>;
L_00000229837ac730 .functor MUXZ 1, L_0000022983750ef0, L_00000229837519e8, L_00000229836ac6e0, C4<>;
L_00000229837ac690 .functor MUXZ 1, L_0000022983750db0, L_0000022983751a30, L_00000229836ac6e0, C4<>;
L_00000229837ac050 .functor MUXZ 1, L_0000022983750130, L_0000022983751a78, L_00000229836ac6e0, C4<>;
L_00000229837ad8b0 .functor MUXZ 1, L_0000022983750e50, L_0000022983751ac0, L_00000229836ac6e0, C4<>;
S_0000022983729c80 .scope module, "forwarding" "forwarding_unit_id" 4 82, 14 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "dest";
    .port_info 3 /INPUT 5 "ex_mem_destadd";
    .port_info 4 /INPUT 5 "mem_wb_destadd";
    .port_info 5 /INPUT 1 "id_ex_regwrite";
    .port_info 6 /INPUT 1 "ex_mem_readdmem";
    .port_info 7 /INPUT 1 "ex_mem_regwrite";
    .port_info 8 /INPUT 1 "ex_mem_memtoreg";
    .port_info 9 /INPUT 1 "mem_wb_regwrite";
    .port_info 10 /OUTPUT 3 "forwardA";
    .port_info 11 /OUTPUT 3 "forwardB";
v0000022983738e00_0 .net "dest", 4 0, L_00000229837acc30;  alias, 1 drivers
v0000022983737aa0_0 .net "ex_mem_destadd", 4 0, v00000229836bc490_0;  alias, 1 drivers
v0000022983738040_0 .net "ex_mem_memtoreg", 0 0, v00000229836d1a60_0;  alias, 1 drivers
v0000022983738cc0_0 .net "ex_mem_readdmem", 0 0, v00000229836d0a20_0;  alias, 1 drivers
v00000229837384a0_0 .net "ex_mem_regwrite", 0 0, v00000229836d1560_0;  alias, 1 drivers
v00000229837385e0_0 .var "fA", 2 0;
v0000022983738fe0_0 .var "fB", 2 0;
v00000229837387c0_0 .net "forwardA", 2 0, v00000229837385e0_0;  alias, 1 drivers
v0000022983739580_0 .net "forwardB", 2 0, v0000022983738fe0_0;  alias, 1 drivers
v00000229837396c0_0 .net "id_ex_regwrite", 0 0, v000002298368aa80_0;  alias, 1 drivers
v0000022983739760_0 .net "mem_wb_destadd", 4 0, v000002298372bd80_0;  alias, 1 drivers
v0000022983738900_0 .net "mem_wb_regwrite", 0 0, v000002298372b880_0;  alias, 1 drivers
v0000022983737e60_0 .net "rs", 4 0, L_000002298374e0b0;  alias, 1 drivers
v0000022983739080_0 .net "rt", 4 0, L_000002298374e510;  alias, 1 drivers
E_00000229836a7120/0 .event anyedge, v00000229836d0a20_0, v00000229836bc490_0, v00000229837275e0_0, v00000229836d1a60_0;
E_00000229836a7120/1 .event anyedge, v00000229836d1560_0, v00000229836bb4f0_0, v00000229836d1600_0, v000002298372b880_0;
E_00000229836a7120/2 .event anyedge, v000002298372bd80_0;
E_00000229836a7120 .event/or E_00000229836a7120/0, E_00000229836a7120/1, E_00000229836a7120/2;
E_00000229836a71a0/0 .event anyedge, v00000229836d0a20_0, v00000229836bc490_0, v0000022983728da0_0, v00000229836d1a60_0;
E_00000229836a71a0/1 .event anyedge, v00000229836d1560_0, v00000229836bb4f0_0, v00000229836d1600_0, v000002298372b880_0;
E_00000229836a71a0/2 .event anyedge, v000002298372bd80_0;
E_00000229836a71a0 .event/or E_00000229836a71a0/0, E_00000229836a71a0/1, E_00000229836a71a0/2;
S_000002298372a5e0 .scope module, "imem" "instr_mem" 4 63, 15 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 6 "addr";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "pc_en";
v0000022983738a40_0 .net *"_ivl_0", 31 0, L_000002298374f4b0;  1 drivers
v00000229837380e0_0 .net *"_ivl_10", 31 0, L_000002298374f370;  1 drivers
v00000229837398a0_0 .net *"_ivl_12", 7 0, L_000002298374df70;  1 drivers
L_0000022983751328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022983739120_0 .net *"_ivl_15", 1 0, L_0000022983751328;  1 drivers
L_0000022983751370 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000022983739940_0 .net *"_ivl_16", 31 0, L_0000022983751370;  1 drivers
v00000229837371e0_0 .net *"_ivl_2", 7 0, L_000002298374e470;  1 drivers
v0000022983737460_0 .net *"_ivl_20", 31 0, L_000002298374da70;  1 drivers
v00000229837375a0_0 .net *"_ivl_22", 7 0, L_000002298374efb0;  1 drivers
L_00000229837513b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000229837376e0_0 .net *"_ivl_25", 1 0, L_00000229837513b8;  1 drivers
L_0000022983751400 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000002298373ade0_0 .net/2u *"_ivl_26", 31 0, L_0000022983751400;  1 drivers
v000002298373af20_0 .net *"_ivl_28", 0 0, L_000002298374d390;  1 drivers
L_0000022983751448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022983739d00_0 .net/2u *"_ivl_30", 0 0, L_0000022983751448;  1 drivers
L_0000022983751490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002298373afc0_0 .net/2u *"_ivl_32", 0 0, L_0000022983751490;  1 drivers
L_0000022983751298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002298373aa20_0 .net *"_ivl_5", 1 0, L_0000022983751298;  1 drivers
L_00000229837512e0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000002298373ae80_0 .net/2u *"_ivl_6", 31 0, L_00000229837512e0;  1 drivers
v000002298373ad40_0 .net *"_ivl_8", 0 0, L_000002298374d9d0;  1 drivers
v000002298373a340_0 .net "addr", 5 0, L_000002298374f9b0;  1 drivers
v000002298373a0c0_0 .net "clk", 0 0, v0000022983747ad0_0;  alias, 1 drivers
v0000022983739ee0 .array "imem", 63 0, 31 0;
v0000022983739a80_0 .net "instr", 31 0, L_000002298374f910;  alias, 1 drivers
v000002298373ab60_0 .net "pc_en", 0 0, L_000002298374de30;  alias, 1 drivers
L_00000229837514d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002298373a980_0 .net "read", 0 0, L_00000229837514d8;  1 drivers
L_000002298374f4b0 .array/port v0000022983739ee0, L_000002298374e470;
L_000002298374e470 .concat [ 6 2 0 0], L_000002298374f9b0, L_0000022983751298;
L_000002298374d9d0 .cmp/ne 32, L_000002298374f4b0, L_00000229837512e0;
L_000002298374f370 .array/port v0000022983739ee0, L_000002298374df70;
L_000002298374df70 .concat [ 6 2 0 0], L_000002298374f9b0, L_0000022983751328;
L_000002298374f910 .functor MUXZ 32, L_0000022983751370, L_000002298374f370, L_000002298374d9d0, C4<>;
L_000002298374da70 .array/port v0000022983739ee0, L_000002298374efb0;
L_000002298374efb0 .concat [ 6 2 0 0], L_000002298374f9b0, L_00000229837513b8;
L_000002298374d390 .cmp/ne 32, L_000002298374da70, L_0000022983751400;
L_000002298374de30 .functor MUXZ 1, L_0000022983751490, L_0000022983751448, L_000002298374d390, C4<>;
S_0000022983729320 .scope module, "loadstore" "load_store_bypassing_unit" 4 149, 16 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_wb_memtoreg";
    .port_info 1 /INPUT 1 "ex_mem_writedmem";
    .port_info 2 /INPUT 5 "ex_mem_destadd";
    .port_info 3 /INPUT 5 "mem_wb_destadd";
    .port_info 4 /OUTPUT 1 "forwarddatamem";
L_00000229836ac7c0 .functor AND 1, v00000229837284e0_0, v00000229836d1420_0, C4<1>, C4<1>;
L_00000229836ac830 .functor AND 1, L_00000229837ad770, L_00000229836ac7c0, C4<1>, C4<1>;
v000002298373b060_0 .net "ex_mem_destadd", 4 0, v00000229836bc490_0;  alias, 1 drivers
v000002298373a7a0_0 .net "ex_mem_writedmem", 0 0, v00000229836d1420_0;  alias, 1 drivers
v000002298373a200_0 .net "forwarddatamem", 0 0, L_00000229836ac830;  alias, 1 drivers
v000002298373a840_0 .net "mem_wb_destadd", 4 0, v000002298372bd80_0;  alias, 1 drivers
v000002298373a8e0_0 .net "mem_wb_memtoreg", 0 0, v00000229837284e0_0;  alias, 1 drivers
v000002298373a3e0_0 .net "x", 0 0, L_00000229837ad770;  1 drivers
v00000229837399e0_0 .net "y", 0 0, L_00000229836ac7c0;  1 drivers
L_00000229837ad770 .cmp/eq 5, v00000229836bc490_0, v000002298372bd80_0;
S_000002298372a450 .scope module, "loadstoreselect" "mux" 4 150, 8 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7c60 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000022983739b20_0 .net/s "a", 31 0, v00000229836bb3b0_0;  alias, 1 drivers
v0000022983739f80_0 .net/s "b", 31 0, v000002298372b420_0;  alias, 1 drivers
v000002298373a480_0 .net/s "out", 31 0, L_00000229837ac190;  alias, 1 drivers
v000002298373a520_0 .net "s", 0 0, L_00000229836ac830;  alias, 1 drivers
L_00000229837ac190 .functor MUXZ 32, v00000229836bb3b0_0, v000002298372b420_0, L_00000229836ac830, C4<>;
S_000002298373cae0 .scope module, "muxbr" "mux" 4 65, 8 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7f20 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000022983739bc0_0 .net/s "a", 31 0, v00000229837279a0_0;  alias, 1 drivers
v0000022983739c60_0 .net/s "b", 31 0, L_000002298374d4d0;  alias, 1 drivers
v000002298373a2a0_0 .net/s "out", 31 0, L_000002298374e010;  alias, 1 drivers
v000002298373aac0_0 .net "s", 0 0, L_00000229836cec00;  alias, 1 drivers
L_000002298374e010 .functor MUXZ 32, v00000229837279a0_0, L_000002298374d4d0, L_00000229836cec00, C4<>;
S_000002298373c180 .scope module, "offsetmux" "mux" 4 78, 8 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7d20 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373ac00_0 .net/s "a", 31 0, L_000002298374dcf0;  1 drivers
v000002298373a700_0 .net/s "b", 31 0, L_000002298374e830;  1 drivers
v000002298373a160_0 .net/s "out", 31 0, L_000002298374d430;  alias, 1 drivers
v0000022983739da0_0 .net "s", 0 0, L_0000022983750c70;  alias, 1 drivers
L_000002298374d430 .functor MUXZ 32, L_000002298374dcf0, L_000002298374e830, L_0000022983750c70, C4<>;
S_000002298373cc70 .scope module, "pcbranchadder" "adder" 4 79, 6 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000022983739e40_0 .net "a", 31 0, v00000229837279a0_0;  alias, 1 drivers
v000002298373a5c0_0 .net "b", 31 0, L_000002298374d430;  alias, 1 drivers
v000002298373a020_0 .net "out", 31 0, L_000002298374d4d0;  alias, 1 drivers
L_000002298374d4d0 .arith/sum 32, v00000229837279a0_0, L_000002298374d430;
S_000002298373ce00 .scope module, "pcreg" "register" 4 62, 5 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_00000229836a72e0 .param/l "N" 0 5 2, +C4<00000000000000000000000000100000>;
v000002298373a660_0 .net "clk", 0 0, v0000022983747ad0_0;  alias, 1 drivers
v000002298373aca0_0 .net/s "din", 31 0, L_000002298374e010;  alias, 1 drivers
v0000022983740e00_0 .var/s "dout", 31 0;
v000002298373fc80_0 .net "ld", 0 0, L_00000229836cf220;  alias, 1 drivers
v00000229837409a0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
E_00000229836a7ba0/0 .event negedge, v00000229836d0b60_0;
E_00000229836a7ba0/1 .event posedge, v00000229837351c0_0;
E_00000229836a7ba0 .event/or E_00000229836a7ba0/0, E_00000229836a7ba0/1;
S_000002298373c7c0 .scope module, "rbank" "register_bank" 4 76, 17 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_00000229836ce810 .functor BUFZ 32, L_000002298374f230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000229836cf0d0 .functor BUFZ 32, L_000002298374ea10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022983740c20_0 .net *"_ivl_0", 31 0, L_000002298374f230;  1 drivers
v0000022983740ea0_0 .net *"_ivl_10", 6 0, L_000002298374eb50;  1 drivers
L_00000229837515b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022983740860_0 .net *"_ivl_13", 1 0, L_00000229837515b0;  1 drivers
v000002298373fdc0_0 .net *"_ivl_2", 6 0, L_000002298374edd0;  1 drivers
L_0000022983751568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000229837405e0_0 .net *"_ivl_5", 1 0, L_0000022983751568;  1 drivers
v0000022983740360_0 .net *"_ivl_8", 31 0, L_000002298374ea10;  1 drivers
v0000022983740400_0 .net "clk", 0 0, v0000022983747ad0_0;  alias, 1 drivers
v0000022983740680_0 .net "dr", 4 0, v000002298372bd80_0;  alias, 1 drivers
v0000022983740f40_0 .var/i "k", 31 0;
v0000022983740b80_0 .net/s "rData1", 31 0, L_00000229836ce810;  alias, 1 drivers
v0000022983740fe0_0 .net/s "rData2", 31 0, L_00000229836cf0d0;  alias, 1 drivers
v00000229837407c0 .array/s "regfile", 31 0, 31 0;
v0000022983740cc0_0 .net "reset", 0 0, v0000022983747c10_0;  alias, 1 drivers
v0000022983740900_0 .net "sr1", 4 0, L_000002298374e0b0;  alias, 1 drivers
v000002298373ff00_0 .net "sr2", 4 0, L_000002298374e510;  alias, 1 drivers
v0000022983740a40_0 .net/s "wrData", 31 0, L_00000229837acd70;  alias, 1 drivers
v0000022983740180_0 .net "write", 0 0, v000002298372b880_0;  alias, 1 drivers
L_000002298374f230 .array/port v00000229837407c0, L_000002298374edd0;
L_000002298374edd0 .concat [ 5 2 0 0], L_000002298374e0b0, L_0000022983751568;
L_000002298374ea10 .array/port v00000229837407c0, L_000002298374eb50;
L_000002298374eb50 .concat [ 5 2 0 0], L_000002298374e510, L_00000229837515b0;
S_000002298373b690 .scope module, "readdatamux1" "mux5" 4 84, 18 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v000002298373df20_0 .net "a", 31 0, L_00000229836ce810;  alias, 1 drivers
v000002298373f3c0_0 .net "b", 31 0, L_00000229837ad590;  alias, 1 drivers
v000002298373e420_0 .net "c", 31 0, v00000229836bc7b0_0;  alias, 1 drivers
v000002298373e100_0 .net "d", 31 0, L_00000229836ac2f0;  alias, 1 drivers
v000002298373ee20_0 .net "e", 31 0, L_00000229837acd70;  alias, 1 drivers
v000002298373dde0_0 .net "out", 31 0, L_000002298374f2d0;  alias, 1 drivers
v000002298373ec40_0 .net "sel", 2 0, v00000229837385e0_0;  alias, 1 drivers
v000002298373ed80_0 .net "x", 31 0, L_000002298374d570;  1 drivers
v000002298373d7a0_0 .net "y", 31 0, L_000002298374f0f0;  1 drivers
v000002298373f500_0 .net "z", 31 0, L_000002298374ee70;  1 drivers
L_000002298374ef10 .part v00000229837385e0_0, 0, 1;
L_000002298374d610 .part v00000229837385e0_0, 0, 1;
L_000002298374f190 .part v00000229837385e0_0, 1, 1;
L_000002298374f550 .part v00000229837385e0_0, 2, 1;
S_000002298373b820 .scope module, "ab" "mux" 18 9, 8 1 0, S_000002298373b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7320 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373ffa0_0 .net/s "a", 31 0, L_00000229836ce810;  alias, 1 drivers
v0000022983740d60_0 .net/s "b", 31 0, L_00000229837ad590;  alias, 1 drivers
v000002298373faa0_0 .net/s "out", 31 0, L_000002298374d570;  alias, 1 drivers
v0000022983741080_0 .net "s", 0 0, L_000002298374ef10;  1 drivers
L_000002298374d570 .functor MUXZ 32, L_00000229836ce810, L_00000229837ad590, L_000002298374ef10, C4<>;
S_000002298373bb40 .scope module, "abcd" "mux" 18 11, 8 1 0, S_000002298373b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7f60 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v00000229837404a0_0 .net/s "a", 31 0, L_000002298374d570;  alias, 1 drivers
v0000022983740540_0 .net/s "b", 31 0, L_000002298374f0f0;  alias, 1 drivers
v0000022983740ae0_0 .net/s "out", 31 0, L_000002298374ee70;  alias, 1 drivers
v000002298373fa00_0 .net "s", 0 0, L_000002298374f190;  1 drivers
L_000002298374ee70 .functor MUXZ 32, L_000002298374d570, L_000002298374f0f0, L_000002298374f190, C4<>;
S_000002298373b1e0 .scope module, "abcde" "mux" 18 12, 8 1 0, S_000002298373b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7a60 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373fb40_0 .net/s "a", 31 0, L_000002298374ee70;  alias, 1 drivers
v000002298373fbe0_0 .net/s "b", 31 0, L_00000229837acd70;  alias, 1 drivers
v000002298373fd20_0 .net/s "out", 31 0, L_000002298374f2d0;  alias, 1 drivers
v000002298373fe60_0 .net "s", 0 0, L_000002298374f550;  1 drivers
L_000002298374f2d0 .functor MUXZ 32, L_000002298374ee70, L_00000229837acd70, L_000002298374f550, C4<>;
S_000002298373b9b0 .scope module, "cd" "mux" 18 10, 8 1 0, S_000002298373b690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7aa0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000022983740040_0 .net/s "a", 31 0, v00000229836bc7b0_0;  alias, 1 drivers
v00000229837400e0_0 .net/s "b", 31 0, L_00000229836ac2f0;  alias, 1 drivers
v0000022983740220_0 .net/s "out", 31 0, L_000002298374f0f0;  alias, 1 drivers
v00000229837402c0_0 .net "s", 0 0, L_000002298374d610;  1 drivers
L_000002298374f0f0 .functor MUXZ 32, v00000229836bc7b0_0, L_00000229836ac2f0, L_000002298374d610, C4<>;
S_000002298373c950 .scope module, "readdatamux2" "mux5" 4 85, 18 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 3 "sel";
    .port_info 6 /OUTPUT 32 "out";
v000002298373f0a0_0 .net "a", 31 0, L_00000229836cf0d0;  alias, 1 drivers
v000002298373e560_0 .net "b", 31 0, L_00000229837ad590;  alias, 1 drivers
v000002298373f140_0 .net "c", 31 0, v00000229836bc7b0_0;  alias, 1 drivers
v000002298373f280_0 .net "d", 31 0, L_00000229836ac2f0;  alias, 1 drivers
v000002298373eb00_0 .net "e", 31 0, L_00000229837acd70;  alias, 1 drivers
v000002298373ece0_0 .net "out", 31 0, L_000002298374d930;  alias, 1 drivers
v000002298373d5c0_0 .net "sel", 2 0, v0000022983738fe0_0;  alias, 1 drivers
v000002298373d3e0_0 .net "x", 31 0, L_000002298374ded0;  1 drivers
v000002298373d520_0 .net "y", 31 0, L_000002298374e970;  1 drivers
v000002298373d840_0 .net "z", 31 0, L_000002298374e290;  1 drivers
L_000002298374d6b0 .part v0000022983738fe0_0, 0, 1;
L_000002298374e1f0 .part v0000022983738fe0_0, 0, 1;
L_000002298374e330 .part v0000022983738fe0_0, 1, 1;
L_000002298374e3d0 .part v0000022983738fe0_0, 2, 1;
S_000002298373b500 .scope module, "ab" "mux" 18 9, 8 1 0, S_000002298373c950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7ae0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373f8c0_0 .net/s "a", 31 0, L_00000229836cf0d0;  alias, 1 drivers
v000002298373e920_0 .net/s "b", 31 0, L_00000229837ad590;  alias, 1 drivers
v000002298373eba0_0 .net/s "out", 31 0, L_000002298374ded0;  alias, 1 drivers
v000002298373ea60_0 .net "s", 0 0, L_000002298374d6b0;  1 drivers
L_000002298374ded0 .functor MUXZ 32, L_00000229836cf0d0, L_00000229837ad590, L_000002298374d6b0, C4<>;
S_000002298373c630 .scope module, "abcd" "mux" 18 11, 8 1 0, S_000002298373c950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a79e0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373e6a0_0 .net/s "a", 31 0, L_000002298374ded0;  alias, 1 drivers
v000002298373de80_0 .net/s "b", 31 0, L_000002298374e970;  alias, 1 drivers
v000002298373f1e0_0 .net/s "out", 31 0, L_000002298374e290;  alias, 1 drivers
v000002298373e9c0_0 .net "s", 0 0, L_000002298374e330;  1 drivers
L_000002298374e290 .functor MUXZ 32, L_000002298374ded0, L_000002298374e970, L_000002298374e330, C4<>;
S_000002298373cf90 .scope module, "abcde" "mux" 18 12, 8 1 0, S_000002298373c950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7820 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373d660_0 .net/s "a", 31 0, L_000002298374e290;  alias, 1 drivers
v000002298373f460_0 .net/s "b", 31 0, L_00000229837acd70;  alias, 1 drivers
v000002298373eec0_0 .net/s "out", 31 0, L_000002298374d930;  alias, 1 drivers
v000002298373e740_0 .net "s", 0 0, L_000002298374e3d0;  1 drivers
L_000002298374d930 .functor MUXZ 32, L_000002298374e290, L_00000229837acd70, L_000002298374e3d0, C4<>;
S_000002298373b370 .scope module, "cd" "mux" 18 10, 8 1 0, S_000002298373c950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a78e0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373f820_0 .net/s "a", 31 0, v00000229836bc7b0_0;  alias, 1 drivers
v000002298373d340_0 .net/s "b", 31 0, L_00000229836ac2f0;  alias, 1 drivers
v000002298373ef60_0 .net/s "out", 31 0, L_000002298374e970;  alias, 1 drivers
v000002298373f000_0 .net "s", 0 0, L_000002298374e1f0;  1 drivers
L_000002298374e970 .functor MUXZ 32, v00000229836bc7b0_0, L_00000229836ac2f0, L_000002298374e1f0, C4<>;
S_000002298373bcd0 .scope module, "stallunit" "stall_control" 4 94, 19 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_readdmem";
    .port_info 1 /INPUT 1 "writedmem";
    .port_info 2 /INPUT 5 "id_ex_rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "pc_write";
    .port_info 7 /OUTPUT 1 "if_id_write";
L_00000229836ac050 .functor OR 1, L_000002298374faf0, L_0000022983750a90, C4<0>, C4<0>;
L_00000229836ac590 .functor AND 1, L_0000022983750590, L_00000229836ac050, C4<1>, C4<1>;
L_00000229836ac1a0 .functor NOT 1, L_0000022983750db0, C4<0>, C4<0>, C4<0>;
L_00000229836ac280 .functor AND 1, L_00000229836ac590, L_00000229836ac1a0, C4<1>, C4<1>;
v000002298373f960_0 .net *"_ivl_0", 31 0, L_00000229837506d0;  1 drivers
v000002298373f5a0_0 .net *"_ivl_10", 0 0, L_0000022983750a90;  1 drivers
v000002298373d8e0_0 .net *"_ivl_14", 0 0, L_00000229836ac590;  1 drivers
v000002298373dfc0_0 .net *"_ivl_16", 0 0, L_00000229836ac1a0;  1 drivers
v000002298373f320_0 .net *"_ivl_24", 31 0, L_0000022983750bd0;  1 drivers
L_0000022983751718 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002298373f640_0 .net *"_ivl_27", 30 0, L_0000022983751718;  1 drivers
L_0000022983751760 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002298373e600_0 .net/2u *"_ivl_28", 31 0, L_0000022983751760;  1 drivers
L_0000022983751688 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002298373d980_0 .net *"_ivl_3", 30 0, L_0000022983751688;  1 drivers
v000002298373f6e0_0 .net *"_ivl_30", 0 0, L_000002298374fd70;  1 drivers
L_00000229837517a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002298373f780_0 .net/2u *"_ivl_32", 2 0, L_00000229837517a8;  1 drivers
L_00000229837517f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002298373d480_0 .net/2u *"_ivl_34", 2 0, L_00000229837517f0;  1 drivers
v000002298373d200_0 .net *"_ivl_36", 2 0, L_00000229837503b0;  1 drivers
L_00000229837516d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002298373d2a0_0 .net/2u *"_ivl_4", 31 0, L_00000229837516d0;  1 drivers
v000002298373d700_0 .net *"_ivl_8", 0 0, L_000002298374faf0;  1 drivers
v000002298373da20_0 .net "id_ex_readdmem", 0 0, v00000229836c7570_0;  alias, 1 drivers
v000002298373dac0_0 .net "id_ex_rt", 4 0, v0000022983728e40_0;  alias, 1 drivers
v000002298373db60_0 .net "if_id_write", 0 0, L_000002298374feb0;  alias, 1 drivers
v000002298373dc00_0 .net "pc_write", 0 0, L_0000022983750630;  alias, 1 drivers
v000002298373dca0_0 .net "rs", 4 0, L_000002298374e0b0;  alias, 1 drivers
v000002298373dd40_0 .net "rt", 4 0, L_000002298374e510;  alias, 1 drivers
v000002298373e060_0 .net "stall", 0 0, L_000002298374fb90;  alias, 1 drivers
v000002298373e1a0_0 .net "writedmem", 0 0, L_0000022983750db0;  alias, 1 drivers
v000002298373e240_0 .net "x", 0 0, L_0000022983750590;  1 drivers
v000002298373e2e0_0 .net "y", 0 0, L_00000229836ac050;  1 drivers
v000002298373e7e0_0 .net "z", 0 0, L_00000229836ac280;  1 drivers
L_00000229837506d0 .concat [ 1 31 0 0], v00000229836c7570_0, L_0000022983751688;
L_0000022983750590 .cmp/eq 32, L_00000229837506d0, L_00000229837516d0;
L_000002298374faf0 .cmp/eq 5, v0000022983728e40_0, L_000002298374e0b0;
L_0000022983750a90 .cmp/eq 5, v0000022983728e40_0, L_000002298374e510;
L_000002298374fb90 .part L_00000229837503b0, 2, 1;
L_0000022983750630 .part L_00000229837503b0, 1, 1;
L_000002298374feb0 .part L_00000229837503b0, 0, 1;
L_0000022983750bd0 .concat [ 1 31 0 0], L_00000229836ac280, L_0000022983751718;
L_000002298374fd70 .cmp/eq 32, L_0000022983750bd0, L_0000022983751760;
L_00000229837503b0 .functor MUXZ 3, L_00000229837517f0, L_00000229837517a8, L_000002298374fd70, C4<>;
S_000002298373be60 .scope module, "wbmux" "mux" 4 163, 8 1 0, S_00000229835ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7be0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v000002298373e380_0 .net/s "a", 31 0, v000002298372ce60_0;  alias, 1 drivers
v000002298373e880_0 .net/s "b", 31 0, v000002298372b420_0;  alias, 1 drivers
v000002298373e4c0_0 .net/s "out", 31 0, L_00000229837acd70;  alias, 1 drivers
v0000022983746a90_0 .net "s", 0 0, v00000229837284e0_0;  alias, 1 drivers
L_00000229837acd70 .functor MUXZ 32, v000002298372ce60_0, v000002298372b420_0, v00000229837284e0_0, C4<>;
S_00000229835ff150 .scope module, "mux3" "mux3" 20 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
o00000229836dcf68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002298374e5b0_0 .net "a", 31 0, o00000229836dcf68;  0 drivers
o00000229836dcf98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002298374d7f0_0 .net "b", 31 0, o00000229836dcf98;  0 drivers
o00000229836dd238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002298374eab0_0 .net "c", 31 0, o00000229836dd238;  0 drivers
v000002298374ec90_0 .net "out", 31 0, L_00000229837acaf0;  1 drivers
o00000229836dd358 .functor BUFZ 2, C4<zz>; HiZ drive
v000002298374e8d0_0 .net "sel", 1 0, o00000229836dd358;  0 drivers
v000002298374f870_0 .net "x", 31 0, L_00000229837ad270;  1 drivers
v000002298374dd90_0 .net "y", 31 0, L_00000229837ab650;  1 drivers
L_00000229837ac410 .part o00000229836dd358, 0, 1;
L_00000229837aca50 .part o00000229836dd358, 0, 1;
L_00000229837ac0f0 .part o00000229836dd358, 1, 1;
S_000002298373bff0 .scope module, "ab" "mux" 20 9, 8 1 0, S_00000229835ff150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7460 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000022983747cb0_0 .net/s "a", 31 0, o00000229836dcf68;  alias, 0 drivers
v0000022983747fd0_0 .net/s "b", 31 0, o00000229836dcf98;  alias, 0 drivers
v0000022983747d50_0 .net/s "out", 31 0, L_00000229837ad270;  alias, 1 drivers
v0000022983748250_0 .net "s", 0 0, L_00000229837ac410;  1 drivers
L_00000229837ad270 .functor MUXZ 32, o00000229836dcf68, o00000229836dcf98, L_00000229837ac410, C4<>;
S_000002298373c310 .scope module, "abc" "mux" 20 11, 8 1 0, S_00000229835ff150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a78a0 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000022983747df0_0 .net/s "a", 31 0, L_00000229837ad270;  alias, 1 drivers
v0000022983748070_0 .net/s "b", 31 0, L_00000229837ab650;  alias, 1 drivers
v00000229837482f0_0 .net/s "out", 31 0, L_00000229837acaf0;  alias, 1 drivers
v0000022983747f30_0 .net "s", 0 0, L_00000229837ac0f0;  1 drivers
L_00000229837acaf0 .functor MUXZ 32, L_00000229837ad270, L_00000229837ab650, L_00000229837ac0f0, C4<>;
S_000002298373c4a0 .scope module, "bc" "mux" 20 10, 8 1 0, S_00000229835ff150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000229836a7c20 .param/l "N" 0 8 2, +C4<00000000000000000000000000100000>;
v0000022983748390_0 .net/s "a", 31 0, o00000229836dd238;  alias, 0 drivers
v0000022983748610_0 .net/s "b", 31 0, o00000229836dcf98;  alias, 0 drivers
v000002298374ebf0_0 .net/s "out", 31 0, L_00000229837ab650;  alias, 1 drivers
v000002298374f7d0_0 .net "s", 0 0, L_00000229837aca50;  1 drivers
L_00000229837ab650 .functor MUXZ 32, o00000229836dd238, o00000229836dcf98, L_00000229837aca50, C4<>;
    .scope S_000002298373ce00;
T_0 ;
    %wait E_00000229836a7ba0;
    %load/vec4 v00000229837409a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022983740e00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002298373fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002298373aca0_0;
    %assign/vec4 v0000022983740e00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022983729640;
T_1 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983727e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000229837279a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022983727ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000022983727900_0;
    %assign/vec4 v00000229837279a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022983726ad0;
T_2 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983727360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000229837274a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022983727220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000022983727860_0;
    %assign/vec4 v00000229837274a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022983726940;
T_3 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983728d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022983729020_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022983728a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000022983727d60_0;
    %assign/vec4 v0000022983729020_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002298373c7c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229837407c0, 0, 4;
    %end;
    .thread T_4;
    .scope S_000002298373c7c0;
T_5 ;
    %wait E_00000229836a70a0;
    %load/vec4 v0000022983740cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022983740f40_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000022983740f40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022983740f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229837407c0, 0, 4;
    %load/vec4 v0000022983740f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022983740f40_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022983740180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000022983740680_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022983740680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229837407c0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000022983740a40_0;
    %load/vec4 v0000022983740680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229837407c0, 0, 4;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022983729c80;
T_6 ;
    %wait E_00000229836a71a0;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000229837385e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.9, 11;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.8, 10;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.12, 4;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.11, 9;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000229837385e0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.19, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.18, 12;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.17, 11;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.16, 10;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.21, 4;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.20, 10;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %nor/r;
    %and;
T_6.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.15, 9;
    %load/vec4 v0000022983738e00_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.22, 4;
    %load/vec4 v00000229837396c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.22;
    %and;
T_6.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000229837385e0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.30, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_6.29, 13;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.28, 12;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.27, 11;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.32, 4;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.31, 11;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %nor/r;
    %and;
T_6.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.26, 10;
    %load/vec4 v0000022983738e00_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.33, 4;
    %load/vec4 v00000229837396c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.33;
    %nor/r;
    %and;
T_6.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.25, 9;
    %load/vec4 v0000022983738900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.34, 4;
    %load/vec4 v0000022983739760_0;
    %load/vec4 v0000022983737e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.34;
    %and;
T_6.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000229837385e0_0, 0, 3;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000229837385e0_0, 0;
T_6.24 ;
T_6.14 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022983729c80;
T_7 ;
    %wait E_00000229836a7120;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000022983738fe0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.9, 11;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.8, 10;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.12, 4;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000022983738fe0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.19, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.18, 12;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.17, 11;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.16, 10;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.21, 4;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.20, 10;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %nor/r;
    %and;
T_7.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v0000022983738e00_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.22, 4;
    %load/vec4 v00000229837396c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.22;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000022983738fe0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0000022983738cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.30, 4;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.30;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_7.29, 13;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.29;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.28, 12;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.27, 11;
    %load/vec4 v0000022983737aa0_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.32, 4;
    %load/vec4 v0000022983738040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.31, 11;
    %load/vec4 v00000229837384a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.31;
    %nor/r;
    %and;
T_7.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.26, 10;
    %load/vec4 v0000022983738e00_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.33, 4;
    %load/vec4 v00000229837396c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.33;
    %nor/r;
    %and;
T_7.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.25, 9;
    %load/vec4 v0000022983738900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.34, 4;
    %load/vec4 v0000022983739760_0;
    %load/vec4 v0000022983739080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.34;
    %and;
T_7.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000022983738fe0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022983738fe0_0, 0;
T_7.24 ;
T_7.14 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002298372af40;
T_8 ;
    %wait E_00000229836a72a0;
    %load/vec4 v00000229837367a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022983735580_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000022983735580_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 72, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %load/vec4 v0000022983735580_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %jmp T_8.19;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.11 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.13 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.14 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.15 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.16 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.17 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %load/vec4 v0000022983735580_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %jmp T_8.31;
T_8.20 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.21 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.22 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.23 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.24 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.25 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.26 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.27 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.28 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.29 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.30 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000022983735da0_0, 4, 5;
    %jmp T_8.31;
T_8.31 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0000022983735580_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %jmp T_8.34;
T_8.32 ;
    %pushi/vec4 2092, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.34;
T_8.33 ;
    %pushi/vec4 2064, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0000022983735580_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %jmp T_8.40;
T_8.35 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.40;
T_8.36 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.40;
T_8.37 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.40;
T_8.38 ;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.40;
T_8.39 ;
    %pushi/vec4 2, 0, 12;
    %assign/vec4 v0000022983735da0_0, 0;
    %jmp T_8.40;
T_8.40 ;
    %pop/vec4 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000022983726300;
T_9 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983727400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022983727180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022983728f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000022983728bc0_0;
    %assign/vec4 v0000022983727180_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022983726620;
T_10 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983727cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022983728c60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022983727ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000022983728760_0;
    %assign/vec4 v0000022983728c60_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000229837267b0;
T_11 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983728580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022983728b20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000022983727b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000022983728440_0;
    %assign/vec4 v0000022983728b20_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022983726f80;
T_12 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983728940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022983727a40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000022983727f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000022983728da0_0;
    %assign/vec4 v0000022983727a40_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022983726490;
T_13 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983728ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022983728e40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000229837277c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000229837275e0_0;
    %assign/vec4 v0000022983728e40_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000022983726170;
T_14 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983728620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000229837283a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000229837288a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000022983727680_0;
    %assign/vec4 v00000229837283a0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000229835b5b40;
T_15 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836c74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836c7390_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000229836c7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000229836c7d90_0;
    %assign/vec4 v00000229836c7390_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000229835b59b0;
T_16 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836bc2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000229836bc030_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000229836bc210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000229836bbe50_0;
    %assign/vec4 v00000229836bc030_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022983726c60;
T_17 ;
    %wait E_00000229836a6360;
    %load/vec4 v000002298368a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836c60d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000229836c6670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000229836c7930_0;
    %assign/vec4 v00000229836c60d0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000229835c4470;
T_18 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836c6ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836c7570_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000229836c77f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000229836c7f70_0;
    %assign/vec4 v00000229836c7570_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000229835f1760;
T_19 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836c6850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836c6e90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000229836c7bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000229836c65d0_0;
    %assign/vec4 v00000229836c6e90_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000022983726df0;
T_20 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983689fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002298368aa80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000022983689ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002298368a800_0;
    %assign/vec4 v000002298368aa80_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000229835c4600;
T_21 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836c6c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836c6b70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000229836c7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000229836c7070_0;
    %assign/vec4 v00000229836c6b70_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002298372ac20;
T_22 ;
    %wait E_00000229836a7a20;
    %load/vec4 v000002298372cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000002298372b380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.2 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %add;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.3 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %sub;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.4 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %and;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.5 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %or;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.6 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %xor;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.7 ;
    %load/vec4 v000002298372c820_0;
    %inv;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.8 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.9 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.10 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v000002298372c820_0;
    %load/vec4 v000002298372c500_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000002298372b2e0_0, 0, 32;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000229835bb0f0;
T_23 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836bb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000229836bc7b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000229836bbef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v00000229836bc530_0;
    %assign/vec4 v00000229836bc7b0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002298356e8e0;
T_24 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836bbd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836bb8b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000229836bb950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v00000229836bbf90_0;
    %assign/vec4 v00000229836bb8b0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002298356e750;
T_25 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836bb6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000229836bb3b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000229836bb630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v00000229836bb590_0;
    %assign/vec4 v00000229836bb3b0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000229835baf60;
T_26 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836bba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000229836bc490_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000229836bb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000229836bb4f0_0;
    %assign/vec4 v00000229836bc490_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000229835d2670;
T_27 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836d0b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836d0a20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000229836d0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v00000229836d0de0_0;
    %assign/vec4 v00000229836d0a20_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000229835bce20;
T_28 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836d14c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836d1420_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000229836d1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v00000229836d12e0_0;
    %assign/vec4 v00000229836d1420_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000229835bcfb0;
T_29 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836bcb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836d1560_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000229836d1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v00000229836d1600_0;
    %assign/vec4 v00000229836d1560_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000229835d2800;
T_30 ;
    %wait E_00000229836a6360;
    %load/vec4 v00000229836d1f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229836d1a60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000229836d1240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000229836d1e20_0;
    %assign/vec4 v00000229836d1a60_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002298372a130;
T_31 ;
    %wait E_00000229836a70a0;
    %load/vec4 v0000022983738ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229837391c0_0, 0, 32;
T_31.2 ;
    %load/vec4 v00000229837391c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000229837391c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022983735b20, 0, 4;
    %load/vec4 v00000229837391c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229837391c0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000022983737f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0000022983735a80_0;
    %load/vec4 v0000022983736de0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022983735b20, 0, 4;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002298372a770;
T_32 ;
    %wait E_00000229836a6360;
    %load/vec4 v000002298372c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002298372ce60_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002298372ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000002298372b560_0;
    %assign/vec4 v000002298372ce60_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002298372a900;
T_33 ;
    %wait E_00000229836a6360;
    %load/vec4 v000002298372cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002298372b420_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002298372c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000002298372c960_0;
    %assign/vec4 v000002298372b420_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000229837297d0;
T_34 ;
    %wait E_00000229836a6360;
    %load/vec4 v000002298372b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002298372bd80_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002298372c780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000002298372cdc0_0;
    %assign/vec4 v000002298372bd80_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000022983729fa0;
T_35 ;
    %wait E_00000229836a6360;
    %load/vec4 v000002298372ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002298372b880_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000002298372cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000002298372b920_0;
    %assign/vec4 v000002298372b880_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000022983729e10;
T_36 ;
    %wait E_00000229836a6360;
    %load/vec4 v0000022983728300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229837284e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000229837281c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000022983728080_0;
    %assign/vec4 v00000229837284e0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002298366edd0;
T_37 ;
    %delay 5, 0;
    %load/vec4 v0000022983747ad0_0;
    %inv;
    %store/vec4 v0000022983747ad0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_000002298366edd0;
T_38 ;
    %delay 5, 0;
    %load/vec4 v0000022983747b70_0;
    %inv;
    %store/vec4 v0000022983747b70_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_000002298366edd0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022983747ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022983747b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022983747c10_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022983747c10_0, 0, 1;
    %vpi_call 3 26 "$readmemh", "sorting_test.txt", v0000022983739ee0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_000002298366edd0;
T_40 ;
    %vpi_call 3 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002298366edd0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022983735b20, 4, 0;
    %vpi_call 3 61 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v0000022983735b20, 100>, &A<v0000022983735b20, 101>, &A<v0000022983735b20, 102>, &A<v0000022983735b20, 103>, &A<v0000022983735b20, 104>, &A<v0000022983735b20, 105>, &A<v0000022983735b20, 106>, &A<v0000022983735b20, 107>, &A<v0000022983735b20, 108>, &A<v0000022983735b20, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 3 67 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./forwarding_unit.v";
    "mips_tb.v";
    "./mips.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./mux.v";
    "./condition.v";
    "./controller.v";
    "./data_mem.v";
    "./signext.v";
    "./flush_control.v";
    "./forwarding_unit_id.v";
    "./instr_mem.v";
    "./load_store_bypassing_unit.v";
    "./register_bank.v";
    "./mux5.v";
    "./stall_control.v";
    "./mux3.v";
