# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../11_state_machines.srcs/sources_1/new/my_fsm1.vhd" \
"../../../../11_state_machines.srcs/sim_1/new/tb_my_fsm1.vhd" \

# Do not sort compile order
nosort
