# TCL File Generated by Component Editor 18.1
# Sun Jan 07 19:19:11 ICT 2024
# DO NOT MODIFY


# 
# CRC "CRC" v1.0
#  2024.01.07.19:19:11
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module CRC
# 
set_module_property DESCRIPTION ""
set_module_property NAME CRC
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME CRC
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL CRC_Slave
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file CRC.v VERILOG PATH rtl/CRC.v
add_fileset_file CRC_Slave.v VERILOG PATH rtl/CRC_Slave.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL CRC_Slave
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file CRC.v VERILOG PATH rtl/CRC.v
add_fileset_file CRC_Slave.v VERILOG PATH rtl/CRC_Slave.v


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH ENABLED false
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter POLYNOMIAL INTEGER 3 ""
set_parameter_property POLYNOMIAL DEFAULT_VALUE 3
set_parameter_property POLYNOMIAL DISPLAY_NAME POLYNOMIAL
set_parameter_property POLYNOMIAL WIDTH ""
set_parameter_property POLYNOMIAL TYPE INTEGER
set_parameter_property POLYNOMIAL UNITS None
set_parameter_property POLYNOMIAL ALLOWED_RANGES -2147483648:2147483647
set_parameter_property POLYNOMIAL DESCRIPTION ""
set_parameter_property POLYNOMIAL HDL_PARAMETER true
add_parameter CRC_WIDTH INTEGER 3
set_parameter_property CRC_WIDTH DEFAULT_VALUE 3
set_parameter_property CRC_WIDTH DISPLAY_NAME CRC_WIDTH
set_parameter_property CRC_WIDTH TYPE INTEGER
set_parameter_property CRC_WIDTH UNITS None
set_parameter_property CRC_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CRC_WIDTH HDL_PARAMETER true
add_parameter REFLECTED_INPUT INTEGER 0
set_parameter_property REFLECTED_INPUT DEFAULT_VALUE 0
set_parameter_property REFLECTED_INPUT DISPLAY_NAME REFLECTED_INPUT
set_parameter_property REFLECTED_INPUT TYPE INTEGER
set_parameter_property REFLECTED_INPUT UNITS None
set_parameter_property REFLECTED_INPUT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property REFLECTED_INPUT HDL_PARAMETER true
add_parameter REFLECTED_OUTPUT INTEGER 0
set_parameter_property REFLECTED_OUTPUT DEFAULT_VALUE 0
set_parameter_property REFLECTED_OUTPUT DISPLAY_NAME REFLECTED_OUTPUT
set_parameter_property REFLECTED_OUTPUT TYPE INTEGER
set_parameter_property REFLECTED_OUTPUT UNITS None
set_parameter_property REFLECTED_OUTPUT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property REFLECTED_OUTPUT HDL_PARAMETER true
add_parameter XOR_OUTPUT INTEGER 0 ""
set_parameter_property XOR_OUTPUT DEFAULT_VALUE 0
set_parameter_property XOR_OUTPUT DISPLAY_NAME XOR_OUTPUT
set_parameter_property XOR_OUTPUT WIDTH ""
set_parameter_property XOR_OUTPUT TYPE INTEGER
set_parameter_property XOR_OUTPUT UNITS None
set_parameter_property XOR_OUTPUT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property XOR_OUTPUT DESCRIPTION ""
set_parameter_property XOR_OUTPUT HDL_PARAMETER true
add_parameter INITIAL_VALUE INTEGER 0 ""
set_parameter_property INITIAL_VALUE DEFAULT_VALUE 0
set_parameter_property INITIAL_VALUE DISPLAY_NAME INITIAL_VALUE
set_parameter_property INITIAL_VALUE WIDTH ""
set_parameter_property INITIAL_VALUE TYPE INTEGER
set_parameter_property INITIAL_VALUE UNITS None
set_parameter_property INITIAL_VALUE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property INITIAL_VALUE DESCRIPTION ""
set_parameter_property INITIAL_VALUE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 read read Input 1
add_interface_port avalon_slave_0 cs chipselect Input 1
add_interface_port avalon_slave_0 addr address Input 2
add_interface_port avalon_slave_0 read_data readdata Output DATA_WIDTH
add_interface_port avalon_slave_0 write_data writedata Input DATA_WIDTH
add_interface_port avalon_slave_0 write write Input 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_n reset_n Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk clk Input 1

