package tf.lac._2026.rev.reflection.stage2

@Suppress("unused")
enum class Reg(
    val dwOffset: UByte,
    val dwName: String,
) {
    RAX(0u, "DW_REG_RAX"),
    RDX(1u, "DW_REG_RDX"),
    RCX(2u, "DW_REG_RCX"),
    RBX(3u, "DW_REG_RBX"),
    RSI(4u, "DW_REG_RSI"),
    RDI(5u, "DW_REG_RDI"),
    RBP(6u, "DW_REG_RBP"),
    RSP(7u, "DW_REG_RSP"),
    R8(8u, "DW_REG_R8"),
    R9(9u, "DW_REG_R9"),
    R10(10u, "DW_REG_R10"),
    R11(11u, "DW_REG_R11"),
    R12(12u, "DW_REG_R12"),
    R13(13u, "DW_REG_R13"),
    R14(14u, "DW_REG_R14"),
    R15(15u, "DW_REG_R15"),
    RA(16u, "DW_REG_RA"),
    XMM0(17u, "DW_REG_XMM0"),
    XMM1(18u, "DW_REG_XMM1"),
    XMM2(19u, "DW_REG_XMM2"),
    XMM3(20u, "DW_REG_XMM3"),
    XMM4(21u, "DW_REG_XMM4"),
    XMM5(22u, "DW_REG_XMM5"),
    XMM6(23u, "DW_REG_XMM6"),
    XMM7(24u, "DW_REG_XMM7"),
    XMM8(25u, "DW_REG_XMM8"),
    XMM9(26u, "DW_REG_XMM9"),
    XMM10(27u, "DW_REG_XMM10"),
    XMM11(28u, "DW_REG_XMM11"),
    XMM12(29u, "DW_REG_XMM12"),
    XMM13(30u, "DW_REG_XMM13"),
    XMM14(31u, "DW_REG_XMM14"),
    XMM15(32u, "DW_REG_XMM15"),
    ST0(33u, "DW_REG_ST0"),
    ST1(34u, "DW_REG_ST1"),
    ST2(35u, "DW_REG_ST2"),
    ST3(36u, "DW_REG_ST3"),
    ST4(37u, "DW_REG_ST4"),
    ST5(38u, "DW_REG_ST5"),
    ST6(39u, "DW_REG_ST6"),
    ST7(40u, "DW_REG_ST7"),
    MM0(41u, "DW_REG_MM0"),
    MM1(42u, "DW_REG_MM1"),
    MM2(43u, "DW_REG_MM2"),
    MM3(44u, "DW_REG_MM3"),
    MM4(45u, "DW_REG_MM4"),
    MM5(46u, "DW_REG_MM5"),
    MM6(47u, "DW_REG_MM6"),
    MM7(48u, "DW_REG_MM7"),
    RFLAGS(49u, "DW_REG_RFLAGS"),
    ES(50u, "DW_REG_ES"),
    CS(51u, "DW_REG_CS"),
    SS(52u, "DW_REG_SS"),
    DS(53u, "DW_REG_DS"),
    FS(54u, "DW_REG_FS"),
    GS(55u, "DW_REG_GS"),
    FS_BASE(58u, "DW_REG_FS_BASE"),
    GS_BASE(59u, "DW_REG_GS_BASE"),
    TR(62u, "DW_REG_TR"),
    LDTR(63u, "DW_REG_LDTR"),
    MXCSR(64u, "DW_REG_MXCSR"),
    FCW(65u, "DW_REG_FCW"),
    FSW(66u, "DW_REG_FSW"),
    XMM16(67u, "DW_REG_XMM16"),
    XMM17(68u, "DW_REG_XMM17"),
    XMM18(69u, "DW_REG_XMM18"),
    XMM19(70u, "DW_REG_XMM19"),
    XMM20(71u, "DW_REG_XMM20"),
    XMM21(72u, "DW_REG_XMM21"),
    XMM22(73u, "DW_REG_XMM22"),
    XMM23(74u, "DW_REG_XMM23"),
    XMM24(75u, "DW_REG_XMM24"),
    XMM25(76u, "DW_REG_XMM25"),
    XMM26(77u, "DW_REG_XMM26"),
    XMM27(78u, "DW_REG_XMM27"),
    XMM28(79u, "DW_REG_XMM28"),
    XMM29(80u, "DW_REG_XMM29"),
    XMM30(81u, "DW_REG_XMM30"),
    XMM31(82u, "DW_REG_XMM31"),
    K0(118u, "DW_REG_K0"),
    K1(119u, "DW_REG_K1"),
    K2(120u, "DW_REG_K2"),
    K3(121u, "DW_REG_K3"),
    K4(122u, "DW_REG_K4"),
    K5(123u, "DW_REG_K5"),
    K6(124u, "DW_REG_K6"),
    K7(125u, "DW_REG_K7"),
    R16(130u, "DW_REG_R16"),
    R17(131u, "DW_REG_R17"),
    R18(132u, "DW_REG_R18"),
    R19(133u, "DW_REG_R19"),
    R20(134u, "DW_REG_R20"),
    R21(135u, "DW_REG_R21"),
    R22(136u, "DW_REG_R22"),
    R23(137u, "DW_REG_R23"),
    R24(138u, "DW_REG_R24"),
    R25(139u, "DW_REG_R25"),
    R26(140u, "DW_REG_R26"),
    R27(141u, "DW_REG_R27"),
    R28(142u, "DW_REG_R28"),
    R29(143u, "DW_REG_R29"),
    R30(144u, "DW_REG_R30"),
    R31(145u, "DW_REG_R31"),
    TMM0(146u, "DW_REG_TMM0"),
    TMM1(147u, "DW_REG_TMM1"),
    TMM2(148u, "DW_REG_TMM2"),
    TMM3(149u, "DW_REG_TMM3"),
    TMM4(150u, "DW_REG_TMM4"),
    TMM5(151u, "DW_REG_TMM5"),
    TMM6(152u, "DW_REG_TMM6"),
    TMM7(153u, "DW_REG_TMM7"),
    TILECFG(154u, "DW_REG_TILECFG"),
}
