[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
[*] Sun Jul 19 02:25:46 2020
[*]
[dumpfile] "/home/qmppmq/riscv/ri5cy/verilator-model/model.vcd"
[dumpfile_mtime] "Sat Jul 18 07:49:12 2020"
[dumpfile_size] 1047454
[savefile] "/home/qmppmq/riscv/ri5cy/verilator-model/baocun.vcd"
[timestart] 852
[size] 1853 1025
[pos] -1 -1
*-4.058894 866 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.top.
[treeopen] TOP.top.riscv_core_i.
[treeopen] TOP.top.riscv_core_i.ex_stage_i.
[sst_width] 223
[signals_width] 469
[sst_expanded] 1
[sst_vpaned_height] 301
@22
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.ymax[67:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w0[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w1[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w2[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w3[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w4[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w5[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w6[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w7[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.w8[31:0]
@28
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.clk
@22
TOP.top.riscv_core_i.if_stage_i.instr_rdata_id_o[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.y0[67:0]
@24
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.y1[67:0]
@22
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.y2[67:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.y3[67:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.ymax[67:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.operand_i1[31:0]
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.operand_i2[31:0]
@28
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.operator_i[2:0]
@22
TOP.top.riscv_core_i.ex_stage_i.riscv_mac_ops_i.con_data[511:0]
@28
TOP.riscv_defines.MUL_MAC32[2:0]
TOP.riscv_defines.MUL_MSU32[2:0]
TOP.riscv_defines.VEC_MODE32[1:0]
@22
TOP.top.riscv_core_i.ex_stage_i.alu_i.shift_op_a_32[63:0]
TOP.top.riscv_core_i.ex_stage_i.mult_i.short_op_c[32:0]
@28
TOP.top.riscv_core_i.ex_stage_i.mult_i.short_mac_msb0
TOP.top.riscv_core_i.ex_stage_i.mult_i.short_mac_msb1
TOP.top.riscv_core_i.ex_stage_i.mult_i.short_mac_msb0
TOP.top.riscv_core_i.ex_stage_i.mult_i.short_mac_msb0
TOP.top.riscv_core_i.ex_stage_i.mult_i.short_mac_msb0
TOP.top.riscv_core_i.ex_stage_i.mult_i.short_mac_msb0
[pattern_trace] 1
[pattern_trace] 0
