
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsfreeze_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b60 <.init>:
  400b60:	stp	x29, x30, [sp, #-16]!
  400b64:	mov	x29, sp
  400b68:	bl	400db0 <ferror@plt+0x60>
  400b6c:	ldp	x29, x30, [sp], #16
  400b70:	ret

Disassembly of section .plt:

0000000000400b80 <_exit@plt-0x20>:
  400b80:	stp	x16, x30, [sp, #-16]!
  400b84:	adrp	x16, 411000 <ferror@plt+0x102b0>
  400b88:	ldr	x17, [x16, #4088]
  400b8c:	add	x16, x16, #0xff8
  400b90:	br	x17
  400b94:	nop
  400b98:	nop
  400b9c:	nop

0000000000400ba0 <_exit@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400ba4:	ldr	x17, [x16]
  400ba8:	add	x16, x16, #0x0
  400bac:	br	x17

0000000000400bb0 <fputs@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bb4:	ldr	x17, [x16, #8]
  400bb8:	add	x16, x16, #0x8
  400bbc:	br	x17

0000000000400bc0 <exit@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bc4:	ldr	x17, [x16, #16]
  400bc8:	add	x16, x16, #0x10
  400bcc:	br	x17

0000000000400bd0 <dup@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bd4:	ldr	x17, [x16, #24]
  400bd8:	add	x16, x16, #0x18
  400bdc:	br	x17

0000000000400be0 <__cxa_atexit@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400be4:	ldr	x17, [x16, #32]
  400be8:	add	x16, x16, #0x20
  400bec:	br	x17

0000000000400bf0 <fputc@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400bf4:	ldr	x17, [x16, #40]
  400bf8:	add	x16, x16, #0x28
  400bfc:	br	x17

0000000000400c00 <fileno@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c04:	ldr	x17, [x16, #48]
  400c08:	add	x16, x16, #0x30
  400c0c:	br	x17

0000000000400c10 <open@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c14:	ldr	x17, [x16, #56]
  400c18:	add	x16, x16, #0x38
  400c1c:	br	x17

0000000000400c20 <bindtextdomain@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c24:	ldr	x17, [x16, #64]
  400c28:	add	x16, x16, #0x40
  400c2c:	br	x17

0000000000400c30 <__libc_start_main@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c34:	ldr	x17, [x16, #72]
  400c38:	add	x16, x16, #0x48
  400c3c:	br	x17

0000000000400c40 <close@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c44:	ldr	x17, [x16, #80]
  400c48:	add	x16, x16, #0x50
  400c4c:	br	x17

0000000000400c50 <__gmon_start__@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c54:	ldr	x17, [x16, #88]
  400c58:	add	x16, x16, #0x58
  400c5c:	br	x17

0000000000400c60 <abort@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c64:	ldr	x17, [x16, #96]
  400c68:	add	x16, x16, #0x60
  400c6c:	br	x17

0000000000400c70 <textdomain@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c74:	ldr	x17, [x16, #104]
  400c78:	add	x16, x16, #0x68
  400c7c:	br	x17

0000000000400c80 <getopt_long@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c84:	ldr	x17, [x16, #112]
  400c88:	add	x16, x16, #0x70
  400c8c:	br	x17

0000000000400c90 <warn@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400c94:	ldr	x17, [x16, #120]
  400c98:	add	x16, x16, #0x78
  400c9c:	br	x17

0000000000400ca0 <fflush@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400ca4:	ldr	x17, [x16, #128]
  400ca8:	add	x16, x16, #0x80
  400cac:	br	x17

0000000000400cb0 <warnx@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cb4:	ldr	x17, [x16, #136]
  400cb8:	add	x16, x16, #0x88
  400cbc:	br	x17

0000000000400cc0 <__fxstat@plt>:
  400cc0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cc4:	ldr	x17, [x16, #144]
  400cc8:	add	x16, x16, #0x90
  400ccc:	br	x17

0000000000400cd0 <dcgettext@plt>:
  400cd0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cd4:	ldr	x17, [x16, #152]
  400cd8:	add	x16, x16, #0x98
  400cdc:	br	x17

0000000000400ce0 <errx@plt>:
  400ce0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400ce4:	ldr	x17, [x16, #160]
  400ce8:	add	x16, x16, #0xa0
  400cec:	br	x17

0000000000400cf0 <printf@plt>:
  400cf0:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400cf4:	ldr	x17, [x16, #168]
  400cf8:	add	x16, x16, #0xa8
  400cfc:	br	x17

0000000000400d00 <__errno_location@plt>:
  400d00:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d04:	ldr	x17, [x16, #176]
  400d08:	add	x16, x16, #0xb0
  400d0c:	br	x17

0000000000400d10 <fprintf@plt>:
  400d10:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d14:	ldr	x17, [x16, #184]
  400d18:	add	x16, x16, #0xb8
  400d1c:	br	x17

0000000000400d20 <err@plt>:
  400d20:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d24:	ldr	x17, [x16, #192]
  400d28:	add	x16, x16, #0xc0
  400d2c:	br	x17

0000000000400d30 <ioctl@plt>:
  400d30:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d34:	ldr	x17, [x16, #200]
  400d38:	add	x16, x16, #0xc8
  400d3c:	br	x17

0000000000400d40 <setlocale@plt>:
  400d40:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d44:	ldr	x17, [x16, #208]
  400d48:	add	x16, x16, #0xd0
  400d4c:	br	x17

0000000000400d50 <ferror@plt>:
  400d50:	adrp	x16, 412000 <ferror@plt+0x112b0>
  400d54:	ldr	x17, [x16, #216]
  400d58:	add	x16, x16, #0xd8
  400d5c:	br	x17

Disassembly of section .text:

0000000000400d60 <.text>:
  400d60:	mov	x29, #0x0                   	// #0
  400d64:	mov	x30, #0x0                   	// #0
  400d68:	mov	x5, x0
  400d6c:	ldr	x1, [sp]
  400d70:	add	x2, sp, #0x8
  400d74:	mov	x6, sp
  400d78:	movz	x0, #0x0, lsl #48
  400d7c:	movk	x0, #0x0, lsl #32
  400d80:	movk	x0, #0x40, lsl #16
  400d84:	movk	x0, #0xeb0
  400d88:	movz	x3, #0x0, lsl #48
  400d8c:	movk	x3, #0x0, lsl #32
  400d90:	movk	x3, #0x40, lsl #16
  400d94:	movk	x3, #0x1578
  400d98:	movz	x4, #0x0, lsl #48
  400d9c:	movk	x4, #0x0, lsl #32
  400da0:	movk	x4, #0x40, lsl #16
  400da4:	movk	x4, #0x15f8
  400da8:	bl	400c30 <__libc_start_main@plt>
  400dac:	bl	400c60 <abort@plt>
  400db0:	adrp	x0, 411000 <ferror@plt+0x102b0>
  400db4:	ldr	x0, [x0, #4064]
  400db8:	cbz	x0, 400dc0 <ferror@plt+0x70>
  400dbc:	b	400c50 <__gmon_start__@plt>
  400dc0:	ret
  400dc4:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400dc8:	add	x0, x0, #0xf0
  400dcc:	adrp	x1, 412000 <ferror@plt+0x112b0>
  400dd0:	add	x1, x1, #0xf0
  400dd4:	cmp	x0, x1
  400dd8:	b.eq	400e0c <ferror@plt+0xbc>  // b.none
  400ddc:	stp	x29, x30, [sp, #-32]!
  400de0:	mov	x29, sp
  400de4:	adrp	x0, 401000 <ferror@plt+0x2b0>
  400de8:	ldr	x0, [x0, #1592]
  400dec:	str	x0, [sp, #24]
  400df0:	mov	x1, x0
  400df4:	cbz	x1, 400e04 <ferror@plt+0xb4>
  400df8:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400dfc:	add	x0, x0, #0xf0
  400e00:	blr	x1
  400e04:	ldp	x29, x30, [sp], #32
  400e08:	ret
  400e0c:	ret
  400e10:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400e14:	add	x0, x0, #0xf0
  400e18:	adrp	x1, 412000 <ferror@plt+0x112b0>
  400e1c:	add	x1, x1, #0xf0
  400e20:	sub	x0, x0, x1
  400e24:	lsr	x1, x0, #63
  400e28:	add	x0, x1, x0, asr #3
  400e2c:	cmp	xzr, x0, asr #1
  400e30:	b.eq	400e68 <ferror@plt+0x118>  // b.none
  400e34:	stp	x29, x30, [sp, #-32]!
  400e38:	mov	x29, sp
  400e3c:	asr	x1, x0, #1
  400e40:	adrp	x0, 401000 <ferror@plt+0x2b0>
  400e44:	ldr	x0, [x0, #1600]
  400e48:	str	x0, [sp, #24]
  400e4c:	mov	x2, x0
  400e50:	cbz	x2, 400e60 <ferror@plt+0x110>
  400e54:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400e58:	add	x0, x0, #0xf0
  400e5c:	blr	x2
  400e60:	ldp	x29, x30, [sp], #32
  400e64:	ret
  400e68:	ret
  400e6c:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400e70:	ldrb	w0, [x0, #272]
  400e74:	cbnz	w0, 400e98 <ferror@plt+0x148>
  400e78:	stp	x29, x30, [sp, #-16]!
  400e7c:	mov	x29, sp
  400e80:	bl	400dc4 <ferror@plt+0x74>
  400e84:	adrp	x0, 412000 <ferror@plt+0x112b0>
  400e88:	mov	w1, #0x1                   	// #1
  400e8c:	strb	w1, [x0, #272]
  400e90:	ldp	x29, x30, [sp], #16
  400e94:	ret
  400e98:	ret
  400e9c:	stp	x29, x30, [sp, #-16]!
  400ea0:	mov	x29, sp
  400ea4:	bl	400e10 <ferror@plt+0xc0>
  400ea8:	ldp	x29, x30, [sp], #16
  400eac:	ret
  400eb0:	sub	sp, sp, #0xd0
  400eb4:	stp	x20, x19, [sp, #192]
  400eb8:	mov	x19, x1
  400ebc:	adrp	x1, 401000 <ferror@plt+0x2b0>
  400ec0:	stp	x29, x30, [sp, #128]
  400ec4:	add	x29, sp, #0x80
  400ec8:	mov	w20, w0
  400ecc:	add	x1, x1, #0x932
  400ed0:	mov	w0, #0x6                   	// #6
  400ed4:	str	x25, [sp, #144]
  400ed8:	stp	x24, x23, [sp, #160]
  400edc:	stp	x22, x21, [sp, #176]
  400ee0:	str	xzr, [x29, #24]
  400ee4:	bl	400d40 <setlocale@plt>
  400ee8:	adrp	x21, 401000 <ferror@plt+0x2b0>
  400eec:	add	x21, x21, #0x791
  400ef0:	adrp	x1, 401000 <ferror@plt+0x2b0>
  400ef4:	add	x1, x1, #0x79c
  400ef8:	mov	x0, x21
  400efc:	bl	400c20 <bindtextdomain@plt>
  400f00:	mov	x0, x21
  400f04:	bl	400c70 <textdomain@plt>
  400f08:	bl	4011b0 <ferror@plt+0x460>
  400f0c:	adrp	x2, 401000 <ferror@plt+0x2b0>
  400f10:	adrp	x3, 401000 <ferror@plt+0x2b0>
  400f14:	add	x2, x2, #0x7ae
  400f18:	add	x3, x3, #0x668
  400f1c:	mov	w0, w20
  400f20:	mov	x1, x19
  400f24:	mov	x4, xzr
  400f28:	bl	400c80 <getopt_long@plt>
  400f2c:	cmn	w0, #0x1
  400f30:	b.eq	400fac <ferror@plt+0x25c>  // b.none
  400f34:	adrp	x25, 401000 <ferror@plt+0x2b0>
  400f38:	adrp	x21, 401000 <ferror@plt+0x2b0>
  400f3c:	adrp	x22, 401000 <ferror@plt+0x2b0>
  400f40:	mov	w23, w0
  400f44:	add	x25, x25, #0x648
  400f48:	add	x21, x21, #0x7ae
  400f4c:	add	x22, x22, #0x668
  400f50:	b	400f78 <ferror@plt+0x228>
  400f54:	mov	w0, w20
  400f58:	mov	x1, x19
  400f5c:	mov	x2, x21
  400f60:	mov	x3, x22
  400f64:	mov	x4, xzr
  400f68:	bl	400c80 <getopt_long@plt>
  400f6c:	mov	w23, w0
  400f70:	cmn	w0, #0x1
  400f74:	b.eq	400fb0 <ferror@plt+0x260>  // b.none
  400f78:	add	x1, x29, #0x18
  400f7c:	mov	w0, w23
  400f80:	bl	4011cc <ferror@plt+0x47c>
  400f84:	sub	w8, w23, #0x56
  400f88:	cmp	w8, #0x1f
  400f8c:	b.hi	401150 <ferror@plt+0x400>  // b.pmore
  400f90:	adr	x9, 400f54 <ferror@plt+0x204>
  400f94:	ldrb	w10, [x25, x8]
  400f98:	add	x9, x9, x10, lsl #2
  400f9c:	mov	w24, #0x1                   	// #1
  400fa0:	br	x9
  400fa4:	mov	w24, #0x2                   	// #2
  400fa8:	b	400f54 <ferror@plt+0x204>
  400fac:	mov	w24, wzr
  400fb0:	cbz	w24, 40110c <ferror@plt+0x3bc>
  400fb4:	adrp	x9, 412000 <ferror@plt+0x112b0>
  400fb8:	ldrsw	x8, [x9, #248]
  400fbc:	cmp	w8, w20
  400fc0:	b.eq	401118 <ferror@plt+0x3c8>  // b.none
  400fc4:	add	w10, w8, #0x1
  400fc8:	cmp	w10, w20
  400fcc:	str	w10, [x9, #248]
  400fd0:	b.ne	401138 <ferror@plt+0x3e8>  // b.any
  400fd4:	ldr	x20, [x19, x8, lsl #3]
  400fd8:	mov	w1, wzr
  400fdc:	mov	x0, x20
  400fe0:	bl	400c10 <open@plt>
  400fe4:	tbnz	w0, #31, 401188 <ferror@plt+0x438>
  400fe8:	mov	x1, sp
  400fec:	mov	w19, w0
  400ff0:	bl	401610 <ferror@plt+0x8c0>
  400ff4:	cmn	w0, #0x1
  400ff8:	b.eq	401040 <ferror@plt+0x2f0>  // b.none
  400ffc:	ldr	w8, [sp, #16]
  401000:	and	w8, w8, #0xf000
  401004:	cmp	w8, #0x4, lsl #12
  401008:	b.ne	40104c <ferror@plt+0x2fc>  // b.any
  40100c:	cmp	w24, #0x2
  401010:	b.eq	40106c <ferror@plt+0x31c>  // b.none
  401014:	cmp	w24, #0x1
  401018:	b.ne	4011ac <ferror@plt+0x45c>  // b.any
  40101c:	mov	w1, #0x5877                	// #22647
  401020:	movk	w1, #0xc004, lsl #16
  401024:	mov	w0, w19
  401028:	mov	w2, wzr
  40102c:	bl	400d30 <ioctl@plt>
  401030:	cbz	w0, 4010d0 <ferror@plt+0x380>
  401034:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401038:	add	x1, x1, #0x88e
  40103c:	b	401090 <ferror@plt+0x340>
  401040:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401044:	add	x1, x1, #0x865
  401048:	b	401090 <ferror@plt+0x340>
  40104c:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401050:	add	x1, x1, #0x877
  401054:	mov	w2, #0x5                   	// #5
  401058:	mov	x0, xzr
  40105c:	bl	400cd0 <dcgettext@plt>
  401060:	mov	x1, x20
  401064:	bl	400cb0 <warnx@plt>
  401068:	b	4010a4 <ferror@plt+0x354>
  40106c:	mov	w8, #0x5877                	// #22647
  401070:	movk	w8, #0xc004, lsl #16
  401074:	add	x1, x8, #0x1
  401078:	mov	w0, w19
  40107c:	mov	w2, wzr
  401080:	bl	400d30 <ioctl@plt>
  401084:	cbz	w0, 4010d0 <ferror@plt+0x380>
  401088:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40108c:	add	x1, x1, #0x8a0
  401090:	mov	w2, #0x5                   	// #5
  401094:	mov	x0, xzr
  401098:	bl	400cd0 <dcgettext@plt>
  40109c:	mov	x1, x20
  4010a0:	bl	400c90 <warn@plt>
  4010a4:	mov	w20, #0x1                   	// #1
  4010a8:	mov	w0, w19
  4010ac:	bl	400c40 <close@plt>
  4010b0:	mov	w0, w20
  4010b4:	ldp	x20, x19, [sp, #192]
  4010b8:	ldp	x22, x21, [sp, #176]
  4010bc:	ldp	x24, x23, [sp, #160]
  4010c0:	ldr	x25, [sp, #144]
  4010c4:	ldp	x29, x30, [sp, #128]
  4010c8:	add	sp, sp, #0xd0
  4010cc:	ret
  4010d0:	mov	w20, wzr
  4010d4:	b	4010a8 <ferror@plt+0x358>
  4010d8:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4010dc:	add	x1, x1, #0x7b3
  4010e0:	mov	w2, #0x5                   	// #5
  4010e4:	mov	x0, xzr
  4010e8:	bl	400cd0 <dcgettext@plt>
  4010ec:	adrp	x8, 412000 <ferror@plt+0x112b0>
  4010f0:	ldr	x1, [x8, #264]
  4010f4:	adrp	x2, 401000 <ferror@plt+0x2b0>
  4010f8:	add	x2, x2, #0x7bf
  4010fc:	bl	400cf0 <printf@plt>
  401100:	mov	w0, wzr
  401104:	bl	400bc0 <exit@plt>
  401108:	bl	4012e8 <ferror@plt+0x598>
  40110c:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401110:	add	x1, x1, #0x7f8
  401114:	b	401120 <ferror@plt+0x3d0>
  401118:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40111c:	add	x1, x1, #0x821
  401120:	mov	w2, #0x5                   	// #5
  401124:	mov	x0, xzr
  401128:	bl	400cd0 <dcgettext@plt>
  40112c:	mov	x1, x0
  401130:	mov	w0, #0x1                   	// #1
  401134:	bl	400ce0 <errx@plt>
  401138:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40113c:	add	x1, x1, #0x837
  401140:	mov	w2, #0x5                   	// #5
  401144:	mov	x0, xzr
  401148:	bl	400cd0 <dcgettext@plt>
  40114c:	bl	400cb0 <warnx@plt>
  401150:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401154:	ldr	x19, [x8, #240]
  401158:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40115c:	add	x1, x1, #0x7d1
  401160:	mov	w2, #0x5                   	// #5
  401164:	mov	x0, xzr
  401168:	bl	400cd0 <dcgettext@plt>
  40116c:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401170:	ldr	x2, [x8, #264]
  401174:	mov	x1, x0
  401178:	mov	x0, x19
  40117c:	bl	400d10 <fprintf@plt>
  401180:	mov	w0, #0x1                   	// #1
  401184:	bl	400bc0 <exit@plt>
  401188:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40118c:	add	x1, x1, #0x856
  401190:	mov	w2, #0x5                   	// #5
  401194:	mov	x0, xzr
  401198:	bl	400cd0 <dcgettext@plt>
  40119c:	mov	x1, x0
  4011a0:	mov	w0, #0x1                   	// #1
  4011a4:	mov	x2, x20
  4011a8:	bl	400d20 <err@plt>
  4011ac:	bl	400c60 <abort@plt>
  4011b0:	stp	x29, x30, [sp, #-16]!
  4011b4:	adrp	x0, 401000 <ferror@plt+0x2b0>
  4011b8:	add	x0, x0, #0x440
  4011bc:	mov	x29, sp
  4011c0:	bl	401600 <ferror@plt+0x8b0>
  4011c4:	ldp	x29, x30, [sp], #16
  4011c8:	ret
  4011cc:	stp	x29, x30, [sp, #-64]!
  4011d0:	cmp	w0, #0x66
  4011d4:	stp	x24, x23, [sp, #16]
  4011d8:	stp	x22, x21, [sp, #32]
  4011dc:	stp	x20, x19, [sp, #48]
  4011e0:	mov	x29, sp
  4011e4:	b.lt	4012d4 <ferror@plt+0x584>  // b.tstop
  4011e8:	adrp	x8, 401000 <ferror@plt+0x2b0>
  4011ec:	mov	w9, #0x66                  	// #102
  4011f0:	add	x8, x8, #0x70c
  4011f4:	cmp	w9, w0
  4011f8:	b.eq	401210 <ferror@plt+0x4c0>  // b.none
  4011fc:	ldr	w9, [x8], #4
  401200:	cbz	w9, 4012d4 <ferror@plt+0x584>
  401204:	cmp	w9, w0
  401208:	b.le	4011f4 <ferror@plt+0x4a4>
  40120c:	b	4012d4 <ferror@plt+0x584>
  401210:	ldr	w8, [x1]
  401214:	cbz	w8, 4012d0 <ferror@plt+0x580>
  401218:	cmp	w8, w0
  40121c:	b.eq	4012d4 <ferror@plt+0x584>  // b.none
  401220:	adrp	x22, 412000 <ferror@plt+0x112b0>
  401224:	ldr	x19, [x22, #240]
  401228:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40122c:	add	x1, x1, #0x8c0
  401230:	mov	w2, #0x5                   	// #5
  401234:	mov	x0, xzr
  401238:	bl	400cd0 <dcgettext@plt>
  40123c:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401240:	ldr	x2, [x8, #264]
  401244:	mov	x1, x0
  401248:	mov	x0, x19
  40124c:	bl	400d10 <fprintf@plt>
  401250:	adrp	x24, 401000 <ferror@plt+0x2b0>
  401254:	adrp	x19, 401000 <ferror@plt+0x2b0>
  401258:	adrp	x20, 401000 <ferror@plt+0x2b0>
  40125c:	mov	x23, xzr
  401260:	add	x24, x24, #0x708
  401264:	add	x19, x19, #0x8e8
  401268:	add	x20, x20, #0x8e2
  40126c:	ldr	w21, [x24, x23]
  401270:	cbz	w21, 4012bc <ferror@plt+0x56c>
  401274:	mov	w0, w21
  401278:	bl	401528 <ferror@plt+0x7d8>
  40127c:	cbnz	x0, 4012a0 <ferror@plt+0x550>
  401280:	mov	w0, w21
  401284:	bl	401564 <ferror@plt+0x814>
  401288:	cbz	w0, 4012b0 <ferror@plt+0x560>
  40128c:	ldr	x0, [x22, #240]
  401290:	mov	x1, x19
  401294:	mov	w2, w21
  401298:	bl	400d10 <fprintf@plt>
  40129c:	b	4012b0 <ferror@plt+0x560>
  4012a0:	mov	x2, x0
  4012a4:	ldr	x0, [x22, #240]
  4012a8:	mov	x1, x20
  4012ac:	bl	400d10 <fprintf@plt>
  4012b0:	add	x23, x23, #0x4
  4012b4:	cmp	x23, #0x3c
  4012b8:	b.ne	40126c <ferror@plt+0x51c>  // b.any
  4012bc:	ldr	x1, [x22, #240]
  4012c0:	mov	w0, #0xa                   	// #10
  4012c4:	bl	400bf0 <fputc@plt>
  4012c8:	mov	w0, #0x1                   	// #1
  4012cc:	bl	400bc0 <exit@plt>
  4012d0:	str	w0, [x1]
  4012d4:	ldp	x20, x19, [sp, #48]
  4012d8:	ldp	x22, x21, [sp, #32]
  4012dc:	ldp	x24, x23, [sp, #16]
  4012e0:	ldp	x29, x30, [sp], #64
  4012e4:	ret
  4012e8:	stp	x29, x30, [sp, #-32]!
  4012ec:	adrp	x8, 412000 <ferror@plt+0x112b0>
  4012f0:	str	x19, [sp, #16]
  4012f4:	ldr	x19, [x8, #256]
  4012f8:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4012fc:	add	x1, x1, #0x8ed
  401300:	mov	w2, #0x5                   	// #5
  401304:	mov	x0, xzr
  401308:	mov	x29, sp
  40130c:	bl	400cd0 <dcgettext@plt>
  401310:	mov	x1, x19
  401314:	bl	400bb0 <fputs@plt>
  401318:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40131c:	add	x1, x1, #0x8f6
  401320:	mov	w2, #0x5                   	// #5
  401324:	mov	x0, xzr
  401328:	bl	400cd0 <dcgettext@plt>
  40132c:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401330:	ldr	x2, [x8, #264]
  401334:	mov	x1, x0
  401338:	mov	x0, x19
  40133c:	bl	400d10 <fprintf@plt>
  401340:	mov	w0, #0xa                   	// #10
  401344:	mov	x1, x19
  401348:	bl	400bf0 <fputc@plt>
  40134c:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401350:	add	x1, x1, #0x912
  401354:	mov	w2, #0x5                   	// #5
  401358:	mov	x0, xzr
  40135c:	bl	400cd0 <dcgettext@plt>
  401360:	mov	x1, x19
  401364:	bl	400bb0 <fputs@plt>
  401368:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40136c:	add	x1, x1, #0x933
  401370:	mov	w2, #0x5                   	// #5
  401374:	mov	x0, xzr
  401378:	bl	400cd0 <dcgettext@plt>
  40137c:	mov	x1, x19
  401380:	bl	400bb0 <fputs@plt>
  401384:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401388:	add	x1, x1, #0x93e
  40138c:	mov	w2, #0x5                   	// #5
  401390:	mov	x0, xzr
  401394:	bl	400cd0 <dcgettext@plt>
  401398:	mov	x1, x19
  40139c:	bl	400bb0 <fputs@plt>
  4013a0:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4013a4:	add	x1, x1, #0x968
  4013a8:	mov	w2, #0x5                   	// #5
  4013ac:	mov	x0, xzr
  4013b0:	bl	400cd0 <dcgettext@plt>
  4013b4:	mov	x1, x19
  4013b8:	bl	400bb0 <fputs@plt>
  4013bc:	mov	w0, #0xa                   	// #10
  4013c0:	mov	x1, x19
  4013c4:	bl	400bf0 <fputc@plt>
  4013c8:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4013cc:	add	x1, x1, #0x9b1
  4013d0:	mov	w2, #0x5                   	// #5
  4013d4:	mov	x0, xzr
  4013d8:	bl	400cd0 <dcgettext@plt>
  4013dc:	adrp	x1, 401000 <ferror@plt+0x2b0>
  4013e0:	mov	x19, x0
  4013e4:	add	x1, x1, #0x9d2
  4013e8:	mov	w2, #0x5                   	// #5
  4013ec:	mov	x0, xzr
  4013f0:	bl	400cd0 <dcgettext@plt>
  4013f4:	mov	x4, x0
  4013f8:	adrp	x0, 401000 <ferror@plt+0x2b0>
  4013fc:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401400:	adrp	x3, 401000 <ferror@plt+0x2b0>
  401404:	add	x0, x0, #0x994
  401408:	add	x1, x1, #0x9a5
  40140c:	add	x3, x3, #0x9c3
  401410:	mov	x2, x19
  401414:	bl	400cf0 <printf@plt>
  401418:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40141c:	add	x1, x1, #0x9e2
  401420:	mov	w2, #0x5                   	// #5
  401424:	mov	x0, xzr
  401428:	bl	400cd0 <dcgettext@plt>
  40142c:	adrp	x1, 401000 <ferror@plt+0x2b0>
  401430:	add	x1, x1, #0x9fd
  401434:	bl	400cf0 <printf@plt>
  401438:	mov	w0, wzr
  40143c:	bl	400bc0 <exit@plt>
  401440:	stp	x29, x30, [sp, #-32]!
  401444:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401448:	ldr	x0, [x8, #256]
  40144c:	str	x19, [sp, #16]
  401450:	mov	x29, sp
  401454:	bl	4014bc <ferror@plt+0x76c>
  401458:	cbz	w0, 40146c <ferror@plt+0x71c>
  40145c:	bl	400d00 <__errno_location@plt>
  401460:	ldr	w8, [x0]
  401464:	cmp	w8, #0x20
  401468:	b.ne	401488 <ferror@plt+0x738>  // b.any
  40146c:	adrp	x8, 412000 <ferror@plt+0x112b0>
  401470:	ldr	x0, [x8, #240]
  401474:	bl	4014bc <ferror@plt+0x76c>
  401478:	cbnz	w0, 4014a8 <ferror@plt+0x758>
  40147c:	ldr	x19, [sp, #16]
  401480:	ldp	x29, x30, [sp], #32
  401484:	ret
  401488:	adrp	x1, 401000 <ferror@plt+0x2b0>
  40148c:	add	x1, x1, #0x8b4
  401490:	mov	w2, #0x5                   	// #5
  401494:	mov	x0, xzr
  401498:	mov	w19, w8
  40149c:	bl	400cd0 <dcgettext@plt>
  4014a0:	cbnz	w19, 4014b0 <ferror@plt+0x760>
  4014a4:	bl	400cb0 <warnx@plt>
  4014a8:	mov	w0, #0x1                   	// #1
  4014ac:	bl	400ba0 <_exit@plt>
  4014b0:	bl	400c90 <warn@plt>
  4014b4:	mov	w0, #0x1                   	// #1
  4014b8:	bl	400ba0 <_exit@plt>
  4014bc:	stp	x29, x30, [sp, #-32]!
  4014c0:	stp	x20, x19, [sp, #16]
  4014c4:	mov	x29, sp
  4014c8:	mov	x20, x0
  4014cc:	bl	400d00 <__errno_location@plt>
  4014d0:	mov	x19, x0
  4014d4:	str	wzr, [x0]
  4014d8:	mov	x0, x20
  4014dc:	bl	400d50 <ferror@plt>
  4014e0:	cbnz	w0, 4014f0 <ferror@plt+0x7a0>
  4014e4:	mov	x0, x20
  4014e8:	bl	400ca0 <fflush@plt>
  4014ec:	cbz	w0, 401508 <ferror@plt+0x7b8>
  4014f0:	ldr	w8, [x19]
  4014f4:	cmp	w8, #0x9
  4014f8:	csetm	w0, ne  // ne = any
  4014fc:	ldp	x20, x19, [sp, #16]
  401500:	ldp	x29, x30, [sp], #32
  401504:	ret
  401508:	mov	x0, x20
  40150c:	bl	400c00 <fileno@plt>
  401510:	tbnz	w0, #31, 4014f0 <ferror@plt+0x7a0>
  401514:	bl	400bd0 <dup@plt>
  401518:	tbnz	w0, #31, 4014f0 <ferror@plt+0x7a0>
  40151c:	bl	400c40 <close@plt>
  401520:	cbnz	w0, 4014f0 <ferror@plt+0x7a0>
  401524:	b	4014fc <ferror@plt+0x7ac>
  401528:	cmp	w0, #0x68
  40152c:	b.ne	40153c <ferror@plt+0x7ec>  // b.any
  401530:	adrp	x0, 401000 <ferror@plt+0x2b0>
  401534:	add	x0, x0, #0x9be
  401538:	ret
  40153c:	adrp	x9, 401000 <ferror@plt+0x2b0>
  401540:	mov	w8, w0
  401544:	add	x9, x9, #0x688
  401548:	ldr	x0, [x9]
  40154c:	cbz	x0, 401560 <ferror@plt+0x810>
  401550:	ldr	w10, [x9, #24]
  401554:	add	x9, x9, #0x20
  401558:	cmp	w10, w8
  40155c:	b.ne	401548 <ferror@plt+0x7f8>  // b.any
  401560:	ret
  401564:	sub	w8, w0, #0x21
  401568:	cmp	w8, #0x5e
  40156c:	cset	w0, cc  // cc = lo, ul, last
  401570:	ret
  401574:	nop
  401578:	stp	x29, x30, [sp, #-64]!
  40157c:	mov	x29, sp
  401580:	stp	x19, x20, [sp, #16]
  401584:	adrp	x20, 411000 <ferror@plt+0x102b0>
  401588:	add	x20, x20, #0xdf0
  40158c:	stp	x21, x22, [sp, #32]
  401590:	adrp	x21, 411000 <ferror@plt+0x102b0>
  401594:	add	x21, x21, #0xde8
  401598:	sub	x20, x20, x21
  40159c:	mov	w22, w0
  4015a0:	stp	x23, x24, [sp, #48]
  4015a4:	mov	x23, x1
  4015a8:	mov	x24, x2
  4015ac:	bl	400b60 <_exit@plt-0x40>
  4015b0:	cmp	xzr, x20, asr #3
  4015b4:	b.eq	4015e0 <ferror@plt+0x890>  // b.none
  4015b8:	asr	x20, x20, #3
  4015bc:	mov	x19, #0x0                   	// #0
  4015c0:	ldr	x3, [x21, x19, lsl #3]
  4015c4:	mov	x2, x24
  4015c8:	add	x19, x19, #0x1
  4015cc:	mov	x1, x23
  4015d0:	mov	w0, w22
  4015d4:	blr	x3
  4015d8:	cmp	x20, x19
  4015dc:	b.ne	4015c0 <ferror@plt+0x870>  // b.any
  4015e0:	ldp	x19, x20, [sp, #16]
  4015e4:	ldp	x21, x22, [sp, #32]
  4015e8:	ldp	x23, x24, [sp, #48]
  4015ec:	ldp	x29, x30, [sp], #64
  4015f0:	ret
  4015f4:	nop
  4015f8:	ret
  4015fc:	nop
  401600:	adrp	x2, 412000 <ferror@plt+0x112b0>
  401604:	mov	x1, #0x0                   	// #0
  401608:	ldr	x2, [x2, #232]
  40160c:	b	400be0 <__cxa_atexit@plt>
  401610:	mov	x2, x1
  401614:	mov	w1, w0
  401618:	mov	w0, #0x0                   	// #0
  40161c:	b	400cc0 <__fxstat@plt>

Disassembly of section .fini:

0000000000401620 <.fini>:
  401620:	stp	x29, x30, [sp, #-16]!
  401624:	mov	x29, sp
  401628:	ldp	x29, x30, [sp], #16
  40162c:	ret
