Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 18 19:44:47 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AutomobileControllerSys_timing_summary_routed.rpt -pb AutomobileControllerSys_timing_summary_routed.pb -rpx AutomobileControllerSys_timing_summary_routed.rpx -warn_on_violation
| Design       : AutomobileControllerSys
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CT
                            (input port)
  Destination:            R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 5.466ns (53.244%)  route 4.800ns (46.756%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  CT (IN)
                         net (fo=0)                   0.000     0.000    CT
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  CT_IBUF_inst/O
                         net (fo=2, routed)           2.504     3.978    CT_IBUF
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.150     4.128 r  R_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.296     6.425    R_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.842    10.267 r  R_OBUF_inst/O
                         net (fo=0)                   0.000    10.267    R
    Y14                                                               r  R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CT
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 5.126ns (52.801%)  route 4.582ns (47.199%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  CT (IN)
                         net (fo=0)                   0.000     0.000    CT
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  CT_IBUF_inst/O
                         net (fo=2, routed)           2.504     3.978    CT_IBUF
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.102 r  Y[1]_INST_0_i_1/O
                         net (fo=2, routed)           2.078     6.180    Y[1]_INST_0_i_1_n_0
    W18                  OBUF (Prop_obuf_I_O)         3.528     9.708 r  Y[1]_INST_0/O
                         net (fo=0)                   0.000     9.708    Y[1]
    W18                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CT
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 5.129ns (53.959%)  route 4.376ns (46.041%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  CT (IN)
                         net (fo=0)                   0.000     0.000    CT
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  CT_IBUF_inst/O
                         net (fo=2, routed)           2.504     3.978    CT_IBUF
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.102 r  Y[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.872     5.975    Y[1]_INST_0_i_1_n_0
    W16                  OBUF (Prop_obuf_I_O)         3.531     9.505 r  Y[0]_INST_0/O
                         net (fo=0)                   0.000     9.505    Y[0]
    W16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CL
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.496ns (64.351%)  route 0.829ns (35.649%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  CL (IN)
                         net (fo=0)                   0.000     0.000    CL
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CL_IBUF_inst/O
                         net (fo=2, routed)           0.401     0.620    CL_IBUF
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.665 r  Y[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.427     1.093    Y[1]_INST_0_i_1_n_0
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.324 r  Y[0]_INST_0/O
                         net (fo=0)                   0.000     2.324    Y[0]
    W16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CL
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.493ns (61.910%)  route 0.918ns (38.090%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  CL (IN)
                         net (fo=0)                   0.000     0.000    CL
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CL_IBUF_inst/O
                         net (fo=2, routed)           0.401     0.620    CL_IBUF
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.665 r  Y[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.517     1.182    Y[1]_INST_0_i_1_n_0
    W18                  OBUF (Prop_obuf_I_O)         1.229     2.411 r  Y[1]_INST_0/O
                         net (fo=0)                   0.000     2.411    Y[1]
    W18                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CL
                            (input port)
  Destination:            R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.669ns (62.404%)  route 1.006ns (37.596%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  CL (IN)
                         net (fo=0)                   0.000     0.000    CL
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CL_IBUF_inst/O
                         net (fo=2, routed)           0.401     0.620    CL_IBUF
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.048     0.668 r  R_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.604     1.273    R_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.402     2.675 r  R_OBUF_inst/O
                         net (fo=0)                   0.000     2.675    R
    Y14                                                               r  R (OUT)
  -------------------------------------------------------------------    -------------------





