include makevariables

all:
	$(MAKE) -C src/obj $(obj)
	$(MAKE) -C src/bin $(bin)

bin:
	$(MAKE) -C src/obj $(obj)
	$(MAKE) -C src/bin $(bin)

run: bin
	src/bin/$(bin) out/$(pwd)

clean:
	$(MAKE) -C src/bin $@
	$(MAKE) -C src/obj $@

	$(MAKE) -C test/bin $@
	$(MAKE) -C test/obj $@
