--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf -ucf controller.ucf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24065 paths analyzed, 1623 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.168ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X4Y56.CE), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.053ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.CQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X12Y76.B2      net (fanout=11)       2.446   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.335   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.053ns (1.663ns logic, 6.390ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.DQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    SLICE_X12Y76.B1      net (fanout=10)       2.269   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.335   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (1.663ns logic, 6.213ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.719ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.DQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X12Y76.B4      net (fanout=6)        2.112   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.335   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (1.663ns logic, 6.056ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X4Y56.CE), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.033ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.CQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X12Y76.B2      net (fanout=11)       2.446   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.315   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.033ns (1.643ns logic, 6.390ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.856ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.DQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    SLICE_X12Y76.B1      net (fanout=10)       2.269   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.315   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.856ns (1.643ns logic, 6.213ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.699ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.DQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X12Y76.B4      net (fanout=6)        2.112   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.315   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (1.643ns logic, 6.056ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (SLICE_X4Y56.CE), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.CQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X12Y76.B2      net (fanout=11)       2.446   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.314   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      8.032ns (1.642ns logic, 6.390ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.855ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.DQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    SLICE_X12Y76.B1      net (fanout=10)       2.269   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.314   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (1.642ns logic, 6.213ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.698ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.DQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X12Y76.B4      net (fanout=6)        2.112   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X12Y76.BMUX    Tilo                  0.251   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0
    SLICE_X12Y76.A3      net (fanout=1)        0.326   N127
    SLICE_X12Y76.A       Tilo                  0.205   curr_track_FSM_FFd1-In1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>
    SLICE_X0Y58.B5       net (fanout=4)        2.171   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274
    SLICE_X0Y58.B        Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A1       net (fanout=1)        0.596   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o
    SLICE_X1Y59.A        Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1
    SLICE_X4Y56.CE       net (fanout=2)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv
    SLICE_X4Y56.CLK      Tceck                 0.314   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.642ns logic, 6.056ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6 (SLICE_X7Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.035 - 0.029)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.AQ       Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y53.SR       net (fanout=82)       0.278   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y53.CLK      Tcksr       (-Th)     0.139   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<4>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.059ns logic, 0.278ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5 (SLICE_X7Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.035 - 0.029)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.AQ       Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y53.SR       net (fanout=82)       0.278   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y53.CLK      Tcksr       (-Th)     0.132   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<4>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.066ns logic, 0.278ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0 (SLICE_X7Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.035 - 0.029)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.AQ       Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y53.SR       net (fanout=82)       0.278   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y53.CLK      Tcksr       (-Th)     0.131   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<4>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.067ns logic, 0.278ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: RAMRapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>/SR
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1/SR
  Location pin: SLICE_X4Y45.SR
  Clock network: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17827 paths analyzed, 718 endpoints analyzed, 227 failing endpoints
 227 timing errors detected. (227 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 121.503ns.
--------------------------------------------------------------------------------

Paths for end point address_23 (SLICE_X13Y82.CE), 176 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_0 (FF)
  Destination:          address_23 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.732ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.257ns (1.188 - 3.445)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_0 to address_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y75.AQ       Tcko                  0.408   audio/ac/lrck_divider<3>
                                                       audio/ac/lrck_divider_0
    SLICE_X8Y77.B5       net (fanout=48)       0.637   audio/ac/lrck_divider<0>
    SLICE_X8Y77.B        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1_SW0
    SLICE_X8Y77.A3       net (fanout=1)        0.399   N8
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X13Y82.CE      net (fanout=9)        0.531   _n1294_inv
    SLICE_X13Y82.CLK     Tceck                 0.324   address<23>
                                                       address_23
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (2.021ns logic, 2.711ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_4 (FF)
  Destination:          address_23 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.379ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.259ns (1.188 - 3.447)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_4 to address_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.408   audio/ac/lrck_divider<7>
                                                       audio/ac/lrck_divider_4
    SLICE_X8Y77.B6       net (fanout=3)        0.284   audio/ac/lrck_divider<4>
    SLICE_X8Y77.B        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1_SW0
    SLICE_X8Y77.A3       net (fanout=1)        0.399   N8
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X13Y82.CE      net (fanout=9)        0.531   _n1294_inv
    SLICE_X13Y82.CLK     Tceck                 0.324   address<23>
                                                       address_23
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (2.021ns logic, 2.358ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_6 (FF)
  Destination:          address_23 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.124ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.259ns (1.188 - 3.447)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_6 to address_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.CQ       Tcko                  0.408   audio/ac/lrck_divider<7>
                                                       audio/ac/lrck_divider_6
    SLICE_X8Y77.A1       net (fanout=4)        0.633   audio/ac/lrck_divider<6>
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X13Y82.CE      net (fanout=9)        0.531   _n1294_inv
    SLICE_X13Y82.CLK     Tceck                 0.324   address<23>
                                                       address_23
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (1.816ns logic, 2.308ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point address_25 (SLICE_X11Y82.CE), 176 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_0 (FF)
  Destination:          address_25 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.729ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.257ns (1.188 - 3.445)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_0 to address_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y75.AQ       Tcko                  0.408   audio/ac/lrck_divider<3>
                                                       audio/ac/lrck_divider_0
    SLICE_X8Y77.B5       net (fanout=48)       0.637   audio/ac/lrck_divider<0>
    SLICE_X8Y77.B        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1_SW0
    SLICE_X8Y77.A3       net (fanout=1)        0.399   N8
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X11Y82.CE      net (fanout=9)        0.512   _n1294_inv
    SLICE_X11Y82.CLK     Tceck                 0.340   address<4>
                                                       address_25
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (2.037ns logic, 2.692ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_4 (FF)
  Destination:          address_25 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.376ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.259ns (1.188 - 3.447)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_4 to address_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.408   audio/ac/lrck_divider<7>
                                                       audio/ac/lrck_divider_4
    SLICE_X8Y77.B6       net (fanout=3)        0.284   audio/ac/lrck_divider<4>
    SLICE_X8Y77.B        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1_SW0
    SLICE_X8Y77.A3       net (fanout=1)        0.399   N8
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X11Y82.CE      net (fanout=9)        0.512   _n1294_inv
    SLICE_X11Y82.CLK     Tceck                 0.340   address<4>
                                                       address_25
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (2.037ns logic, 2.339ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_6 (FF)
  Destination:          address_25 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.121ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.259ns (1.188 - 3.447)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_6 to address_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.CQ       Tcko                  0.408   audio/ac/lrck_divider<7>
                                                       audio/ac/lrck_divider_6
    SLICE_X8Y77.A1       net (fanout=4)        0.633   audio/ac/lrck_divider<6>
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X11Y82.CE      net (fanout=9)        0.512   _n1294_inv
    SLICE_X11Y82.CLK     Tceck                 0.340   address<4>
                                                       address_25
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.832ns logic, 2.289ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point address_4 (SLICE_X11Y82.CE), 176 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_0 (FF)
  Destination:          address_4 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.705ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.257ns (1.188 - 3.445)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_0 to address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y75.AQ       Tcko                  0.408   audio/ac/lrck_divider<3>
                                                       audio/ac/lrck_divider_0
    SLICE_X8Y77.B5       net (fanout=48)       0.637   audio/ac/lrck_divider<0>
    SLICE_X8Y77.B        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1_SW0
    SLICE_X8Y77.A3       net (fanout=1)        0.399   N8
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X11Y82.CE      net (fanout=9)        0.512   _n1294_inv
    SLICE_X11Y82.CLK     Tceck                 0.316   address<4>
                                                       address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (2.013ns logic, 2.692ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_4 (FF)
  Destination:          address_4 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.352ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.259ns (1.188 - 3.447)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_4 to address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.408   audio/ac/lrck_divider<7>
                                                       audio/ac/lrck_divider_4
    SLICE_X8Y77.B6       net (fanout=3)        0.284   audio/ac/lrck_divider<4>
    SLICE_X8Y77.B        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1_SW0
    SLICE_X8Y77.A3       net (fanout=1)        0.399   N8
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X11Y82.CE      net (fanout=9)        0.512   _n1294_inv
    SLICE_X11Y82.CLK     Tceck                 0.316   address<4>
                                                       address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (2.013ns logic, 2.339ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/ac/lrck_divider_6 (FF)
  Destination:          address_4 (FF)
  Requirement:          1.664ns
  Data Path Delay:      4.097ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.259ns (1.188 - 3.447)
  Source Clock:         clk11 rising at 2002958.336ns
  Destination Clock:    clk37 rising at 2002960.000ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: audio/ac/lrck_divider_6 to address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.CQ       Tcko                  0.408   audio/ac/lrck_divider<7>
                                                       audio/ac/lrck_divider_6
    SLICE_X8Y77.A1       net (fanout=4)        0.633   audio/ac/lrck_divider<6>
    SLICE_X8Y77.A        Tilo                  0.205   N8
                                                       audio/ac/sample_end<0><7>1
    SLICE_X10Y78.C6      net (fanout=7)        0.492   audio/ac/sample_end<0><7>1
    SLICE_X10Y78.CMUX    Tilo                  0.361   _n1294_inv4
                                                       _n1294_inv6_G
                                                       _n1294_inv6
    SLICE_X11Y80.D3      net (fanout=1)        0.534   _n1294_inv6
    SLICE_X11Y80.D       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv8
    SLICE_X11Y80.C6      net (fanout=1)        0.118   _n1294_inv8
    SLICE_X11Y80.C       Tilo                  0.259   _n1294_inv8
                                                       _n1294_inv9
    SLICE_X11Y82.CE      net (fanout=9)        0.512   _n1294_inv
    SLICE_X11Y82.CLK     Tceck                 0.316   address<4>
                                                       address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (1.808ns logic, 2.289ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point force_start (SLICE_X8Y90.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               force_start (FF)
  Destination:          force_start (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk37 rising at 0.000ns
  Destination Clock:    clk37 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: force_start to force_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y90.DQ       Tcko                  0.200   force_start
                                                       force_start
    SLICE_X8Y90.D6       net (fanout=25)       0.036   force_start
    SLICE_X8Y90.CLK      Tah         (-Th)    -0.190   force_start
                                                       force_start_glue_set
                                                       force_start
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point playback (SLICE_X8Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               playback (FF)
  Destination:          playback (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk37 rising at 0.000ns
  Destination Clock:    clk37 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: playback to playback
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.AQ       Tcko                  0.200   playback
                                                       playback
    SLICE_X8Y71.A6       net (fanout=10)       0.042   playback
    SLICE_X8Y71.CLK      Tah         (-Th)    -0.190   playback
                                                       state[7]_GND_1_o_Select_219_o1
                                                       playback
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point count_14 (SLICE_X1Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_14 (FF)
  Destination:          count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk37 rising at 0.000ns
  Destination Clock:    clk37 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_14 to count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.AQ       Tcko                  0.198   count<19>
                                                       count_14
    SLICE_X1Y89.A6       net (fanout=3)        0.022   count<14>
    SLICE_X1Y89.CLK      Tah         (-Th)    -0.215   count<19>
                                                       count_14_glue_set
                                                       count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.075ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: myclock/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: myclock/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: myclock/clkout0
--------------------------------------------------------------------------------
Slack: 16.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: myclock/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: myclock/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: myclock/clkin1
--------------------------------------------------------------------------------
Slack: 16.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: myclock/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: myclock/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: myclock/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_myclock_clkout3 = PERIOD TIMEGRP "myclock_clkout3"        
 TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 0.301886792 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4488 paths analyzed, 616 endpoints analyzed, 146 failing endpoints
 146 timing errors detected. (146 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 175782.672ns.
--------------------------------------------------------------------------------

Paths for end point audio/ae/dat_11 (SLICE_X5Y68.B3), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               medLED (FF)
  Destination:          audio/ae/dat_11 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.393ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.996ns (3.257 - 1.261)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: medLED to audio/ae/dat_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.408   medLED_OBUF
                                                       medLED
    SLICE_X10Y67.B3      net (fanout=62)       0.920   medLED_OBUF
    SLICE_X10Y67.COUT    Topcyb                0.380   audio/ae/Mmult_n0024_Madd_cy<4>
                                                       audio/ae/Mmult_n0024_Madd_lut<2>
                                                       audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<8>
                                                       audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CMUX    Tcinc                 0.261   audio/ae/Mmult_n0024_Madd_cy<12>
                                                       audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X5Y68.B3       net (fanout=1)        1.020   audio/ae/n0024<11>
    SLICE_X5Y68.CLK      Tas                   0.322   audio/ae/dat<11>
                                                       audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT31
                                                       audio/ae/dat_11
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.447ns logic, 1.946ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               medLED (FF)
  Destination:          audio/ae/dat_11 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.332ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.996ns (3.257 - 1.261)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: medLED to audio/ae/dat_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.408   medLED_OBUF
                                                       medLED
    SLICE_X10Y67.A3      net (fanout=62)       0.860   medLED_OBUF
    SLICE_X10Y67.COUT    Topcya                0.379   audio/ae/Mmult_n0024_Madd_cy<4>
                                                       audio/ae/Mmult_n0024_Madd_lut<1>
                                                       audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<8>
                                                       audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CMUX    Tcinc                 0.261   audio/ae/Mmult_n0024_Madd_cy<12>
                                                       audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X5Y68.B3       net (fanout=1)        1.020   audio/ae/n0024<11>
    SLICE_X5Y68.CLK      Tas                   0.322   audio/ae/dat<11>
                                                       audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT31
                                                       audio/ae/dat_11
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.446ns logic, 1.886ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               medLED (FF)
  Destination:          audio/ae/dat_11 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.277ns (Levels of Logic = 4)
  Clock Path Skew:      1.996ns (3.257 - 1.261)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: medLED to audio/ae/dat_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.408   medLED_OBUF
                                                       medLED
    SLICE_X10Y67.C5      net (fanout=62)       0.907   medLED_OBUF
    SLICE_X10Y67.COUT    Topcyc                0.277   audio/ae/Mmult_n0024_Madd_cy<4>
                                                       audio/ae/Mmult_n0024_Madd_lut<3>
                                                       audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<8>
                                                       audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CMUX    Tcinc                 0.261   audio/ae/Mmult_n0024_Madd_cy<12>
                                                       audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X5Y68.B3       net (fanout=1)        1.020   audio/ae/n0024<11>
    SLICE_X5Y68.CLK      Tas                   0.322   audio/ae/dat<11>
                                                       audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT31
                                                       audio/ae/dat_11
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.344ns logic, 1.933ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point audio/ae/dat_15 (SLICE_X6Y67.B5), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               medLED (FF)
  Destination:          audio/ae/dat_15 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.275ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.997ns (3.258 - 1.261)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: medLED to audio/ae/dat_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.408   medLED_OBUF
                                                       medLED
    SLICE_X10Y67.B3      net (fanout=62)       0.920   medLED_OBUF
    SLICE_X10Y67.COUT    Topcyb                0.380   audio/ae/Mmult_n0024_Madd_cy<4>
                                                       audio/ae/Mmult_n0024_Madd_lut<2>
                                                       audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<8>
                                                       audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<12>
                                                       audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X10Y70.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X10Y70.CMUX    Tcinc                 0.261   audio/ae/n0024<15>
                                                       audio/ae/Mmult_n0024_Madd_xor<15>
    SLICE_X6Y67.B5       net (fanout=1)        0.856   audio/ae/n0024<15>
    SLICE_X6Y67.CLK      Tas                   0.289   audio/ae/dat<15>
                                                       audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT71
                                                       audio/ae/dat_15
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.490ns logic, 1.785ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               medLED (FF)
  Destination:          audio/ae/dat_15 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.214ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.997ns (3.258 - 1.261)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: medLED to audio/ae/dat_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.408   medLED_OBUF
                                                       medLED
    SLICE_X10Y67.A3      net (fanout=62)       0.860   medLED_OBUF
    SLICE_X10Y67.COUT    Topcya                0.379   audio/ae/Mmult_n0024_Madd_cy<4>
                                                       audio/ae/Mmult_n0024_Madd_lut<1>
                                                       audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<8>
                                                       audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<12>
                                                       audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X10Y70.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X10Y70.CMUX    Tcinc                 0.261   audio/ae/n0024<15>
                                                       audio/ae/Mmult_n0024_Madd_xor<15>
    SLICE_X6Y67.B5       net (fanout=1)        0.856   audio/ae/n0024<15>
    SLICE_X6Y67.CLK      Tas                   0.289   audio/ae/dat<15>
                                                       audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT71
                                                       audio/ae/dat_15
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.489ns logic, 1.725ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               medLED (FF)
  Destination:          audio/ae/dat_15 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.159ns (Levels of Logic = 5)
  Clock Path Skew:      1.997ns (3.258 - 1.261)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: medLED to audio/ae/dat_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.408   medLED_OBUF
                                                       medLED
    SLICE_X10Y67.C5      net (fanout=62)       0.907   medLED_OBUF
    SLICE_X10Y67.COUT    Topcyc                0.277   audio/ae/Mmult_n0024_Madd_cy<4>
                                                       audio/ae/Mmult_n0024_Madd_lut<3>
                                                       audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<4>
    SLICE_X10Y68.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<8>
                                                       audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<8>
    SLICE_X10Y69.COUT    Tbyp                  0.076   audio/ae/Mmult_n0024_Madd_cy<12>
                                                       audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X10Y70.CIN     net (fanout=1)        0.003   audio/ae/Mmult_n0024_Madd_cy<12>
    SLICE_X10Y70.CMUX    Tcinc                 0.261   audio/ae/n0024<15>
                                                       audio/ae/Mmult_n0024_Madd_xor<15>
    SLICE_X6Y67.B5       net (fanout=1)        0.856   audio/ae/n0024<15>
    SLICE_X6Y67.CLK      Tas                   0.289   audio/ae/dat<15>
                                                       audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT71
                                                       audio/ae/dat_15
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (1.387ns logic, 1.772ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point audio/audio_sel_15 (SLICE_X9Y70.D4), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               volume_control_0 (FF)
  Destination:          audio/audio_sel_15 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.263ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.989ns (3.252 - 1.263)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: volume_control_0 to audio/audio_sel_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y69.AQ      Tcko                  0.391   volume_control<0>
                                                       volume_control_0
    SLICE_X6Y68.A5       net (fanout=62)       1.016   volume_control<0>
    SLICE_X6Y68.COUT     Topcya                0.386   audio/Mmult_n0018_Madd_cy<4>
                                                       audio/Mmult_n0018_audio_in<1>_x_volume_control<0>_mand1
                                                       audio/Mmult_n0018_Madd_cy<4>
    SLICE_X6Y69.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<4>
    SLICE_X6Y69.COUT     Tbyp                  0.076   audio/Mmult_n0018_Madd_cy<8>
                                                       audio/Mmult_n0018_Madd_cy<8>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<8>
    SLICE_X6Y70.COUT     Tbyp                  0.076   audio/Mmult_n0018_Madd_cy<12>
                                                       audio/Mmult_n0018_Madd_cy<12>
    SLICE_X6Y71.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<12>
    SLICE_X6Y71.CMUX     Tcinc                 0.261   mem_out<8>
                                                       audio/Mmult_n0018_Madd_xor<15>
    SLICE_X9Y70.D4       net (fanout=1)        0.726   audio/n0018<15>
    SLICE_X9Y70.CLK      Tas                   0.322   audio/audio_sel<15>
                                                       audio/Mmux_audio_output[15]_audio_in[15]_mux_4_OUT71
                                                       audio/audio_sel_15
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.512ns logic, 1.751ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               volume_control_0 (FF)
  Destination:          audio/audio_sel_15 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.256ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.989ns (3.252 - 1.263)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: volume_control_0 to audio/audio_sel_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y69.AQ      Tcko                  0.391   volume_control<0>
                                                       volume_control_0
    SLICE_X6Y68.A5       net (fanout=62)       1.016   volume_control<0>
    SLICE_X6Y68.COUT     Topcya                0.379   audio/Mmult_n0018_Madd_cy<4>
                                                       audio/Mmult_n0018_Madd_lut<1>
                                                       audio/Mmult_n0018_Madd_cy<4>
    SLICE_X6Y69.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<4>
    SLICE_X6Y69.COUT     Tbyp                  0.076   audio/Mmult_n0018_Madd_cy<8>
                                                       audio/Mmult_n0018_Madd_cy<8>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<8>
    SLICE_X6Y70.COUT     Tbyp                  0.076   audio/Mmult_n0018_Madd_cy<12>
                                                       audio/Mmult_n0018_Madd_cy<12>
    SLICE_X6Y71.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<12>
    SLICE_X6Y71.CMUX     Tcinc                 0.261   mem_out<8>
                                                       audio/Mmult_n0018_Madd_xor<15>
    SLICE_X9Y70.D4       net (fanout=1)        0.726   audio/n0018<15>
    SLICE_X9Y70.CLK      Tas                   0.322   audio/audio_sel<15>
                                                       audio/Mmux_audio_output[15]_audio_in[15]_mux_4_OUT71
                                                       audio/audio_sel_15
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.505ns logic, 1.751ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               medLED (FF)
  Destination:          audio/audio_sel_15 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.188ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.991ns (3.252 - 1.261)
  Source Clock:         clk37 rising at 667093.333ns
  Destination Clock:    clk11 rising at 667093.334ns
  Clock Uncertainty:    0.593ns

  Clock Uncertainty:          0.593ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.584ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: medLED to audio/audio_sel_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y70.DQ       Tcko                  0.408   medLED_OBUF
                                                       medLED
    SLICE_X6Y68.B3       net (fanout=62)       0.930   medLED_OBUF
    SLICE_X6Y68.COUT     Topcyb                0.380   audio/Mmult_n0018_Madd_cy<4>
                                                       audio/Mmult_n0018_Madd_lut<2>
                                                       audio/Mmult_n0018_Madd_cy<4>
    SLICE_X6Y69.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<4>
    SLICE_X6Y69.COUT     Tbyp                  0.076   audio/Mmult_n0018_Madd_cy<8>
                                                       audio/Mmult_n0018_Madd_cy<8>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<8>
    SLICE_X6Y70.COUT     Tbyp                  0.076   audio/Mmult_n0018_Madd_cy<12>
                                                       audio/Mmult_n0018_Madd_cy<12>
    SLICE_X6Y71.CIN      net (fanout=1)        0.003   audio/Mmult_n0018_Madd_cy<12>
    SLICE_X6Y71.CMUX     Tcinc                 0.261   mem_out<8>
                                                       audio/Mmult_n0018_Madd_xor<15>
    SLICE_X9Y70.D4       net (fanout=1)        0.726   audio/n0018<15>
    SLICE_X9Y70.CLK      Tas                   0.322   audio/audio_sel<15>
                                                       audio/Mmux_audio_output[15]_audio_in[15]_mux_4_OUT71
                                                       audio/audio_sel_15
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (1.523ns logic, 1.665ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_myclock_clkout3 = PERIOD TIMEGRP "myclock_clkout3"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 0.301886792 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/ac/shift_in_3 (SLICE_X12Y72.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/ac/shift_in_2 (FF)
  Destination:          audio/ac/shift_in_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk11 rising at 88.333ns
  Destination Clock:    clk11 rising at 88.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/ac/shift_in_2 to audio/ac/shift_in_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.200   audio/ac/shift_in<6>
                                                       audio/ac/shift_in_2
    SLICE_X12Y72.B5      net (fanout=3)        0.079   audio/ac/shift_in<2>
    SLICE_X12Y72.CLK     Tah         (-Th)    -0.121   audio/ac/shift_in<6>
                                                       audio/ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT101
                                                       audio/ac/shift_in_3
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.321ns logic, 0.079ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point audio/ac/shift_temp_12 (SLICE_X12Y73.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/ac/shift_temp_12 (FF)
  Destination:          audio/ac/shift_temp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk11 rising at 88.333ns
  Destination Clock:    clk11 rising at 88.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/ac/shift_temp_12 to audio/ac/shift_temp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y73.DQ      Tcko                  0.200   audio/ac/shift_temp<12>
                                                       audio/ac/shift_temp_12
    SLICE_X12Y73.D6      net (fanout=2)        0.023   audio/ac/shift_temp<12>
    SLICE_X12Y73.CLK     Tah         (-Th)    -0.190   audio/ac/shift_temp<12>
                                                       audio/ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT41
                                                       audio/ac/shift_temp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point audio/ac/shift_in_14 (SLICE_X13Y71.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/ac/shift_in_13 (FF)
  Destination:          audio/ac/shift_in_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk11 rising at 88.333ns
  Destination Clock:    clk11 rising at 88.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/ac/shift_in_13 to audio/ac/shift_in_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y71.CQ      Tcko                  0.198   audio/ac/shift_in<15>
                                                       audio/ac/shift_in_13
    SLICE_X13Y71.C5      net (fanout=3)        0.063   audio/ac/shift_in<13>
    SLICE_X13Y71.CLK     Tah         (-Th)    -0.155   audio/ac/shift_in<15>
                                                       audio/ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT61
                                                       audio/ac/shift_in_14
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.353ns logic, 0.063ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_myclock_clkout3 = PERIOD TIMEGRP "myclock_clkout3"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 0.301886792 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 86.603ns (period - min period limit)
  Period: 88.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: myclock/clkout4_buf/I0
  Logical resource: myclock/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: myclock/clkout3
--------------------------------------------------------------------------------
Slack: 87.903ns (period - min period limit)
  Period: 88.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio/ac/Mmult_n0044_13/CLK
  Logical resource: audio/ac/Mmult_n0044_16/CK
  Location pin: SLICE_X12Y68.CLK
  Clock network: clk11
--------------------------------------------------------------------------------
Slack: 87.903ns (period - min period limit)
  Period: 88.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio/ac/Mmult_n0044_13/CLK
  Logical resource: audio/ac/Mmult_n0044_15/CK
  Location pin: SLICE_X12Y68.CLK
  Clock network: clk11
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_myclock_clkout0 = PERIOD TIMEGRP "myclock_clkout0"        
 TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30822 paths analyzed, 1458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.930ns.
--------------------------------------------------------------------------------

Paths for end point delete_track3 (SLICE_X12Y78.CE), 161 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          delete_track3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.696ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.505 - 0.503)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_ll to delete_track3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y34.DOA6    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_ll
                                                       pblaze/pblaze_rom/kcpsm6_rom_ll
    SLICE_X27Y71.B5      net (fanout=1)        1.666   pblaze/pblaze_rom/n0013<6>
    SLICE_X27Y71.BMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X22Y72.A3      net (fanout=7)        1.166   pblaze/instruction<6>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X12Y78.CE      net (fanout=6)        1.208   _n0920_inv
    SLICE_X12Y78.CLK     Tceck                 0.314   delete_track2
                                                       delete_track3
    -------------------------------------------------  ---------------------------
    Total                                      9.696ns (3.086ns logic, 6.610ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          delete_track3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.601ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_hl to delete_track3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA6    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_hl
                                                       pblaze/pblaze_rom/kcpsm6_rom_hl
    SLICE_X27Y71.B4      net (fanout=1)        1.571   pblaze/pblaze_rom/n0017<6>
    SLICE_X27Y71.BMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X22Y72.A3      net (fanout=7)        1.166   pblaze/instruction<6>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X12Y78.CE      net (fanout=6)        1.208   _n0920_inv
    SLICE_X12Y78.CLK     Tceck                 0.314   delete_track2
                                                       delete_track3
    -------------------------------------------------  ---------------------------
    Total                                      9.601ns (3.086ns logic, 6.515ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          delete_track3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.593ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_hl to delete_track3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA4    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_hl
                                                       pblaze/pblaze_rom/kcpsm6_rom_hl
    SLICE_X27Y71.A3      net (fanout=1)        1.764   pblaze/pblaze_rom/n0017<4>
    SLICE_X27Y71.AMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X22Y72.A1      net (fanout=7)        0.965   pblaze/instruction<4>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X12Y78.CE      net (fanout=6)        1.208   _n0920_inv
    SLICE_X12Y78.CLK     Tceck                 0.314   delete_track2
                                                       delete_track3
    -------------------------------------------------  ---------------------------
    Total                                      9.593ns (3.086ns logic, 6.507ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point delete_track2 (SLICE_X12Y78.CE), 161 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          delete_track2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.696ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.505 - 0.503)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_ll to delete_track2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y34.DOA6    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_ll
                                                       pblaze/pblaze_rom/kcpsm6_rom_ll
    SLICE_X27Y71.B5      net (fanout=1)        1.666   pblaze/pblaze_rom/n0013<6>
    SLICE_X27Y71.BMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X22Y72.A3      net (fanout=7)        1.166   pblaze/instruction<6>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X12Y78.CE      net (fanout=6)        1.208   _n0920_inv
    SLICE_X12Y78.CLK     Tceck                 0.314   delete_track2
                                                       delete_track2
    -------------------------------------------------  ---------------------------
    Total                                      9.696ns (3.086ns logic, 6.610ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          delete_track2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.601ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_hl to delete_track2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA6    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_hl
                                                       pblaze/pblaze_rom/kcpsm6_rom_hl
    SLICE_X27Y71.B4      net (fanout=1)        1.571   pblaze/pblaze_rom/n0017<6>
    SLICE_X27Y71.BMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X22Y72.A3      net (fanout=7)        1.166   pblaze/instruction<6>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X12Y78.CE      net (fanout=6)        1.208   _n0920_inv
    SLICE_X12Y78.CLK     Tceck                 0.314   delete_track2
                                                       delete_track2
    -------------------------------------------------  ---------------------------
    Total                                      9.601ns (3.086ns logic, 6.515ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          delete_track2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.593ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.505 - 0.501)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_hl to delete_track2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA4    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_hl
                                                       pblaze/pblaze_rom/kcpsm6_rom_hl
    SLICE_X27Y71.A3      net (fanout=1)        1.764   pblaze/pblaze_rom/n0017<4>
    SLICE_X27Y71.AMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X22Y72.A1      net (fanout=7)        0.965   pblaze/instruction<4>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X12Y78.CE      net (fanout=6)        1.208   _n0920_inv
    SLICE_X12Y78.CLK     Tceck                 0.314   delete_track2
                                                       delete_track2
    -------------------------------------------------  ---------------------------
    Total                                      9.593ns (3.086ns logic, 6.507ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point record_track5 (SLICE_X11Y79.CE), 161 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          record_track5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.554ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.506 - 0.503)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_ll to record_track5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y34.DOA6    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_ll
                                                       pblaze/pblaze_rom/kcpsm6_rom_ll
    SLICE_X27Y71.B5      net (fanout=1)        1.666   pblaze/pblaze_rom/n0013<6>
    SLICE_X27Y71.BMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X22Y72.A3      net (fanout=7)        1.166   pblaze/instruction<6>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X11Y79.CE      net (fanout=6)        1.017   _n0920_inv
    SLICE_X11Y79.CLK     Tceck                 0.363   record_track4
                                                       record_track5
    -------------------------------------------------  ---------------------------
    Total                                      9.554ns (3.135ns logic, 6.419ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          record_track5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.459ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.506 - 0.501)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_hl to record_track5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA6    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_hl
                                                       pblaze/pblaze_rom/kcpsm6_rom_hl
    SLICE_X27Y71.B4      net (fanout=1)        1.571   pblaze/pblaze_rom/n0017<6>
    SLICE_X27Y71.BMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5
    SLICE_X22Y72.A3      net (fanout=7)        1.166   pblaze/instruction<6>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X11Y79.CE      net (fanout=6)        1.017   _n0920_inv
    SLICE_X11Y79.CLK     Tceck                 0.363   record_track4
                                                       record_track5
    -------------------------------------------------  ---------------------------
    Total                                      9.459ns (3.135ns logic, 6.324ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pblaze/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          record_track5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.451ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.506 - 0.501)
  Source Clock:         clk100mhz_pico rising at 0.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.465ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pblaze/pblaze_rom/kcpsm6_rom_hl to record_track5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA4    Trcko_DOA             1.850   pblaze/pblaze_rom/kcpsm6_rom_hl
                                                       pblaze/pblaze_rom/kcpsm6_rom_hl
    SLICE_X27Y71.A3      net (fanout=1)        1.764   pblaze/pblaze_rom/n0017<4>
    SLICE_X27Y71.AMUX    Tilo                  0.313   pblaze/instruction<15>
                                                       pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X22Y72.A1      net (fanout=7)        0.965   pblaze/instruction<4>
    SLICE_X22Y72.A       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_REG0
                                                       pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1
    SLICE_X22Y70.D4      net (fanout=2)        0.482   pblaze/pblaze_cpu/sy<1>
    SLICE_X22Y70.D       Tilo                  0.203   pblaze/pblaze_cpu/KCPSM6_PORT_ID
                                                       pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X10Y77.D2      net (fanout=22)       2.088   pb_port_id<1>
    SLICE_X10Y77.D       Tilo                  0.203   pause
                                                       _n0920_inv23
    SLICE_X11Y79.CE      net (fanout=6)        1.017   _n0920_inv
    SLICE_X11Y79.CLK     Tceck                 0.363   record_track4
                                                       record_track5
    -------------------------------------------------  ---------------------------
    Total                                      9.451ns (3.135ns logic, 6.316ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_myclock_clkout0 = PERIOD TIMEGRP "myclock_clkout0"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point urt/receiver/data_width_loop[1].storage_srl (SLICE_X38Y50.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               urt/receiver/data1_flop (FF)
  Destination:          urt/receiver/data_width_loop[1].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk100mhz_pico rising at 10.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: urt/receiver/data1_flop to urt/receiver/data_width_loop[1].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.DQ      Tcko                  0.198   urt/receiver/UART_RX6_2
                                                       urt/receiver/data1_flop
    SLICE_X38Y50.DI      net (fanout=2)        0.017   urt/receiver/data<1>
    SLICE_X38Y50.CLK     Tdh         (-Th)    -0.033   urt/receiver/UART_RX6_5
                                                       urt/receiver/data_width_loop[1].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point urt/receiver/data_width_loop[7].storage_srl (SLICE_X38Y50.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               urt/receiver/data7_flop (FF)
  Destination:          urt/receiver/data_width_loop[7].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk100mhz_pico rising at 10.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: urt/receiver/data7_flop to urt/receiver/data_width_loop[7].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.AQ      Tcko                  0.198   urt/receiver/UART_RX6_2
                                                       urt/receiver/data7_flop
    SLICE_X38Y50.AI      net (fanout=2)        0.026   urt/receiver/data<7>
    SLICE_X38Y50.CLK     Tdh         (-Th)    -0.030   urt/receiver/UART_RX6_5
                                                       urt/receiver/data_width_loop[7].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.228ns logic, 0.026ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Paths for end point pblaze/pblaze_cpu/zero_flag_flop (SLICE_X30Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pblaze/pblaze_cpu/flag_enable_flop (FF)
  Destination:          pblaze/pblaze_cpu/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk100mhz_pico rising at 10.000ns
  Destination Clock:    clk100mhz_pico rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pblaze/pblaze_cpu/flag_enable_flop to pblaze/pblaze_cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.CMUX    Tshcko                0.244   pblaze/pblaze_cpu/KCPSM6_STROBES
                                                       pblaze/pblaze_cpu/flag_enable_flop
    SLICE_X30Y71.CE      net (fanout=1)        0.181   pblaze/pblaze_cpu/flag_enable
    SLICE_X30Y71.CLK     Tckce       (-Th)     0.108   pblaze/pblaze_cpu/KCPSM6_FLAGS
                                                       pblaze/pblaze_cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.136ns logic, 0.181ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_myclock_clkout0 = PERIOD TIMEGRP "myclock_clkout0"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: pblaze/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: pblaze/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X2Y38.CLKA
  Clock network: clk100mhz_pico
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: pblaze/pblaze_rom/kcpsm6_rom_hl/CLKA
  Logical resource: pblaze/pblaze_rom/kcpsm6_rom_hl/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: clk100mhz_pico
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: pblaze/pblaze_rom/kcpsm6_rom_lh/CLKA
  Logical resource: pblaze/pblaze_rom/kcpsm6_rom_lh/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: clk100mhz_pico
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_myclock_clkout2 = PERIOD TIMEGRP "myclock_clkout2"        
 TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 1.33333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 483 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.537ns.
--------------------------------------------------------------------------------

Paths for end point audio/av_config/control/sclk_divider_6 (SLICE_X10Y100.B4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/sclk_divider_1 (FF)
  Destination:          audio/av_config/control/sclk_divider_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/sclk_divider_1 to audio/av_config/control/sclk_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y100.DMUX   Tshcko                0.488   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider_1
    SLICE_X10Y100.D2     net (fanout=4)        0.669   audio/av_config/control/sclk_divider<1>
    SLICE_X10Y100.D      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/midlow<6>11
    SLICE_X10Y100.C5     net (fanout=3)        0.363   audio/av_config/control/midlow<6>1
    SLICE_X10Y100.C      Tilo                  0.204   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o<6>1
    SLICE_X10Y100.A1     net (fanout=6)        0.489   audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o
    SLICE_X10Y100.A      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_cy<4>11
    SLICE_X10Y100.B4     net (fanout=1)        0.377   audio/av_config/control/Mcount_sclk_divider_cy<4>
    SLICE_X10Y100.CLK    Tas                   0.289   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_xor<6>11
                                                       audio/av_config/control/sclk_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.387ns logic, 1.898ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/sclk_divider_2 (FF)
  Destination:          audio/av_config/control/sclk_divider_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/sclk_divider_2 to audio/av_config/control/sclk_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y100.BMUX   Tshcko                0.461   audio/av_config/control/sclk_divider<4>
                                                       audio/av_config/control/sclk_divider_2
    SLICE_X10Y100.D4     net (fanout=4)        0.452   audio/av_config/control/sclk_divider<2>
    SLICE_X10Y100.D      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/midlow<6>11
    SLICE_X10Y100.C5     net (fanout=3)        0.363   audio/av_config/control/midlow<6>1
    SLICE_X10Y100.C      Tilo                  0.204   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o<6>1
    SLICE_X10Y100.A1     net (fanout=6)        0.489   audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o
    SLICE_X10Y100.A      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_cy<4>11
    SLICE_X10Y100.B4     net (fanout=1)        0.377   audio/av_config/control/Mcount_sclk_divider_cy<4>
    SLICE_X10Y100.CLK    Tas                   0.289   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_xor<6>11
                                                       audio/av_config/control/sclk_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (1.360ns logic, 1.681ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/sclk_divider_3 (FF)
  Destination:          audio/av_config/control/sclk_divider_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/sclk_divider_3 to audio/av_config/control/sclk_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y100.BQ     Tcko                  0.391   audio/av_config/control/sclk_divider<4>
                                                       audio/av_config/control/sclk_divider_3
    SLICE_X10Y100.D1     net (fanout=4)        0.488   audio/av_config/control/sclk_divider<3>
    SLICE_X10Y100.D      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/midlow<6>11
    SLICE_X10Y100.C5     net (fanout=3)        0.363   audio/av_config/control/midlow<6>1
    SLICE_X10Y100.C      Tilo                  0.204   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o<6>1
    SLICE_X10Y100.A1     net (fanout=6)        0.489   audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o
    SLICE_X10Y100.A      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_cy<4>11
    SLICE_X10Y100.B4     net (fanout=1)        0.377   audio/av_config/control/Mcount_sclk_divider_cy<4>
    SLICE_X10Y100.CLK    Tas                   0.289   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_xor<6>11
                                                       audio/av_config/control/sclk_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (1.290ns logic, 1.717ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point audio/av_config/control/sclk_divider_5 (SLICE_X10Y100.B4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/sclk_divider_1 (FF)
  Destination:          audio/av_config/control/sclk_divider_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/sclk_divider_1 to audio/av_config/control/sclk_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y100.DMUX   Tshcko                0.488   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider_1
    SLICE_X10Y100.D2     net (fanout=4)        0.669   audio/av_config/control/sclk_divider<1>
    SLICE_X10Y100.D      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/midlow<6>11
    SLICE_X10Y100.C5     net (fanout=3)        0.363   audio/av_config/control/midlow<6>1
    SLICE_X10Y100.C      Tilo                  0.204   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o<6>1
    SLICE_X10Y100.A1     net (fanout=6)        0.489   audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o
    SLICE_X10Y100.A      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_cy<4>11
    SLICE_X10Y100.B4     net (fanout=1)        0.377   audio/av_config/control/Mcount_sclk_divider_cy<4>
    SLICE_X10Y100.CLK    Tas                   0.154   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_xor<5>11
                                                       audio/av_config/control/sclk_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (1.252ns logic, 1.898ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/sclk_divider_2 (FF)
  Destination:          audio/av_config/control/sclk_divider_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/sclk_divider_2 to audio/av_config/control/sclk_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y100.BMUX   Tshcko                0.461   audio/av_config/control/sclk_divider<4>
                                                       audio/av_config/control/sclk_divider_2
    SLICE_X10Y100.D4     net (fanout=4)        0.452   audio/av_config/control/sclk_divider<2>
    SLICE_X10Y100.D      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/midlow<6>11
    SLICE_X10Y100.C5     net (fanout=3)        0.363   audio/av_config/control/midlow<6>1
    SLICE_X10Y100.C      Tilo                  0.204   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o<6>1
    SLICE_X10Y100.A1     net (fanout=6)        0.489   audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o
    SLICE_X10Y100.A      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_cy<4>11
    SLICE_X10Y100.B4     net (fanout=1)        0.377   audio/av_config/control/Mcount_sclk_divider_cy<4>
    SLICE_X10Y100.CLK    Tas                   0.154   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_xor<5>11
                                                       audio/av_config/control/sclk_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.225ns logic, 1.681ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/sclk_divider_3 (FF)
  Destination:          audio/av_config/control/sclk_divider_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/sclk_divider_3 to audio/av_config/control/sclk_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y100.BQ     Tcko                  0.391   audio/av_config/control/sclk_divider<4>
                                                       audio/av_config/control/sclk_divider_3
    SLICE_X10Y100.D1     net (fanout=4)        0.488   audio/av_config/control/sclk_divider<3>
    SLICE_X10Y100.D      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/midlow<6>11
    SLICE_X10Y100.C5     net (fanout=3)        0.363   audio/av_config/control/midlow<6>1
    SLICE_X10Y100.C      Tilo                  0.204   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o<6>1
    SLICE_X10Y100.A1     net (fanout=6)        0.489   audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o
    SLICE_X10Y100.A      Tilo                  0.203   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_cy<4>11
    SLICE_X10Y100.B4     net (fanout=1)        0.377   audio/av_config/control/Mcount_sclk_divider_cy<4>
    SLICE_X10Y100.CLK    Tas                   0.154   audio/av_config/control/sclk_divider<6>
                                                       audio/av_config/control/Mcount_sclk_divider_xor<5>11
                                                       audio/av_config/control/sclk_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (1.155ns logic, 1.717ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point audio/av_config/lut_index_2 (SLICE_X13Y99.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/acks_0 (FF)
  Destination:          audio/av_config/lut_index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.240 - 0.251)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/acks_0 to audio/av_config/lut_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.CQ      Tcko                  0.408   audio/av_config/control/acks<0>
                                                       audio/av_config/control/acks_0
    SLICE_X13Y98.A2      net (fanout=2)        0.895   audio/av_config/control/acks<0>
    SLICE_X13Y98.A       Tilo                  0.259   audio/av_config/i2c_data<12>
                                                       audio/av_config/control/ack<2>1
    SLICE_X13Y98.C2      net (fanout=3)        0.439   audio/av_config/i2c_ack
    SLICE_X13Y98.C       Tilo                  0.259   audio/av_config/i2c_data<12>
                                                       audio/av_config/_n0068_inv1
    SLICE_X13Y99.CE      net (fanout=1)        0.446   audio/av_config/_n0068_inv
    SLICE_X13Y99.CLK     Tceck                 0.362   audio/av_config/lut_index<1>
                                                       audio/av_config/lut_index_2
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (1.288ns logic, 1.780ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/acks_2 (FF)
  Destination:          audio/av_config/lut_index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.240 - 0.253)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/acks_2 to audio/av_config/lut_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y99.CQ       Tcko                  0.408   audio/av_config/control/acks<2>
                                                       audio/av_config/control/acks_2
    SLICE_X13Y98.A4      net (fanout=2)        0.710   audio/av_config/control/acks<2>
    SLICE_X13Y98.A       Tilo                  0.259   audio/av_config/i2c_data<12>
                                                       audio/av_config/control/ack<2>1
    SLICE_X13Y98.C2      net (fanout=3)        0.439   audio/av_config/i2c_ack
    SLICE_X13Y98.C       Tilo                  0.259   audio/av_config/i2c_data<12>
                                                       audio/av_config/_n0068_inv1
    SLICE_X13Y99.CE      net (fanout=1)        0.446   audio/av_config/_n0068_inv
    SLICE_X13Y99.CLK     Tceck                 0.362   audio/av_config/lut_index<1>
                                                       audio/av_config/lut_index_2
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.288ns logic, 1.595ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/av_config/control/acks_1 (FF)
  Destination:          audio/av_config/lut_index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.797ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.240 - 0.253)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.498ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/av_config/control/acks_1 to audio/av_config/lut_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y99.BQ       Tcko                  0.408   audio/av_config/control/acks<2>
                                                       audio/av_config/control/acks_1
    SLICE_X13Y98.A5      net (fanout=2)        0.624   audio/av_config/control/acks<1>
    SLICE_X13Y98.A       Tilo                  0.259   audio/av_config/i2c_data<12>
                                                       audio/av_config/control/ack<2>1
    SLICE_X13Y98.C2      net (fanout=3)        0.439   audio/av_config/i2c_ack
    SLICE_X13Y98.C       Tilo                  0.259   audio/av_config/i2c_data<12>
                                                       audio/av_config/_n0068_inv1
    SLICE_X13Y99.CE      net (fanout=1)        0.446   audio/av_config/_n0068_inv
    SLICE_X13Y99.CLK     Tceck                 0.362   audio/av_config/lut_index<1>
                                                       audio/av_config/lut_index_2
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (1.288ns logic, 1.509ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_myclock_clkout2 = PERIOD TIMEGRP "myclock_clkout2"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 1.33333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/av_config/control/stage_4 (SLICE_X11Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/av_config/i2c_start (FF)
  Destination:          audio/av_config/control/stage_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/av_config/i2c_start to audio/av_config/control/stage_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y98.CQ      Tcko                  0.234   audio/av_config/i2c_start
                                                       audio/av_config/i2c_start
    SLICE_X11Y99.SR      net (fanout=10)       0.154   audio/av_config/i2c_start
    SLICE_X11Y99.CLK     Tcksr       (-Th)     0.138   audio/av_config/control/stage<2>
                                                       audio/av_config/control/stage_4
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.096ns logic, 0.154ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point audio/av_config/control/stage_3 (SLICE_X11Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/av_config/i2c_start (FF)
  Destination:          audio/av_config/control/stage_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/av_config/i2c_start to audio/av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y98.CQ      Tcko                  0.234   audio/av_config/i2c_start
                                                       audio/av_config/i2c_start
    SLICE_X11Y99.SR      net (fanout=10)       0.154   audio/av_config/i2c_start
    SLICE_X11Y99.CLK     Tcksr       (-Th)     0.132   audio/av_config/control/stage<2>
                                                       audio/av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.102ns logic, 0.154ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/av_config/control/stage_0 (SLICE_X11Y99.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/av_config/i2c_start (FF)
  Destination:          audio/av_config/control/stage_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/av_config/i2c_start to audio/av_config/control/stage_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y98.CQ      Tcko                  0.234   audio/av_config/i2c_start
                                                       audio/av_config/i2c_start
    SLICE_X11Y99.SR      net (fanout=10)       0.154   audio/av_config/i2c_start
    SLICE_X11Y99.CLK     Tcksr       (-Th)     0.131   audio/av_config/control/stage<2>
                                                       audio/av_config/control/stage_0
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.103ns logic, 0.154ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_myclock_clkout2 = PERIOD TIMEGRP "myclock_clkout2"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 1.33333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: myclock/clkout3_buf/I0
  Logical resource: myclock/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: myclock/clkout2
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio/av_config/control/acks<2>/CLK
  Logical resource: audio/av_config/control/acks_1/CK
  Location pin: SLICE_X8Y99.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio/av_config/control/acks<2>/CLK
  Logical resource: audio/av_config/control/acks_2/CK
  Location pin: SLICE_X8Y99.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|  19899.925ns|            0|          373|            0|        77685|
| TS_RAMRapper_u_memory_interfac|     13.333ns|      8.168ns|          N/A|            0|            0|        24065|            0|
| e_memc3_infrastructure_inst_mc|             |             |             |             |             |             |             |
| b_drp_clk_bufg_in             |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_180                      |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_0                        |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|     26.667ns|    121.503ns|  53066.467ns|          227|          146|        17827|        35793|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k0_bufg_in                    |             |             |             |             |             |             |             |
|  TS_myclock_clkout3           |     88.333ns| 175782.672ns|          N/A|          146|            0|         4488|            0|
|  TS_myclock_clkout0           |     10.000ns|      9.930ns|          N/A|            0|            0|        30822|            0|
|  TS_myclock_clkout2           |     20.000ns|      3.537ns|          N/A|            0|            0|          483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.930|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 373  Score: 825616  (Setup/Max: 825616, Hold: 0)

Constraints cover 77685 paths, 0 nets, and 6353 connections

Design statistics:
   Minimum period: 175782.672ns{1}   (Maximum frequency:   0.006MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 24 16:23:28 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 473 MB



