
*** Running vivado
    with args -log STANDARD_TOPLEVEL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source STANDARD_TOPLEVEL.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source STANDARD_TOPLEVEL.tcl -notrace
Command: synth_design -top STANDARD_TOPLEVEL -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 834.328 ; gain = 233.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'STANDARD_TOPLEVEL' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:75]
	Parameter SPI_data_length bound to: 16 - type: integer 
	Parameter PWM_resolution bound to: 8 - type: integer 
	Parameter Hall_Counter_size bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'slave' declared at 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/slave.vhd:36' bound to instance 'SPI_SL' of component 'slave' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:136]
INFO: [Synth 8-638] synthesizing module 'slave' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/slave.vhd:47]
	Parameter data_length bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slave' (1#1) [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/slave.vhd:47]
WARNING: [Synth 8-5640] Port 'cnt_test' is missing in component declaration [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:89]
INFO: [Synth 8-3491] module 'PWM_Module' declared at 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/PWM_Module.vhd:27' bound to instance 'PWM_ControllerA' of component 'PWM_Module' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:145]
INFO: [Synth 8-638] synthesizing module 'PWM_Module' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/PWM_Module.vhd:44]
	Parameter resolution bound to: 8 - type: integer 
	Parameter clk_resolution bound to: 4 - type: integer 
	Parameter clk_divider bound to: 4'b1000 
	Parameter clk_div_reset bound to: 4'b0000 
	Parameter cnt_reset bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'PWM_Module' (2#1) [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/PWM_Module.vhd:44]
WARNING: [Synth 8-5640] Port 'cnt_test' is missing in component declaration [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:89]
INFO: [Synth 8-3491] module 'PWM_Module' declared at 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/PWM_Module.vhd:27' bound to instance 'PWM_ControllerB' of component 'PWM_Module' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:151]
INFO: [Synth 8-3491] module 'Hall_Modul' declared at 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:36' bound to instance 'MotorEncoder1' of component 'Hall_Modul' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Hall_Modul' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:46]
	Parameter Counter_size bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'A_in' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
WARNING: [Synth 8-614] signal 'Chan_A' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
WARNING: [Synth 8-614] signal 'B_in' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
WARNING: [Synth 8-614] signal 'Chan_B' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
WARNING: [Synth 8-614] signal 'data_def' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
WARNING: [Synth 8-614] signal 'A_curr' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
WARNING: [Synth 8-614] signal 'B_curr' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Hall_Modul' (3#1) [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:46]
INFO: [Synth 8-3491] module 'Hall_Modul' declared at 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:36' bound to instance 'MotorEncoder2' of component 'Hall_Modul' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:166]
INFO: [Synth 8-3491] module 'H_bridge' declared at 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/H_bridge.vhd:34' bound to instance 'Motor1' of component 'H_Bridge' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:173]
INFO: [Synth 8-638] synthesizing module 'H_bridge' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/H_bridge.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'H_bridge' (4#1) [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/H_bridge.vhd:44]
INFO: [Synth 8-3491] module 'H_bridge' declared at 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/H_bridge.vhd:34' bound to instance 'Motor2' of component 'H_Bridge' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:182]
WARNING: [Synth 8-614] signal 'dirB' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:197]
WARNING: [Synth 8-614] signal 'motor2_out' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:197]
WARNING: [Synth 8-614] signal 'dirA' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:197]
WARNING: [Synth 8-614] signal 'motor1_out' is read in the process but is not in the sensitivity list [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'STANDARD_TOPLEVEL' (5#1) [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:75]
WARNING: [Synth 8-3331] design Hall_Modul has unconnected port clk
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[15]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[14]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[13]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[12]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 907.879 ; gain = 307.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 907.879 ; gain = 307.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 907.879 ; gain = 307.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 907.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'vauxp6_IBUF'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'vauxp14_IBUF'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'vauxp15_TRI'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sw_IBUF[2]'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STANDARD_TOPLEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STANDARD_TOPLEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1006.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1006.602 ; gain = 406.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1006.602 ; gain = 406.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1006.602 ; gain = 406.246
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/PWM_Module.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'data_def_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/new/Hall_Modul.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'enableA_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:174]
WARNING: [Synth 8-327] inferring latch for variable 'dirA_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:213]
WARNING: [Synth 8-327] inferring latch for variable 'enableB_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'dirB_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:217]
WARNING: [Synth 8-327] inferring latch for variable 'PWM_dutyCycleA_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:147]
WARNING: [Synth 8-327] inferring latch for variable 'PWM_dutyCycleB_reg' [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sources_1/imports/new/STANDARD_TOPLEVEL.vhd:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1006.602 ; gain = 406.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module STANDARD_TOPLEVEL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module PWM_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Hall_Modul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port vauxp7
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[15]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[14]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[13]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[12]
WARNING: [Synth 8-3331] design STANDARD_TOPLEVEL has unconnected port sw[11]
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[0]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_SL/TBuf_reg[15] )
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder2/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \MotorEncoder1/counter_reg[8]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/data_def_reg) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/data_def_reg) is unused and will be removed from module STANDARD_TOPLEVEL.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1006.602 ; gain = 406.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1006.602 ; gain = 406.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1007.738 ; gain = 407.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[10]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[9]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[8]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[7]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[6]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[5]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[4]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[3]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[2]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[1]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder1/counter_reg[0]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[10]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[9]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[8]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[7]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[6]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[5]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[4]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[3]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[2]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[1]) is unused and will be removed from module STANDARD_TOPLEVEL.
WARNING: [Synth 8-3332] Sequential element (MotorEncoder2/counter_reg[0]) is unused and will be removed from module STANDARD_TOPLEVEL.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1009.273 ; gain = 408.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |    18|
|5     |LUT3   |     8|
|6     |LUT4   |    46|
|7     |LUT6   |    19|
|8     |FDPE   |     4|
|9     |FDRE   |    32|
|10    |LD     |    20|
|11    |IBUF   |    16|
|12    |OBUF   |     6|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |   187|
|2     |  PWM_ControllerA |PWM_Module   |    62|
|3     |  PWM_ControllerB |PWM_Module_0 |    62|
|4     |  SPI_SL          |slave        |    15|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 506 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1014.055 ; gain = 314.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1014.055 ; gain = 413.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1014.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 10 instances
  LD => LDCE (inverted pins: G): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 166 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1022.922 ; gain = 717.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.runs/synth_1/STANDARD_TOPLEVEL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file STANDARD_TOPLEVEL_utilization_synth.rpt -pb STANDARD_TOPLEVEL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 25 16:52:58 2020...
