
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003331                       # Number of seconds simulated
sim_ticks                                  3330602352                       # Number of ticks simulated
final_tick                               574861640028                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61477                       # Simulator instruction rate (inst/s)
host_op_rate                                    80757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  97307                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896548                       # Number of bytes of host memory used
host_seconds                                 34227.87                       # Real time elapsed on the host
sim_insts                                  2104235215                       # Number of instructions simulated
sim_ops                                    2764140563                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       158080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        54784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               223616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        75392                       # Number of bytes written to this memory
system.physmem.bytes_written::total             75392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          428                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1747                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             589                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  589                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1575691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47462886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1652554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16448676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                67139807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1575691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1652554                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3228245                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22636146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22636146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22636146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1575691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47462886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1652554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16448676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               89775953                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 7987057                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856727                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490352                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189281                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428834                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382763                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199786                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5737                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15860593                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856727                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582549                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876400                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        326607                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719833                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7868436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.322719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.294391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4510862     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601187      7.64%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293986      3.74%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220175      2.80%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183022      2.33%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158416      2.01%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54292      0.69%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195408      2.48%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651088     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7868436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357670                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985787                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622250                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       303490                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243261                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16302                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683132                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313286                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17722655                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683132                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772592                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         125227                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39326                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107714                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       140438                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17164442                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70908                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        56948                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22734406                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78147999                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78147999                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7830964                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2127                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1126                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361738                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2624197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7705                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       201316                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16141654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2131                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13766965                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17744                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4654060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12661607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7868436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.749644                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858400                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2810042     35.71%     35.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672892     21.26%     56.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       852150     10.83%     67.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000914     12.72%     80.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742510      9.44%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477317      6.07%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204726      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61030      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46855      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7868436                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58721     72.99%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12673     15.75%     88.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9062     11.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804734     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109504      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357790     17.13%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493941      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13766965                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723659                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80456                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35500566                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20797944                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13284042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22998                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736120                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155874                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683132                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          68655                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6659                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16143786                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2624197                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595630                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1117                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          105                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95196                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207577                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465056                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256327                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301909                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737520                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016895                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481193                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.685860                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13309504                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13284042                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995497                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19695647                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.663196                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405952                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4773710                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187515                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7185304                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.582423                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.292281                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3349636     46.62%     46.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532377     21.33%     67.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837165     11.65%     79.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305622      4.25%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262001      3.65%     87.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116489      1.62%     89.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281208      3.91%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77531      1.08%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423275      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7185304                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22905822                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32971806                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 118621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798705                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252026                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252026                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62342536                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17436393                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18287051                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 7987057                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3034511                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2471194                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201819                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1237950                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1176363                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323103                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8871                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3121197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16566900                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3034511                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1499466                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3468070                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1086371                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        426384                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1532124                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87777                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7897300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.598315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.377852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4429230     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241665      3.06%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          250470      3.17%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          399787      5.06%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          185876      2.35%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          265230      3.36%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          179514      2.27%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          133255      1.69%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1812273     22.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7897300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.379929                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.074218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3288633                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       383775                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3316800                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27576                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        880512                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       515093                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1116                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19780428                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4146                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        880512                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3454577                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          95726                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        75613                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3176423                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       214445                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19064819                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        123439                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26701306                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88865448                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88865448                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16249138                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10452105                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3267                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1669                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           566651                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1773716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       915723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9871                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       360276                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17861634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14169455                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24603                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6177090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19071095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7897300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.794215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.927303                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2712708     34.35%     34.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1705523     21.60%     55.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1149878     14.56%     70.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       760508      9.63%     80.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       683147      8.65%     88.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       386555      4.89%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       348650      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77259      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73072      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7897300                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106403     77.93%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15195     11.13%     89.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14943     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11829053     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188423      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1598      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1405991      9.92%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       744390      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14169455                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774052                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136541                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009636                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36397352                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24042132                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13764125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14305996                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20570                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710572                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242862                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        880512                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56245                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12230                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17864923                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1773716                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       915723                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1661                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       235068                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13912867                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1310590                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256586                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2030413                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1978009                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            719823                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741927                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13774630                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13764125                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9032350                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25683708                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723304                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351676                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9468109                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11656743                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6208179                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203567                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7016788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661265                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174306                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2665512     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1996109     28.45%     66.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       792494     11.29%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       397468      5.66%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       368270      5.25%     88.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168560      2.40%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183251      2.61%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93136      1.33%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       351988      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7016788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9468109                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11656743                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1735999                       # Number of memory references committed
system.switch_cpus1.commit.loads              1063138                       # Number of loads committed
system.switch_cpus1.commit.membars               1623                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1682972                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10501001                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240233                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       351988                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24529553                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36611415                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  89757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9468109                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11656743                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9468109                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843575                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843575                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185432                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185432                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62459072                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19094214                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18214768                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3246                       # number of misc regfile writes
system.l2.replacements                           1747                       # number of replacements
system.l2.tagsinuse                      32765.253181                       # Cycle average of tags in use
system.l2.total_refs                           557120                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34511                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.143259                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1917.050653                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.118049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    661.083561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.682871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    212.852087                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19602.459560                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10294.006401                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.058504                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001163                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.020175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006496                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.598220                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.314148                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999916                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4178                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3771                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7955                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2337                       # number of Writeback hits
system.l2.Writeback_hits::total                  2337                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    75                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4202                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3822                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8030                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4202                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3822                       # number of overall hits
system.l2.overall_hits::total                    8030                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1235                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          428                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1747                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          428                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1747                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1235                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          428                       # number of overall misses
system.l2.overall_misses::total                  1747                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2157755                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     77189128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2495145                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27897525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       109739553                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2157755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     77189128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2495145                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27897525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        109739553                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2157755                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     77189128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2495145                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27897525                       # number of overall miss cycles
system.l2.overall_miss_latency::total       109739553                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9702                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2337                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2337                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                75                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5437                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4250                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9777                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5437                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4250                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9777                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.228154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.101929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180066                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.227147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.100706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178685                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.227147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.100706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178685                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52628.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62501.318219                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58026.627907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 65181.133178                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62816.000572                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52628.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62501.318219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58026.627907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 65181.133178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62816.000572                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52628.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62501.318219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58026.627907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 65181.133178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62816.000572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  589                       # number of writebacks
system.l2.writebacks::total                       589                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1235                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          428                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1747                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1747                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1747                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1924378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     70037927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2246036                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     25430885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     99639226                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1924378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70037927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2246036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     25430885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     99639226                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1924378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70037927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2246036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     25430885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     99639226                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.228154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.101929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180066                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.227147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.100706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178685                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.227147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.100706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178685                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46936.048780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56710.872065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52233.395349                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59417.955607                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57034.473955                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46936.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56710.872065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52233.395349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 59417.955607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57034.473955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46936.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56710.872065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52233.395349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 59417.955607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57034.473955                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               556.748443                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752299                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779311.365897                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.573271                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.175173                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066624                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825601                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892225                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719778                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719778                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719778                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719778                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719778                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719778                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3187818                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3187818                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3187818                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3187818                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3187818                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3187818                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719833                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57960.327273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57960.327273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57960.327273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57960.327273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57960.327273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57960.327273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2549170                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2549170                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2549170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2549170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2549170                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2549170                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56648.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56648.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56648.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56648.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56648.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56648.222222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250245                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39214.868259                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.503284                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.496716                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787122                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212878                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055817                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493401                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493401                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493401                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493401                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15847                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15919                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15919                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15919                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15919                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    655879812                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    655879812                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2402214                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2402214                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    658282026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    658282026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    658282026                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    658282026                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2071664                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2071664                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007649                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007649                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006344                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006344                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006344                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006344                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41388.263520                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41388.263520                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33364.083333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33364.083333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41351.970978                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41351.970978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41351.970978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41351.970978                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1382                       # number of writebacks
system.cpu0.dcache.writebacks::total             1382                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10434                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10482                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10482                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10482                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10482                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    111434234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    111434234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       547960                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       547960                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    111982194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    111982194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    111982194                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    111982194                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20586.409385                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20586.409385                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22831.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22831.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20596.320397                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20596.320397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20596.320397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20596.320397                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.653485                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086308096                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2142619.518738                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.653485                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066752                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807137                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1532070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1532070                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1532070                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1532070                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1532070                       # number of overall hits
system.cpu1.icache.overall_hits::total        1532070                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3416263                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3416263                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3416263                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3416263                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3416263                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3416263                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1532124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1532124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1532124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1532124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1532124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1532124                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63264.129630                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63264.129630                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63264.129630                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63264.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63264.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63264.129630                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2837668                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2837668                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2837668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2837668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2837668                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2837668                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63059.288889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63059.288889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 63059.288889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63059.288889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 63059.288889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63059.288889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4250                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166152764                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4506                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36873.671549                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.177070                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.822930                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871785                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128215                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1025517                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1025517                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       669421                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        669421                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1625                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1625                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1623                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1694938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1694938                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1694938                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1694938                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10525                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10690                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10690                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10690                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10690                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    325496107                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    325496107                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5320443                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5320443                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    330816550                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    330816550                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    330816550                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    330816550                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1036042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1036042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       669586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       669586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1705628                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1705628                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1705628                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1705628                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010159                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010159                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000246                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006267                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006267                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30925.995914                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30925.995914                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32245.109091                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32245.109091                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30946.356408                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30946.356408                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30946.356408                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30946.356408                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu1.dcache.writebacks::total              955                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6326                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6440                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6440                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4199                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4250                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4250                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     59518560                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     59518560                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1140152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1140152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     60658712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     60658712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     60658712                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     60658712                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14174.460586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14174.460586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22355.921569                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22355.921569                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14272.638118                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14272.638118                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14272.638118                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14272.638118                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
