<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reset_phase</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic1866"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_reset_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1866"><a class="CPEntry Parent TClass" href="../../index.html#SystemVerilogClass:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reset_phase</div></div></div>
 <div class="CBody"><p>Reset is asserted.</p><p><a href="../../index.html#SystemVerilogClass:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::reset_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that the hardware reset signal is ready to be asserted.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Assert reset signals.</p></li><li><p>Components connected to virtual interfaces should drive their output to their specified reset or idle value.</p></li><li><p>Components and environments should initialize their state variables.</p></li><li><p>Clock generators start generating active edges.</p></li><li><p>De-assert the reset signal(s)&nbsp; just before exit.</p></li><li><p>Wait for the reset signal(s) to be de-asserted.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>Reset signal has just been de-asserted.</p></li><li><p>Main or base clock is working and stable.</p></li><li><p>At least one active clock edge has occurred.</p></li><li><p>Output signals and state variables have been initialized.</p></li></ul></div>
</div>

</body></html>