/******************************************************************************
 * @file:    system_RDA5991H.h
 * @purpose: CMSIS Cortex-M4 Device Peripheral Access Layer Header File
 *           for the RDA RDA5991H Device Series
 * @version: V1.02
 * @date:    07. July 2016
 *----------------------------------------------------------------------------
 *
 * Copyright (C) 2009 ARM Limited. All rights reserved.
 *
 * ARM Limited (ARM) is supplying this software for use with Cortex-M3
 * processor based microcontrollers.  This file can be freely distributed
 * within development tools that are supporting such ARM based processors.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 ******************************************************************************/


#ifndef __SYSTEM_RDA5991H_H
#define __SYSTEM_RDA5991H_H

#ifdef __cplusplus
extern "C" {
#endif

#define __I volatile
#define __IO volatile
#define __O volatile


#define RDA_ICACHE_BASE       (0x18000000UL)
#define RDA_PADDR_OFST        (0x00001000UL)
#define RDA_CODE_BASE         (RDA_ICACHE_BASE + RDA_PADDR_OFST)

typedef enum IRQn {
	/******  Cortex-M4 Processor Exceptions Numbers ***************************************************/
	NonMaskableInt_IRQn           = -14,      /*!< 2 Non Maskable Interrupt                         */
	MemoryManagement_IRQn         = -12,      /*!< 4 Cortex-M4 Memory Management Interrupt          */
	BusFault_IRQn                 = -11,      /*!< 5 Cortex-M4 Bus Fault Interrupt                  */
	UsageFault_IRQn               = -10,      /*!< 6 Cortex-M4 Usage Fault Interrupt                */
	SVCall_IRQn                   = -5,       /*!< 11 Cortex-M4 SV Call Interrupt                   */
	DebugMonitor_IRQn             = -4,       /*!< 12 Cortex-M4 Debug Monitor Interrupt             */
	PendSV_IRQn                   = -2,       /*!< 14 Cortex-M4 Pend SV Interrupt                   */
	SysTick_IRQn                  = -1,       /*!< 15 Cortex-M4 System Tick Interrupt               */

	/******  RDA5991H Specific Interrupt Numbers ******************************************************/
	SPIFLASH_IRQn                 = 0,        /*!< SPI Flash Interrupt                              */
	PTA_IRQn                      = 1,        /*!< PTA Interrupt                                    */
	SDIO_IRQn                     = 2,        /*!< SDIO Interrupt                                   */
	USBDMA_IRQn                   = 3,        /*!< USBDMA Interrupt                                 */
	USB_IRQn                      = 4,        /*!< USB Interrupt                                    */
	GPIO_IRQn                     = 5,        /*!< GPIO Interrupt                                   */
	TIMER_IRQn                    = 6,        /*!< Timer Interrupt                                  */
	UART0_IRQn                    = 7,        /*!< UART0 Interrupt                                  */
	MACHW_IRQn                    = 8,        /*!< MAC Hardware Interrupt                           */
	UART1_IRQn                    = 9,        /*!< UART1 Interrupt                                  */
	AHBDMA_IRQn                   = 10,       /*!< AHBDMA Interrupt                                 */
	PSRAM_IRQn                    = 11,       /*!< PSRAM Interrupt                                  */
	SDMMC_IRQn                    = 12,       /*!< SDMMC Interrupt                                  */
	EXIF_IRQn                     = 13,       /*!< EXIF Interrupt                                   */
	I2C_IRQn                      = 14        /*!< I2C Interrupt                                    */
} IRQn_Type;



#define __NVIC_PRIO_BITS          5         /*!< Number of Bits used for Priority Levels          */
/*NVIC*/
#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address  */
#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address                  */
#define SCB_BASE            (SCS_BASE +  0x0D00UL)

#define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB AIRCR: VECTKEY Position */
#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB AIRCR: PRIGROUP Position */
#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */

typedef struct {
	__I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register                                   */
	__IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register                  */
	__IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register                          */
	__IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register      */
	__IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register                               */
	__IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register                        */
	__IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
	__IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State Register             */
	__IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register                    */
	__IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register                             */
	__IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register                           */
	__IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register                      */
	__IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register                             */
	__IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register                       */
	__I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register                            */
	__I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register                                */
	__I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register                            */
	__I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register                         */
	__I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register                   */
	uint32_t RESERVED0[5];
	__IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register                   */
} SCB_Type;

typedef struct {
	__IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register           */
	uint32_t RESERVED0[24];
	__IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register         */
	uint32_t RSERVED1[24];
	__IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register          */
	uint32_t RESERVED2[24];
	__IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register        */
	uint32_t RESERVED3[24];
	__IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register           */
	uint32_t RESERVED4[56];
	__IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
	uint32_t RESERVED5[644];
	__O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register     */
}  NVIC_Type;


#define SCB ((SCB_Type*)SCB_BASE)
#define NVIC ((NVIC_Type*)NVIC_BASE)   /*!< NVIC configuration struct*/

#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
#define NVIC_SetPriority            __NVIC_SetPriority

static inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
	if ((int32_t)IRQn < 0) {
		SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL) - 4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
	} else {
		NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
	}
}

static inline void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
	uint32_t reg_value;
	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

	reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
	reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
	reg_value  = (reg_value                                   |
				  ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
				  (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
	SCB->AIRCR =  reg_value;
}

extern uint32_t SystemCoreClock;     /*!< System Clock Frequency (Core Clock)  */
extern uint32_t AHBBusClock;         /*!< AHB Bus Clock Frequency (Bus Clock)  */


/**
 * Initialize the system
 *
 * @param  none
 * @return none
 *
 * @brief  Setup the microcontroller system.
 *         Initialize the System and update the SystemCoreClock variable.
 */
extern void SystemInit(void);

/**
 * Update SystemCoreClock variable
 *
 * @param  none
 * @return none
 *
 * @brief  Updates the SystemCoreClock with current core Clock
 *         retrieved from cpu registers.
 */
extern void SystemCoreClockUpdate(void);

#ifdef __cplusplus
}
#endif

#endif /* __SYSTEM_RDA5991H_H */
