module tflipflop(input t,clk,rst, output reg q,output qb);
  always@(posedge clk)begin
    if(rst)begin
      q<=0;
    end
    else if(t==1) begin
        q<=~q;
      end
    else begin
      q<=q;
  	end
  end
  assign qb = ~q;
endmodule
