{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635491284991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635491284991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 29 12:38:04 2021 " "Processing started: Fri Oct 29 12:38:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635491284991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635491284991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635491284991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635491285332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635491285332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unclk_sr_gl.v 1 1 " "Found 1 design units, including 1 entities, in source file unclk_sr_gl.v" { { "Info" "ISGN_ENTITY_NAME" "1 unclk_sr_gl " "Found entity 1: unclk_sr_gl" {  } { { "unclk_sr_gl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/unclk_sr_gl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unclk_sr_gl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file unclk_sr_gl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 unclk_sr_gl_tb " "Found entity 1: unclk_sr_gl_tb" {  } { { "unclk_sr_gl_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/unclk_sr_gl_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unclk_sr_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file unclk_sr_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 unclk_sr_dataflow " "Found entity 1: unclk_sr_dataflow" {  } { { "unclk_sr_dataflow.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/unclk_sr_dataflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unclk_sr_dataflow_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file unclk_sr_dataflow_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 unclk_sr_dataflow_tb " "Found entity 1: unclk_sr_dataflow_tb" {  } { { "unclk_sr_dataflow_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/unclk_sr_dataflow_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unclk_sr_behavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file unclk_sr_behavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 unclk_sr_behavioral " "Found entity 1: unclk_sr_behavioral" {  } { { "unclk_sr_behavioral.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/unclk_sr_behavioral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unclk_sr_behavioral_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file unclk_sr_behavioral_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 unclk_sr_behavioral_tb " "Found entity 1: unclk_sr_behavioral_tb" {  } { { "unclk_sr_behavioral_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/unclk_sr_behavioral_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sr_gl.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sr_gl.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sr_gl " "Found entity 1: clk_sr_gl" {  } { { "clk_sr_gl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_gl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sr_gl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sr_gl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sr_gl_tb " "Found entity 1: clk_sr_gl_tb" {  } { { "clk_sr_gl_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_gl_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sr_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sr_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sr_dataflow " "Found entity 1: clk_sr_dataflow" {  } { { "clk_sr_dataflow.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_dataflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sr_dataflow_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sr_dataflow_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sr_dataflow_tb " "Found entity 1: clk_sr_dataflow_tb" {  } { { "clk_sr_dataflow_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_dataflow_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sr_behavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sr_behavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sr_behavioral " "Found entity 1: clk_sr_behavioral" {  } { { "clk_sr_behavioral.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_behavioral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sr_behavioral_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sr_behavioral_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sr_behavioral_tb " "Found entity 1: clk_sr_behavioral_tb" {  } { { "clk_sr_behavioral_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_behavioral_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635491292769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635491292769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_sr_behavioral " "Elaborating entity \"clk_sr_behavioral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635491292795 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_bar clk_sr_behavioral.v(11) " "Verilog HDL Always Construct warning at clk_sr_behavioral.v(11): variable \"q_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clk_sr_behavioral.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_behavioral.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635491292796 "|clk_sr_behavioral"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "q_bar clk_sr_behavioral.v(7) " "Verilog HDL warning at clk_sr_behavioral.v(7): assignments to q_bar create a combinational loop" {  } { { "clk_sr_behavioral.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q1/clk_sr_behavioral.v" 7 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1635491292796 "|clk_sr_behavioral"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635491292852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 29 12:38:12 2021 " "Processing ended: Fri Oct 29 12:38:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635491292852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635491292852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635491292852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635491292852 ""}
