
*** Running vivado
    with args -log design_1_watch_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_watch_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_watch_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 374.789 ; gain = 63.211
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_watch_0_0
Command: synth_design -top design_1_watch_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21512
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1199.547 ; gain = 406.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_watch_0_0' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ip/design_1_watch_0_0/synth/design_1_watch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'watch' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/watch.v:5]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0_S00_AXI.v:7]
INFO: [Synth 8-226] default block is never used [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0_S00_AXI.v:377]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0_S00_AXI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'watch_top' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/watch_top.v:6]
INFO: [Synth 8-6157] synthesizing module 'one_sec_gen' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/one_sec_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'one_sec_gen' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/one_sec_gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized0' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized0' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized1' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized1' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized2' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized2' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen__parameterized3' [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen__parameterized3' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/tick_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'watch_top' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/watch_top.v:6]
INFO: [Synth 8-6155] done synthesizing module 'watch' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/watch.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_watch_0_0' (0#1) [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ip/design_1_watch_0_0/synth/design_1_watch_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0_S00_AXI.v:229]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/ipshared/e460/myip_v1_0_S00_AXI.v:230]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module watch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module watch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1296.109 ; gain = 503.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.109 ; gain = 503.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.109 ; gain = 503.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1296.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1362.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1362.445 ; gain = 0.035
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[3] in module design_1_watch_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module design_1_watch_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_watch_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_watch_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_watch_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_watch_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_watch_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_watch_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_watch_0_0 | inst/u_watch_top/u_tick_gen_sec/gen_delay[3].r_cnt_val_d_reg[3][5] | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|design_1_watch_0_0 | inst/u_watch_top/u_tick_gen_min/gen_delay[2].r_cnt_val_d_reg[2][5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+-------------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |    34|
|3     |LUT2   |    20|
|4     |LUT3   |     6|
|5     |LUT4   |    33|
|6     |LUT5   |    10|
|7     |LUT6   |    48|
|8     |SRL16E |    12|
|9     |FDRE   |   210|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 1362.445 ; gain = 503.285
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 1362.445 ; gain = 569.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1362.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1362.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a142b14
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:36 . Memory (MB): peak = 1362.445 ; gain = 946.789
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.runs/design_1_watch_0_0_synth_1/design_1_watch_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_watch_0_0, cache-ID = 3b29993899c8fcb2
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.runs/design_1_watch_0_0_synth_1/design_1_watch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_watch_0_0_utilization_synth.rpt -pb design_1_watch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 16:15:32 2024...
