#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5adcbe796fc0 .scope module, "Top_tb" "Top_tb" 2 1;
 .timescale 0 0;
S_0x5adcbe916880 .scope module, "top_module" "top_module" 2 3, 3 10 0, S_0x5adcbe796fc0;
 .timescale 0 0;
L_0x5adcbe8d69b0 .functor BUFZ 1, v0x5adcbe940630_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe8d7e60 .functor BUFZ 1, v0x5adcbe945070_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe90adf0 .functor OR 1, v0x5adcbe936440_0, v0x5adcbe935550_0, C4<0>, C4<0>;
L_0x5adcbe8f6940 .functor BUFZ 16, v0x5adcbe940310_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe93f8c0_0 .net "aluresult1", 15 0, L_0x5adcbe947640;  1 drivers
v0x5adcbe93f9f0_0 .net "aluresult2", 15 0, L_0x5adcbe94a2f0;  1 drivers
v0x5adcbe93fb00_0 .net "aluresultmem1", 15 0, L_0x5adcbe947cc0;  1 drivers
v0x5adcbe93fbf0_0 .net "aluresultmem2", 15 0, L_0x5adcbe94a970;  1 drivers
v0x5adcbe93fd00_0 .net "aluresultwb", 15 0, L_0x5adcbe948230;  1 drivers
v0x5adcbe93fe60_0 .net "branch_target1", 15 0, L_0x5adcbe9458d0;  1 drivers
v0x5adcbe93ff70_0 .net "branch_target2", 15 0, L_0x5adcbe948490;  1 drivers
v0x5adcbe940080_0 .net "branchpc", 15 0, L_0x5adcbe8f6940;  1 drivers
v0x5adcbe940140_0 .net "branchpc1", 15 0, L_0x5adcbe9468e0;  1 drivers
v0x5adcbe940270_0 .net "branchpc2", 15 0, L_0x5adcbe949480;  1 drivers
v0x5adcbe940310_0 .var "branchpc_reg", 15 0;
v0x5adcbe9403d0_0 .var "branchtarget1_reg", 15 0;
v0x5adcbe9404b0_0 .var "branchtarget2_reg", 15 0;
v0x5adcbe940590_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  1 drivers
v0x5adcbe940630_0 .var "clk_reg", 0 0;
v0x5adcbe9406f0_0 .net "imm1", 4 0, L_0x5adcbe945860;  1 drivers
v0x5adcbe9407b0_0 .net "imm2", 4 0, L_0x5adcbe948420;  1 drivers
v0x5adcbe9409d0_0 .net "imm_flag2", 0 0, L_0x5adcbe9486a0;  1 drivers
v0x5adcbe940ac0_0 .net "immflag1", 0 0, L_0x5adcbe945ab0;  1 drivers
v0x5adcbe940bb0_0 .net "instr1fetchrelayer", 15 0, L_0x5adcbe914bb0;  1 drivers
v0x5adcbe940cc0_0 .net "instr1relayerdecode", 15 0, L_0x5adcbe945480;  1 drivers
v0x5adcbe940d80_0 .net "instr2fetchrelayer", 15 0, L_0x5adcbe945250;  1 drivers
v0x5adcbe940e90_0 .net "instr2relayerdecode", 15 0, L_0x5adcbe945580;  1 drivers
v0x5adcbe940f50_0 .net "instralumem1", 15 0, L_0x5adcbe9476e0;  1 drivers
v0x5adcbe941060_0 .net "instralumem2", 15 0, L_0x5adcbe94a390;  1 drivers
v0x5adcbe941170_0 .net "instrdecodealu1", 15 0, L_0x5adcbe945b90;  1 drivers
v0x5adcbe941280_0 .net "instrdecodealu2", 15 0, L_0x5adcbe948780;  1 drivers
v0x5adcbe941390_0 .net "instrmemwb1", 15 0, L_0x5adcbe947e30;  1 drivers
v0x5adcbe9414a0_0 .net "instrmemwb2", 15 0, L_0x5adcbe94aae0;  1 drivers
v0x5adcbe9415b0_0 .net "instrwb", 15 0, L_0x5adcbe9480c0;  1 drivers
v0x5adcbe9416c0_0 .net "is_branch_taken", 0 0, L_0x5adcbe90adf0;  1 drivers
v0x5adcbe941760_0 .net "is_branch_taken1", 0 0, v0x5adcbe936440_0;  1 drivers
v0x5adcbe941800_0 .net "is_branch_taken2", 0 0, v0x5adcbe935550_0;  1 drivers
v0x5adcbe941ab0_0 .net "isadd1", 0 0, v0x5adcbe92a6b0_0;  1 drivers
v0x5adcbe941b50_0 .net "isadd2", 0 0, v0x5adcbe92e1f0_0;  1 drivers
v0x5adcbe941bf0_0 .net "isand1", 0 0, v0x5adcbe92a940_0;  1 drivers
v0x5adcbe941c90_0 .net "isand2", 0 0, v0x5adcbe92e460_0;  1 drivers
v0x5adcbe941d30_0 .net "isbeq1", 0 0, L_0x5adcbe9465f0;  1 drivers
v0x5adcbe941e20_0 .net "isbeq2", 0 0, L_0x5adcbe949190;  1 drivers
v0x5adcbe941f10_0 .net "isbgt1", 0 0, L_0x5adcbe946660;  1 drivers
v0x5adcbe942000_0 .net "isbgt2", 0 0, L_0x5adcbe949200;  1 drivers
v0x5adcbe9420f0_0 .net "iscmp1", 0 0, v0x5adcbe92b000_0;  1 drivers
v0x5adcbe942190_0 .net "iscmp2", 0 0, v0x5adcbe92eb20_0;  1 drivers
v0x5adcbe942230_0 .net "isld1", 0 0, v0x5adcbe92b240_0;  1 drivers
v0x5adcbe9422d0_0 .net "isld2", 0 0, v0x5adcbe92ed60_0;  1 drivers
v0x5adcbe942370_0 .net "isldalu1", 0 0, L_0x5adcbe9478f0;  1 drivers
v0x5adcbe942460_0 .net "isldalu2", 0 0, L_0x5adcbe94a5a0;  1 drivers
v0x5adcbe942550_0 .net "isldmem1", 0 0, L_0x5adcbe947ed0;  1 drivers
v0x5adcbe942640_0 .net "isldmem2", 0 0, L_0x5adcbe94ab80;  1 drivers
v0x5adcbe942730_0 .net "isldwb", 0 0, L_0x5adcbe948020;  1 drivers
v0x5adcbe942820_0 .net "islsl1", 0 0, v0x5adcbe92b480_0;  1 drivers
v0x5adcbe9428c0_0 .net "islsl2", 0 0, v0x5adcbe92efa0_0;  1 drivers
v0x5adcbe942960_0 .net "islsr1", 0 0, v0x5adcbe92b6c0_0;  1 drivers
v0x5adcbe942a00_0 .net "islsr2", 0 0, v0x5adcbe92f1e0_0;  1 drivers
v0x5adcbe942aa0_0 .net "ismov1", 0 0, v0x5adcbe92b900_0;  1 drivers
v0x5adcbe942b40_0 .net "ismov2", 0 0, v0x5adcbe92f420_0;  1 drivers
v0x5adcbe942be0_0 .net "ismul1", 0 0, v0x5adcbe92bb40_0;  1 drivers
v0x5adcbe942c80_0 .net "ismul2", 0 0, v0x5adcbe92f660_0;  1 drivers
v0x5adcbe942d20_0 .net "isnot1", 0 0, v0x5adcbe92bf90_0;  1 drivers
v0x5adcbe942dc0_0 .net "isnot2", 0 0, v0x5adcbe92fab0_0;  1 drivers
v0x5adcbe942e60_0 .net "isor1", 0 0, v0x5adcbe92c1d0_0;  1 drivers
v0x5adcbe942f00_0 .net "isor2", 0 0, v0x5adcbe92fcf0_0;  1 drivers
v0x5adcbe942fa0_0 .net "issingleinstr", 0 0, L_0x5adcbe9456c0;  1 drivers
v0x5adcbe943090_0 .net "isst1", 0 0, v0x5adcbe92c410_0;  1 drivers
v0x5adcbe943130_0 .net "isst2", 0 0, v0x5adcbe92ff30_0;  1 drivers
v0x5adcbe9435e0_0 .net "isstall", 0 0, L_0x5adcbe945730;  1 drivers
v0x5adcbe9436d0_0 .net "isstalu1", 0 0, L_0x5adcbe947990;  1 drivers
v0x5adcbe9437c0_0 .net "isstalu2", 0 0, L_0x5adcbe94a640;  1 drivers
v0x5adcbe9438b0_0 .net "issub1", 0 0, v0x5adcbe92c650_0;  1 drivers
v0x5adcbe943950_0 .net "issub2", 0 0, v0x5adcbe930170_0;  1 drivers
v0x5adcbe9439f0_0 .net "isubranch1", 0 0, L_0x5adcbe9467b0;  1 drivers
v0x5adcbe943ae0_0 .net "isubranch2", 0 0, L_0x5adcbe949350;  1 drivers
v0x5adcbe943bd0_0 .net "iswb1", 0 0, L_0x5adcbe946580;  1 drivers
v0x5adcbe943cc0_0 .net "iswb2", 0 0, L_0x5adcbe949120;  1 drivers
v0x5adcbe943db0_0 .net "iswbalu1", 0 0, L_0x5adcbe947820;  1 drivers
v0x5adcbe943ea0_0 .net "iswbalu2", 0 0, L_0x5adcbe94a4d0;  1 drivers
v0x5adcbe943f90_0 .net "iswbmem1", 0 0, L_0x5adcbe947d60;  1 drivers
v0x5adcbe944080_0 .net "iswbmem2", 0 0, L_0x5adcbe94aa10;  1 drivers
v0x5adcbe944170_0 .net "iswbwb", 0 0, L_0x5adcbe947fb0;  1 drivers
v0x5adcbe944260_0 .net "ldresult1", 15 0, L_0x5adcbe947b80;  1 drivers
v0x5adcbe944350_0 .net "ldresult2", 15 0, L_0x5adcbe94a830;  1 drivers
v0x5adcbe944440_0 .net "ldresultwb", 15 0, L_0x5adcbe948160;  1 drivers
v0x5adcbe944530_0 .net "op11", 15 0, L_0x5adcbe945940;  1 drivers
v0x5adcbe944620_0 .net "op12", 15 0, L_0x5adcbe948530;  1 drivers
v0x5adcbe944710_0 .net "op21", 15 0, L_0x5adcbe945a10;  1 drivers
v0x5adcbe944800_0 .net "op21alu1", 15 0, L_0x5adcbe947780;  1 drivers
v0x5adcbe9448f0_0 .net "op22", 15 0, L_0x5adcbe948600;  1 drivers
v0x5adcbe9449e0_0 .net "op22alu2", 15 0, L_0x5adcbe94a430;  1 drivers
v0x5adcbe944ad0_0 .net "opcode1", 3 0, L_0x5adcbe9457f0;  1 drivers
v0x5adcbe944b70_0 .net "opcode2", 3 0, L_0x5adcbe9483b0;  1 drivers
v0x5adcbe944c10_0 .net "rdvalmem1", 19 0, L_0x5adcbe947c20;  1 drivers
v0x5adcbe944cb0_0 .net "rdvalmem2", 19 0, L_0x5adcbe94a8d0;  1 drivers
v0x5adcbe944d50 .array "regmem", 7 0, 15 0;
v0x5adcbe944df0_0 .var "regval", 127 0;
v0x5adcbe944ee0_0 .net "regvalwb", 127 0, L_0x5adcbe9482d0;  1 drivers
v0x5adcbe944fd0_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  1 drivers
v0x5adcbe945070_0 .var "reset_reg", 0 0;
o0x75a5d0e6a388 .functor BUFZ 1, C4<z>; HiZ drive
v0x5adcbe945110_0 .net "stall", 0 0, o0x75a5d0e6a388;  0 drivers
E_0x5adcbe840000/0 .event edge, v0x5adcbe931080_0, v0x5adcbe932f40_0, v0x5adcbe9403d0_0, v0x5adcbe935eb0_0;
E_0x5adcbe840000/1 .event edge, v0x5adcbe9404b0_0, v0x5adcbe934fc0_0;
E_0x5adcbe840000 .event/or E_0x5adcbe840000/0, E_0x5adcbe840000/1;
LS_0x5adcbe947a70_0_0 .concat [ 1 1 1 1], v0x5adcbe92a6b0_0, v0x5adcbe92b240_0, v0x5adcbe92c410_0, v0x5adcbe92c650_0;
LS_0x5adcbe947a70_0_4 .concat [ 1 1 1 1], v0x5adcbe92bb40_0, v0x5adcbe92b000_0, v0x5adcbe92b900_0, v0x5adcbe92c1d0_0;
LS_0x5adcbe947a70_0_8 .concat [ 1 1 1 1], v0x5adcbe92a940_0, v0x5adcbe92bf90_0, v0x5adcbe92b480_0, v0x5adcbe92b6c0_0;
L_0x5adcbe947a70 .concat [ 4 4 4 0], LS_0x5adcbe947a70_0_0, LS_0x5adcbe947a70_0_4, LS_0x5adcbe947a70_0_8;
LS_0x5adcbe94a720_0_0 .concat [ 1 1 1 1], v0x5adcbe92e1f0_0, v0x5adcbe92ed60_0, v0x5adcbe92ff30_0, v0x5adcbe930170_0;
LS_0x5adcbe94a720_0_4 .concat [ 1 1 1 1], v0x5adcbe92f660_0, v0x5adcbe92eb20_0, v0x5adcbe92f420_0, v0x5adcbe92fcf0_0;
LS_0x5adcbe94a720_0_8 .concat [ 1 1 1 1], v0x5adcbe92e460_0, v0x5adcbe92fab0_0, v0x5adcbe92efa0_0, v0x5adcbe92f1e0_0;
L_0x5adcbe94a720 .concat [ 4 4 4 0], LS_0x5adcbe94a720_0_0, LS_0x5adcbe94a720_0_4, LS_0x5adcbe94a720_0_8;
S_0x5adcbe8a8200 .scope module, "alu1" "alu" 3 246, 4 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "alusignals";
    .port_info 3 /INPUT 16 "instrin";
    .port_info 4 /INPUT 16 "op1";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 5 "immx";
    .port_info 7 /INPUT 1 "iswb";
    .port_info 8 /INPUT 1 "isimmediate";
    .port_info 9 /INPUT 1 "is_branch_takenin";
    .port_info 10 /OUTPUT 16 "aluresult";
    .port_info 11 /OUTPUT 16 "instrout";
    .port_info 12 /OUTPUT 1 "isld1";
    .port_info 13 /OUTPUT 1 "isst1";
    .port_info 14 /OUTPUT 16 "op2_out";
    .port_info 15 /OUTPUT 1 "iswb_out";
L_0x5adcbe947640 .functor BUFZ 16, v0x5adcbe926300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe9476e0 .functor BUFZ 16, v0x5adcbe924040_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe947780 .functor BUFZ 16, v0x5adcbe9260a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe947820 .functor BUFZ 1, v0x5adcbe925ac0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe9478f0 .functor BUFZ 1, v0x5adcbe924b00_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe947990 .functor BUFZ 1, v0x5adcbe925700_0, C4<0>, C4<0>, C4<0>;
v0x5adcbe8f6a10_0 .var "A", 15 0;
v0x5adcbe8f6ab0_0 .var "B", 15 0;
v0x5adcbe8c3d80_0 .net "aluresult", 15 0, L_0x5adcbe947640;  alias, 1 drivers
v0x5adcbe8c3e20_0 .net "alusignals", 11 0, L_0x5adcbe947a70;  1 drivers
v0x5adcbe9072a0_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe907340_0 .net "immx", 4 0, L_0x5adcbe945860;  alias, 1 drivers
v0x5adcbe914cd0_0 .var "immx_reg", 4 0;
v0x5adcbe923e80_0 .net "instrin", 15 0, L_0x5adcbe945b90;  alias, 1 drivers
v0x5adcbe923f60_0 .net "instrout", 15 0, L_0x5adcbe9476e0;  alias, 1 drivers
v0x5adcbe924040_0 .var "instrout_reg", 15 0;
v0x5adcbe924120_0 .var "instrout_reg1", 15 0;
L_0x75a5d0ad0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5adcbe924200_0 .net "is_branch_takenin", 0 0, L_0x75a5d0ad0018;  1 drivers
v0x5adcbe9242c0_0 .net "isadd", 0 0, L_0x5adcbe946a40;  1 drivers
v0x5adcbe924380_0 .var "isadd_reg", 0 0;
v0x5adcbe924440_0 .net "isand", 0 0, L_0x5adcbe947230;  1 drivers
v0x5adcbe924500_0 .var "isand_reg", 0 0;
v0x5adcbe9245c0_0 .net "iscmp", 0 0, L_0x5adcbe946f60;  1 drivers
v0x5adcbe924680_0 .var "iscmp_reg", 0 0;
v0x5adcbe924740_0 .net "isimmediate", 0 0, L_0x5adcbe945ab0;  alias, 1 drivers
v0x5adcbe924800_0 .var "isimmediate_reg", 0 0;
v0x5adcbe9248c0_0 .net "isld", 0 0, L_0x5adcbe946b40;  1 drivers
v0x5adcbe924980_0 .net "isld1", 0 0, L_0x5adcbe9478f0;  alias, 1 drivers
v0x5adcbe924a40_0 .var "isld1_1", 0 0;
v0x5adcbe924b00_0 .var "isld_reg", 0 0;
v0x5adcbe924bc0_0 .net "islsl", 0 0, L_0x5adcbe947430;  1 drivers
v0x5adcbe924c80_0 .var "islsl_reg", 0 0;
v0x5adcbe924d40_0 .net "islsr", 0 0, L_0x5adcbe947500;  1 drivers
v0x5adcbe924e00_0 .var "islsr_reg", 0 0;
v0x5adcbe924ec0_0 .net "ismov", 0 0, L_0x5adcbe947070;  1 drivers
v0x5adcbe924f80_0 .var "ismov_reg", 0 0;
v0x5adcbe925040_0 .net "ismul", 0 0, L_0x5adcbe946e90;  1 drivers
v0x5adcbe925100_0 .var "ismul_reg", 0 0;
v0x5adcbe9251c0_0 .net "isnot", 0 0, L_0x5adcbe947300;  1 drivers
v0x5adcbe925280_0 .var "isnot_reg", 0 0;
v0x5adcbe925340_0 .net "isor", 0 0, L_0x5adcbe947110;  1 drivers
v0x5adcbe925400_0 .var "isor_reg", 0 0;
v0x5adcbe9254c0_0 .net "isst", 0 0, L_0x5adcbe946c60;  1 drivers
v0x5adcbe925580_0 .net "isst1", 0 0, L_0x5adcbe947990;  alias, 1 drivers
v0x5adcbe925640_0 .var "isst1_1", 0 0;
v0x5adcbe925700_0 .var "isst_reg", 0 0;
v0x5adcbe9257c0_0 .net "issub", 0 0, L_0x5adcbe946d00;  1 drivers
v0x5adcbe925880_0 .var "issub_reg", 0 0;
v0x5adcbe925940_0 .net "iswb", 0 0, L_0x5adcbe946580;  alias, 1 drivers
v0x5adcbe925a00_0 .var "iswb1_1", 0 0;
v0x5adcbe925ac0_0 .var "iswb1_reg", 0 0;
v0x5adcbe925b80_0 .net "iswb_out", 0 0, L_0x5adcbe947820;  alias, 1 drivers
v0x5adcbe925c40_0 .net "op1", 15 0, L_0x5adcbe945940;  alias, 1 drivers
v0x5adcbe925d20_0 .var "op1_reg", 15 0;
v0x5adcbe925e00_0 .net "op2", 15 0, L_0x5adcbe945a10;  alias, 1 drivers
v0x5adcbe925ee0_0 .var "op2_1", 15 0;
v0x5adcbe925fc0_0 .net "op2_out", 15 0, L_0x5adcbe947780;  alias, 1 drivers
v0x5adcbe9260a0_0 .var "op2_reg", 15 0;
v0x5adcbe926180 .array "reg_file", 0 7, 15 0;
v0x5adcbe926240_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe926300_0 .var "result", 15 0;
v0x5adcbe9263e0_0 .var "result_1", 15 0;
E_0x5adcbe915000 .event posedge, v0x5adcbe9072a0_0;
L_0x5adcbe946a40 .part L_0x5adcbe947a70, 0, 1;
L_0x5adcbe946b40 .part L_0x5adcbe947a70, 1, 1;
L_0x5adcbe946c60 .part L_0x5adcbe947a70, 2, 1;
L_0x5adcbe946d00 .part L_0x5adcbe947a70, 3, 1;
L_0x5adcbe946e90 .part L_0x5adcbe947a70, 4, 1;
L_0x5adcbe946f60 .part L_0x5adcbe947a70, 5, 1;
L_0x5adcbe947070 .part L_0x5adcbe947a70, 6, 1;
L_0x5adcbe947110 .part L_0x5adcbe947a70, 7, 1;
L_0x5adcbe947230 .part L_0x5adcbe947a70, 8, 1;
L_0x5adcbe947300 .part L_0x5adcbe947a70, 9, 1;
L_0x5adcbe947430 .part L_0x5adcbe947a70, 10, 1;
L_0x5adcbe947500 .part L_0x5adcbe947a70, 11, 1;
S_0x5adcbe8a89c0 .scope module, "alu2" "alu" 3 384, 4 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "alusignals";
    .port_info 3 /INPUT 16 "instrin";
    .port_info 4 /INPUT 16 "op1";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 5 "immx";
    .port_info 7 /INPUT 1 "iswb";
    .port_info 8 /INPUT 1 "isimmediate";
    .port_info 9 /INPUT 1 "is_branch_takenin";
    .port_info 10 /OUTPUT 16 "aluresult";
    .port_info 11 /OUTPUT 16 "instrout";
    .port_info 12 /OUTPUT 1 "isld1";
    .port_info 13 /OUTPUT 1 "isst1";
    .port_info 14 /OUTPUT 16 "op2_out";
    .port_info 15 /OUTPUT 1 "iswb_out";
L_0x5adcbe94a2f0 .functor BUFZ 16, v0x5adcbe929340_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe94a390 .functor BUFZ 16, v0x5adcbe926e90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe94a430 .functor BUFZ 16, v0x5adcbe929100_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe94a4d0 .functor BUFZ 1, v0x5adcbe928b20_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe94a5a0 .functor BUFZ 1, v0x5adcbe927950_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe94a640 .functor BUFZ 1, v0x5adcbe928760_0, C4<0>, C4<0>, C4<0>;
v0x5adcbe9266e0_0 .var "A", 15 0;
v0x5adcbe9267c0_0 .var "B", 15 0;
v0x5adcbe9268a0_0 .net "aluresult", 15 0, L_0x5adcbe94a2f0;  alias, 1 drivers
v0x5adcbe926960_0 .net "alusignals", 11 0, L_0x5adcbe94a720;  1 drivers
v0x5adcbe926a40_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe926b30_0 .net "immx", 4 0, L_0x5adcbe948420;  alias, 1 drivers
v0x5adcbe926bf0_0 .var "immx_reg", 4 0;
v0x5adcbe926cd0_0 .net "instrin", 15 0, L_0x5adcbe948780;  alias, 1 drivers
v0x5adcbe926db0_0 .net "instrout", 15 0, L_0x5adcbe94a390;  alias, 1 drivers
v0x5adcbe926e90_0 .var "instrout_reg", 15 0;
v0x5adcbe926f70_0 .var "instrout_reg1", 15 0;
L_0x75a5d0ad0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5adcbe927050_0 .net "is_branch_takenin", 0 0, L_0x75a5d0ad0060;  1 drivers
v0x5adcbe927110_0 .net "isadd", 0 0, L_0x5adcbe9495e0;  1 drivers
v0x5adcbe9271d0_0 .var "isadd_reg", 0 0;
v0x5adcbe927290_0 .net "isand", 0 0, L_0x5adcbe949ee0;  1 drivers
v0x5adcbe927350_0 .var "isand_reg", 0 0;
v0x5adcbe927410_0 .net "iscmp", 0 0, L_0x5adcbe949b00;  1 drivers
v0x5adcbe9274d0_0 .var "iscmp_reg", 0 0;
v0x5adcbe927590_0 .net "isimmediate", 0 0, L_0x5adcbe9486a0;  alias, 1 drivers
v0x5adcbe927650_0 .var "isimmediate_reg", 0 0;
v0x5adcbe927710_0 .net "isld", 0 0, L_0x5adcbe9496e0;  1 drivers
v0x5adcbe9277d0_0 .net "isld1", 0 0, L_0x5adcbe94a5a0;  alias, 1 drivers
v0x5adcbe927890_0 .var "isld1_1", 0 0;
v0x5adcbe927950_0 .var "isld_reg", 0 0;
v0x5adcbe927a10_0 .net "islsl", 0 0, L_0x5adcbe94a0e0;  1 drivers
v0x5adcbe927ad0_0 .var "islsl_reg", 0 0;
v0x5adcbe927b90_0 .net "islsr", 0 0, L_0x5adcbe94a1b0;  1 drivers
v0x5adcbe927c50_0 .var "islsr_reg", 0 0;
v0x5adcbe927d10_0 .net "ismov", 0 0, L_0x5adcbe949c10;  1 drivers
v0x5adcbe927dd0_0 .var "ismov_reg", 0 0;
v0x5adcbe927e90_0 .net "ismul", 0 0, L_0x5adcbe949a30;  1 drivers
v0x5adcbe927f50_0 .var "ismul_reg", 0 0;
v0x5adcbe928010_0 .net "isnot", 0 0, L_0x5adcbe949fb0;  1 drivers
v0x5adcbe9282e0_0 .var "isnot_reg", 0 0;
v0x5adcbe9283a0_0 .net "isor", 0 0, L_0x5adcbe949cb0;  1 drivers
v0x5adcbe928460_0 .var "isor_reg", 0 0;
v0x5adcbe928520_0 .net "isst", 0 0, L_0x5adcbe949800;  1 drivers
v0x5adcbe9285e0_0 .net "isst1", 0 0, L_0x5adcbe94a640;  alias, 1 drivers
v0x5adcbe9286a0_0 .var "isst1_1", 0 0;
v0x5adcbe928760_0 .var "isst_reg", 0 0;
v0x5adcbe928820_0 .net "issub", 0 0, L_0x5adcbe9498a0;  1 drivers
v0x5adcbe9288e0_0 .var "issub_reg", 0 0;
v0x5adcbe9289a0_0 .net "iswb", 0 0, L_0x5adcbe949120;  alias, 1 drivers
v0x5adcbe928a60_0 .var "iswb1_1", 0 0;
v0x5adcbe928b20_0 .var "iswb1_reg", 0 0;
v0x5adcbe928be0_0 .net "iswb_out", 0 0, L_0x5adcbe94a4d0;  alias, 1 drivers
v0x5adcbe928ca0_0 .net "op1", 15 0, L_0x5adcbe948530;  alias, 1 drivers
v0x5adcbe928d80_0 .var "op1_reg", 15 0;
v0x5adcbe928e60_0 .net "op2", 15 0, L_0x5adcbe948600;  alias, 1 drivers
v0x5adcbe928f40_0 .var "op2_1", 15 0;
v0x5adcbe929020_0 .net "op2_out", 15 0, L_0x5adcbe94a430;  alias, 1 drivers
v0x5adcbe929100_0 .var "op2_reg", 15 0;
v0x5adcbe9291e0 .array "reg_file", 0 7, 15 0;
v0x5adcbe9292a0_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe929340_0 .var "result", 15 0;
v0x5adcbe929400_0 .var "result_1", 15 0;
L_0x5adcbe9495e0 .part L_0x5adcbe94a720, 0, 1;
L_0x5adcbe9496e0 .part L_0x5adcbe94a720, 1, 1;
L_0x5adcbe949800 .part L_0x5adcbe94a720, 2, 1;
L_0x5adcbe9498a0 .part L_0x5adcbe94a720, 3, 1;
L_0x5adcbe949a30 .part L_0x5adcbe94a720, 4, 1;
L_0x5adcbe949b00 .part L_0x5adcbe94a720, 5, 1;
L_0x5adcbe949c10 .part L_0x5adcbe94a720, 6, 1;
L_0x5adcbe949cb0 .part L_0x5adcbe94a720, 7, 1;
L_0x5adcbe949ee0 .part L_0x5adcbe94a720, 8, 1;
L_0x5adcbe949fb0 .part L_0x5adcbe94a720, 9, 1;
L_0x5adcbe94a0e0 .part L_0x5adcbe94a720, 10, 1;
L_0x5adcbe94a1b0 .part L_0x5adcbe94a720, 11, 1;
S_0x5adcbe8ea820 .scope module, "control_unit1" "control_unit" 3 159, 5 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "isadd";
    .port_info 5 /OUTPUT 1 "issub";
    .port_info 6 /OUTPUT 1 "ismul";
    .port_info 7 /OUTPUT 1 "isld";
    .port_info 8 /OUTPUT 1 "isst";
    .port_info 9 /OUTPUT 1 "iscmp";
    .port_info 10 /OUTPUT 1 "ismov";
    .port_info 11 /OUTPUT 1 "isor";
    .port_info 12 /OUTPUT 1 "isand";
    .port_info 13 /OUTPUT 1 "isnot";
    .port_info 14 /OUTPUT 1 "islsl";
    .port_info 15 /OUTPUT 1 "islsr";
    .port_info 16 /OUTPUT 1 "isbeq";
    .port_info 17 /OUTPUT 1 "isbgt";
    .port_info 18 /OUTPUT 1 "iswb";
    .port_info 19 /OUTPUT 1 "isubranch";
    .port_info 20 /INPUT 1 "is_branch_taken";
P_0x5adcbe9296e0 .param/l "ADD_OP" 1 5 67, C4<0001>;
P_0x5adcbe929720 .param/l "AND_OP" 1 5 75, C4<1001>;
P_0x5adcbe929760 .param/l "BEQ_OP" 1 5 80, C4<1110>;
P_0x5adcbe9297a0 .param/l "BGT_OP" 1 5 81, C4<1111>;
P_0x5adcbe9297e0 .param/l "CMP_OP" 1 5 72, C4<0110>;
P_0x5adcbe929820 .param/l "LD_OP" 1 5 70, C4<0100>;
P_0x5adcbe929860 .param/l "LSL_OP" 1 5 77, C4<1011>;
P_0x5adcbe9298a0 .param/l "MOV_OP" 1 5 73, C4<0111>;
P_0x5adcbe9298e0 .param/l "MUL_OP" 1 5 69, C4<0011>;
P_0x5adcbe929920 .param/l "NOT_OP" 1 5 76, C4<1010>;
P_0x5adcbe929960 .param/l "OR_OP" 1 5 74, C4<1000>;
P_0x5adcbe9299a0 .param/l "SRL_OP" 1 5 79, C4<1101>;
P_0x5adcbe9299e0 .param/l "ST_OP" 1 5 71, C4<0101>;
P_0x5adcbe929a20 .param/l "SUB_OP" 1 5 68, C4<0010>;
P_0x5adcbe929a60 .param/l "UBRANCH_OP" 1 5 78, C4<1100>;
L_0x5adcbe9465f0 .functor BUFZ 1, v0x5adcbe92ab80_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe946660 .functor BUFZ 1, v0x5adcbe92adc0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe946580 .functor BUFZ 1, v0x5adcbe92cab0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe9467b0 .functor BUFZ 1, v0x5adcbe92c890_0, C4<0>, C4<0>, C4<0>;
v0x5adcbe92a360_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe92a470_0 .net "instr", 15 0, L_0x5adcbe945480;  alias, 1 drivers
v0x5adcbe92a550_0 .net "is_branch_taken", 0 0, L_0x5adcbe90adf0;  alias, 1 drivers
v0x5adcbe92a5f0_0 .net "isadd", 0 0, v0x5adcbe92a6b0_0;  alias, 1 drivers
v0x5adcbe92a6b0_0 .var "isadd_next", 0 0;
v0x5adcbe92a7c0_0 .var "isadd_reg", 0 0;
v0x5adcbe92a880_0 .net "isand", 0 0, v0x5adcbe92a940_0;  alias, 1 drivers
v0x5adcbe92a940_0 .var "isand_next", 0 0;
v0x5adcbe92aa00_0 .var "isand_reg", 0 0;
v0x5adcbe92aac0_0 .net "isbeq", 0 0, L_0x5adcbe9465f0;  alias, 1 drivers
v0x5adcbe92ab80_0 .var "isbeq_next", 0 0;
v0x5adcbe92ac40_0 .var "isbeq_reg", 0 0;
v0x5adcbe92ad00_0 .net "isbgt", 0 0, L_0x5adcbe946660;  alias, 1 drivers
v0x5adcbe92adc0_0 .var "isbgt_next", 0 0;
v0x5adcbe92ae80_0 .var "isbgt_reg", 0 0;
v0x5adcbe92af40_0 .net "iscmp", 0 0, v0x5adcbe92b000_0;  alias, 1 drivers
v0x5adcbe92b000_0 .var "iscmp_next", 0 0;
v0x5adcbe92b0c0_0 .var "iscmp_reg", 0 0;
v0x5adcbe92b180_0 .net "isld", 0 0, v0x5adcbe92b240_0;  alias, 1 drivers
v0x5adcbe92b240_0 .var "isld_next", 0 0;
v0x5adcbe92b300_0 .var "isld_reg", 0 0;
v0x5adcbe92b3c0_0 .net "islsl", 0 0, v0x5adcbe92b480_0;  alias, 1 drivers
v0x5adcbe92b480_0 .var "islsl_next", 0 0;
v0x5adcbe92b540_0 .var "islsl_reg", 0 0;
v0x5adcbe92b600_0 .net "islsr", 0 0, v0x5adcbe92b6c0_0;  alias, 1 drivers
v0x5adcbe92b6c0_0 .var "islsr_next", 0 0;
v0x5adcbe92b780_0 .var "islsr_reg", 0 0;
v0x5adcbe92b840_0 .net "ismov", 0 0, v0x5adcbe92b900_0;  alias, 1 drivers
v0x5adcbe92b900_0 .var "ismov_next", 0 0;
v0x5adcbe92b9c0_0 .var "ismov_reg", 0 0;
v0x5adcbe92ba80_0 .net "ismul", 0 0, v0x5adcbe92bb40_0;  alias, 1 drivers
v0x5adcbe92bb40_0 .var "ismul_next", 0 0;
v0x5adcbe92bc00_0 .var "ismul_reg", 0 0;
v0x5adcbe92bed0_0 .net "isnot", 0 0, v0x5adcbe92bf90_0;  alias, 1 drivers
v0x5adcbe92bf90_0 .var "isnot_next", 0 0;
v0x5adcbe92c050_0 .var "isnot_reg", 0 0;
v0x5adcbe92c110_0 .net "isor", 0 0, v0x5adcbe92c1d0_0;  alias, 1 drivers
v0x5adcbe92c1d0_0 .var "isor_next", 0 0;
v0x5adcbe92c290_0 .var "isor_reg", 0 0;
v0x5adcbe92c350_0 .net "isst", 0 0, v0x5adcbe92c410_0;  alias, 1 drivers
v0x5adcbe92c410_0 .var "isst_next", 0 0;
v0x5adcbe92c4d0_0 .var "isst_reg", 0 0;
v0x5adcbe92c590_0 .net "issub", 0 0, v0x5adcbe92c650_0;  alias, 1 drivers
v0x5adcbe92c650_0 .var "issub_next", 0 0;
v0x5adcbe92c710_0 .var "issub_reg", 0 0;
v0x5adcbe92c7d0_0 .net "isubranch", 0 0, L_0x5adcbe9467b0;  alias, 1 drivers
v0x5adcbe92c890_0 .var "isubranch_next", 0 0;
v0x5adcbe92c950_0 .var "isubranch_reg", 0 0;
v0x5adcbe92ca10_0 .net "iswb", 0 0, L_0x5adcbe946580;  alias, 1 drivers
v0x5adcbe92cab0_0 .var "iswb_next", 0 0;
v0x5adcbe92cb50_0 .var "iswb_reg", 0 0;
v0x5adcbe92cc10_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe92ccb0_0 .net "stall", 0 0, o0x75a5d0e6a388;  alias, 0 drivers
v0x5adcbe92cd70_0 .var "stall_flag", 0 0;
v0x5adcbe92ce30_0 .var "stalled_instr", 15 0;
E_0x5adcbe8a2830 .event posedge, v0x5adcbe926240_0, v0x5adcbe9072a0_0;
S_0x5adcbe8e9c80 .scope module, "control_unit2" "control_unit" 3 343, 5 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "isadd";
    .port_info 5 /OUTPUT 1 "issub";
    .port_info 6 /OUTPUT 1 "ismul";
    .port_info 7 /OUTPUT 1 "isld";
    .port_info 8 /OUTPUT 1 "isst";
    .port_info 9 /OUTPUT 1 "iscmp";
    .port_info 10 /OUTPUT 1 "ismov";
    .port_info 11 /OUTPUT 1 "isor";
    .port_info 12 /OUTPUT 1 "isand";
    .port_info 13 /OUTPUT 1 "isnot";
    .port_info 14 /OUTPUT 1 "islsl";
    .port_info 15 /OUTPUT 1 "islsr";
    .port_info 16 /OUTPUT 1 "isbeq";
    .port_info 17 /OUTPUT 1 "isbgt";
    .port_info 18 /OUTPUT 1 "iswb";
    .port_info 19 /OUTPUT 1 "isubranch";
    .port_info 20 /INPUT 1 "is_branch_taken";
P_0x5adcbe92d2b0 .param/l "ADD_OP" 1 5 67, C4<0001>;
P_0x5adcbe92d2f0 .param/l "AND_OP" 1 5 75, C4<1001>;
P_0x5adcbe92d330 .param/l "BEQ_OP" 1 5 80, C4<1110>;
P_0x5adcbe92d370 .param/l "BGT_OP" 1 5 81, C4<1111>;
P_0x5adcbe92d3b0 .param/l "CMP_OP" 1 5 72, C4<0110>;
P_0x5adcbe92d3f0 .param/l "LD_OP" 1 5 70, C4<0100>;
P_0x5adcbe92d430 .param/l "LSL_OP" 1 5 77, C4<1011>;
P_0x5adcbe92d470 .param/l "MOV_OP" 1 5 73, C4<0111>;
P_0x5adcbe92d4b0 .param/l "MUL_OP" 1 5 69, C4<0011>;
P_0x5adcbe92d4f0 .param/l "NOT_OP" 1 5 76, C4<1010>;
P_0x5adcbe92d530 .param/l "OR_OP" 1 5 74, C4<1000>;
P_0x5adcbe92d570 .param/l "SRL_OP" 1 5 79, C4<1101>;
P_0x5adcbe92d5b0 .param/l "ST_OP" 1 5 71, C4<0101>;
P_0x5adcbe92d5f0 .param/l "SUB_OP" 1 5 68, C4<0010>;
P_0x5adcbe92d630 .param/l "UBRANCH_OP" 1 5 78, C4<1100>;
L_0x5adcbe949190 .functor BUFZ 1, v0x5adcbe92e6a0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe949200 .functor BUFZ 1, v0x5adcbe92e8e0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe949120 .functor BUFZ 1, v0x5adcbe9305d0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe949350 .functor BUFZ 1, v0x5adcbe9303b0_0, C4<0>, C4<0>, C4<0>;
v0x5adcbe92df30_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe92dfd0_0 .net "instr", 15 0, L_0x5adcbe945580;  alias, 1 drivers
v0x5adcbe92e0b0_0 .net "is_branch_taken", 0 0, L_0x5adcbe90adf0;  alias, 1 drivers
v0x5adcbe92e150_0 .net "isadd", 0 0, v0x5adcbe92e1f0_0;  alias, 1 drivers
v0x5adcbe92e1f0_0 .var "isadd_next", 0 0;
v0x5adcbe92e2e0_0 .var "isadd_reg", 0 0;
v0x5adcbe92e3a0_0 .net "isand", 0 0, v0x5adcbe92e460_0;  alias, 1 drivers
v0x5adcbe92e460_0 .var "isand_next", 0 0;
v0x5adcbe92e520_0 .var "isand_reg", 0 0;
v0x5adcbe92e5e0_0 .net "isbeq", 0 0, L_0x5adcbe949190;  alias, 1 drivers
v0x5adcbe92e6a0_0 .var "isbeq_next", 0 0;
v0x5adcbe92e760_0 .var "isbeq_reg", 0 0;
v0x5adcbe92e820_0 .net "isbgt", 0 0, L_0x5adcbe949200;  alias, 1 drivers
v0x5adcbe92e8e0_0 .var "isbgt_next", 0 0;
v0x5adcbe92e9a0_0 .var "isbgt_reg", 0 0;
v0x5adcbe92ea60_0 .net "iscmp", 0 0, v0x5adcbe92eb20_0;  alias, 1 drivers
v0x5adcbe92eb20_0 .var "iscmp_next", 0 0;
v0x5adcbe92ebe0_0 .var "iscmp_reg", 0 0;
v0x5adcbe92eca0_0 .net "isld", 0 0, v0x5adcbe92ed60_0;  alias, 1 drivers
v0x5adcbe92ed60_0 .var "isld_next", 0 0;
v0x5adcbe92ee20_0 .var "isld_reg", 0 0;
v0x5adcbe92eee0_0 .net "islsl", 0 0, v0x5adcbe92efa0_0;  alias, 1 drivers
v0x5adcbe92efa0_0 .var "islsl_next", 0 0;
v0x5adcbe92f060_0 .var "islsl_reg", 0 0;
v0x5adcbe92f120_0 .net "islsr", 0 0, v0x5adcbe92f1e0_0;  alias, 1 drivers
v0x5adcbe92f1e0_0 .var "islsr_next", 0 0;
v0x5adcbe92f2a0_0 .var "islsr_reg", 0 0;
v0x5adcbe92f360_0 .net "ismov", 0 0, v0x5adcbe92f420_0;  alias, 1 drivers
v0x5adcbe92f420_0 .var "ismov_next", 0 0;
v0x5adcbe92f4e0_0 .var "ismov_reg", 0 0;
v0x5adcbe92f5a0_0 .net "ismul", 0 0, v0x5adcbe92f660_0;  alias, 1 drivers
v0x5adcbe92f660_0 .var "ismul_next", 0 0;
v0x5adcbe92f720_0 .var "ismul_reg", 0 0;
v0x5adcbe92f9f0_0 .net "isnot", 0 0, v0x5adcbe92fab0_0;  alias, 1 drivers
v0x5adcbe92fab0_0 .var "isnot_next", 0 0;
v0x5adcbe92fb70_0 .var "isnot_reg", 0 0;
v0x5adcbe92fc30_0 .net "isor", 0 0, v0x5adcbe92fcf0_0;  alias, 1 drivers
v0x5adcbe92fcf0_0 .var "isor_next", 0 0;
v0x5adcbe92fdb0_0 .var "isor_reg", 0 0;
v0x5adcbe92fe70_0 .net "isst", 0 0, v0x5adcbe92ff30_0;  alias, 1 drivers
v0x5adcbe92ff30_0 .var "isst_next", 0 0;
v0x5adcbe92fff0_0 .var "isst_reg", 0 0;
v0x5adcbe9300b0_0 .net "issub", 0 0, v0x5adcbe930170_0;  alias, 1 drivers
v0x5adcbe930170_0 .var "issub_next", 0 0;
v0x5adcbe930230_0 .var "issub_reg", 0 0;
v0x5adcbe9302f0_0 .net "isubranch", 0 0, L_0x5adcbe949350;  alias, 1 drivers
v0x5adcbe9303b0_0 .var "isubranch_next", 0 0;
v0x5adcbe930470_0 .var "isubranch_reg", 0 0;
v0x5adcbe930530_0 .net "iswb", 0 0, L_0x5adcbe949120;  alias, 1 drivers
v0x5adcbe9305d0_0 .var "iswb_next", 0 0;
v0x5adcbe930670_0 .var "iswb_reg", 0 0;
v0x5adcbe930730_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe9307d0_0 .net "stall", 0 0, o0x75a5d0e6a388;  alias, 0 drivers
v0x5adcbe930870_0 .var "stall_flag", 0 0;
v0x5adcbe930910_0 .var "stalled_instr", 15 0;
S_0x5adcbe930d40 .scope module, "decode_unit1" "decode_unit" 3 103, 6 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 20 "rdvalmem1";
    .port_info 6 /INPUT 20 "rdvalmem2";
    .port_info 7 /OUTPUT 5 "imm";
    .port_info 8 /OUTPUT 4 "opcode";
    .port_info 9 /OUTPUT 16 "branch_target";
    .port_info 10 /OUTPUT 16 "op1";
    .port_info 11 /OUTPUT 16 "op2";
    .port_info 12 /OUTPUT 1 "imm_flag";
    .port_info 13 /OUTPUT 16 "instrout";
L_0x5adcbe9457f0 .functor BUFZ 4, v0x5adcbe932220_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5adcbe945860 .functor BUFZ 5, v0x5adcbe931690_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5adcbe9458d0 .functor BUFZ 16, v0x5adcbe931180_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe945940 .functor BUFZ 16, v0x5adcbe931d10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe945a10 .functor BUFZ 16, v0x5adcbe931fa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe945ab0 .functor BUFZ 1, v0x5adcbe931550_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe945b90 .functor BUFZ 16, v0x5adcbe931af0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe931080_0 .net "branch_target", 15 0, L_0x5adcbe9458d0;  alias, 1 drivers
v0x5adcbe931180_0 .var "branch_target_next", 15 0;
v0x5adcbe931260_0 .var "branch_target_reg", 15 0;
v0x5adcbe931320_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe9313c0_0 .net "imm", 4 0, L_0x5adcbe945860;  alias, 1 drivers
v0x5adcbe931480_0 .net "imm_flag", 0 0, L_0x5adcbe945ab0;  alias, 1 drivers
v0x5adcbe931550_0 .var "imm_flag_next", 0 0;
v0x5adcbe9315f0_0 .var "imm_flag_reg", 0 0;
v0x5adcbe931690_0 .var "imm_next", 4 0;
v0x5adcbe931770_0 .var "imm_reg", 4 0;
v0x5adcbe931850_0 .net "instr", 15 0, L_0x5adcbe945480;  alias, 1 drivers
v0x5adcbe931940_0 .var "instrn", 15 0;
v0x5adcbe931a00_0 .net "instrout", 15 0, L_0x5adcbe945b90;  alias, 1 drivers
v0x5adcbe931af0_0 .var "instrun", 15 0;
v0x5adcbe931bb0_0 .net "is_branch_taken", 0 0, L_0x5adcbe90adf0;  alias, 1 drivers
v0x5adcbe931c50_0 .net "op1", 15 0, L_0x5adcbe945940;  alias, 1 drivers
v0x5adcbe931d10_0 .var "op1_next", 15 0;
v0x5adcbe931dd0_0 .var "op1_reg", 15 0;
v0x5adcbe931eb0_0 .net "op2", 15 0, L_0x5adcbe945a10;  alias, 1 drivers
v0x5adcbe931fa0_0 .var "op2_next", 15 0;
v0x5adcbe932060_0 .var "op2_reg", 15 0;
v0x5adcbe932140_0 .net "opcode", 3 0, L_0x5adcbe9457f0;  alias, 1 drivers
v0x5adcbe932220_0 .var "opcode_next", 3 0;
v0x5adcbe932300_0 .var "opcode_reg", 3 0;
v0x5adcbe9323e0_0 .var "rd", 2 0;
v0x5adcbe9324c0_0 .net "rdvalmem1", 19 0, L_0x5adcbe947c20;  alias, 1 drivers
v0x5adcbe9325a0_0 .net "rdvalmem2", 19 0, L_0x5adcbe94a8d0;  alias, 1 drivers
v0x5adcbe932680 .array "registers", 7 0, 15 0;
v0x5adcbe932740_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe9327e0_0 .var "rs1", 2 0;
v0x5adcbe9328c0_0 .var "rs2", 2 0;
v0x5adcbe9329a0_0 .net "stall", 0 0, o0x75a5d0e6a388;  alias, 0 drivers
S_0x5adcbe932c00 .scope module, "decode_unit2" "decode_unit" 3 326, 6 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 20 "rdvalmem1";
    .port_info 6 /INPUT 20 "rdvalmem2";
    .port_info 7 /OUTPUT 5 "imm";
    .port_info 8 /OUTPUT 4 "opcode";
    .port_info 9 /OUTPUT 16 "branch_target";
    .port_info 10 /OUTPUT 16 "op1";
    .port_info 11 /OUTPUT 16 "op2";
    .port_info 12 /OUTPUT 1 "imm_flag";
    .port_info 13 /OUTPUT 16 "instrout";
L_0x5adcbe9483b0 .functor BUFZ 4, v0x5adcbe9341f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5adcbe948420 .functor BUFZ 5, v0x5adcbe9335a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5adcbe948490 .functor BUFZ 16, v0x5adcbe933040_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe948530 .functor BUFZ 16, v0x5adcbe933ce0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe948600 .functor BUFZ 16, v0x5adcbe933f70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe9486a0 .functor BUFZ 1, v0x5adcbe933460_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe948780 .functor BUFZ 16, v0x5adcbe933a90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe932f40_0 .net "branch_target", 15 0, L_0x5adcbe948490;  alias, 1 drivers
v0x5adcbe933040_0 .var "branch_target_next", 15 0;
v0x5adcbe933120_0 .var "branch_target_reg", 15 0;
v0x5adcbe9331e0_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe933280_0 .net "imm", 4 0, L_0x5adcbe948420;  alias, 1 drivers
v0x5adcbe933390_0 .net "imm_flag", 0 0, L_0x5adcbe9486a0;  alias, 1 drivers
v0x5adcbe933460_0 .var "imm_flag_next", 0 0;
v0x5adcbe933500_0 .var "imm_flag_reg", 0 0;
v0x5adcbe9335a0_0 .var "imm_next", 4 0;
v0x5adcbe933710_0 .var "imm_reg", 4 0;
v0x5adcbe9337f0_0 .net "instr", 15 0, L_0x5adcbe945580;  alias, 1 drivers
v0x5adcbe9338e0_0 .var "instrn", 15 0;
v0x5adcbe9339a0_0 .net "instrout", 15 0, L_0x5adcbe948780;  alias, 1 drivers
v0x5adcbe933a90_0 .var "instrun", 15 0;
v0x5adcbe933b50_0 .net "is_branch_taken", 0 0, L_0x5adcbe90adf0;  alias, 1 drivers
v0x5adcbe933bf0_0 .net "op1", 15 0, L_0x5adcbe948530;  alias, 1 drivers
v0x5adcbe933ce0_0 .var "op1_next", 15 0;
v0x5adcbe933da0_0 .var "op1_reg", 15 0;
v0x5adcbe933e80_0 .net "op2", 15 0, L_0x5adcbe948600;  alias, 1 drivers
v0x5adcbe933f70_0 .var "op2_next", 15 0;
v0x5adcbe934030_0 .var "op2_reg", 15 0;
v0x5adcbe934110_0 .net "opcode", 3 0, L_0x5adcbe9483b0;  alias, 1 drivers
v0x5adcbe9341f0_0 .var "opcode_next", 3 0;
v0x5adcbe9342d0_0 .var "opcode_reg", 3 0;
v0x5adcbe9343b0_0 .var "rd", 2 0;
v0x5adcbe934490_0 .net "rdvalmem1", 19 0, L_0x5adcbe947c20;  alias, 1 drivers
v0x5adcbe934580_0 .net "rdvalmem2", 19 0, L_0x5adcbe94a8d0;  alias, 1 drivers
v0x5adcbe934650 .array "registers", 7 0, 15 0;
v0x5adcbe9346f0_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe934790_0 .var "rs1", 2 0;
v0x5adcbe934870_0 .var "rs2", 2 0;
v0x5adcbe934950_0 .net "stall", 0 0, o0x75a5d0e6a388;  alias, 0 drivers
S_0x5adcbe934bb0 .scope module, "execute2" "execute_unit" 3 367, 7 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "brachtarget";
    .port_info 1 /INPUT 1 "isunconditionalbranch";
    .port_info 2 /INPUT 1 "isBeq";
    .port_info 3 /INPUT 1 "isBgt";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 128 "regval";
    .port_info 7 /OUTPUT 16 "branchpc";
    .port_info 8 /OUTPUT 1 "isbranchtaken";
L_0x5adcbe949480 .functor BUFZ 16, v0x5adcbe935080_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe934eb0_0 .net "brachtarget", 15 0, L_0x5adcbe948490;  alias, 1 drivers
v0x5adcbe934fc0_0 .net "branchpc", 15 0, L_0x5adcbe949480;  alias, 1 drivers
v0x5adcbe935080_0 .var "branchpc_reg", 15 0;
v0x5adcbe935170_0 .var "branchpc_reg1", 15 0;
v0x5adcbe935250_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe935340_0 .net "isBeq", 0 0, L_0x5adcbe949190;  alias, 1 drivers
v0x5adcbe9353e0_0 .net "isBgt", 0 0, L_0x5adcbe949200;  alias, 1 drivers
v0x5adcbe9354b0_0 .net "isbranchtaken", 0 0, v0x5adcbe935550_0;  alias, 1 drivers
v0x5adcbe935550_0 .var "isbranchtaken_reg", 0 0;
v0x5adcbe9355f0_0 .var "isbranchtaken_reg1", 15 0;
v0x5adcbe9356d0_0 .net "isunconditionalbranch", 0 0, L_0x5adcbe949350;  alias, 1 drivers
v0x5adcbe9357a0 .array "reg_file", 7 0, 15 0;
v0x5adcbe935840_0 .net "regval", 127 0, v0x5adcbe944df0_0;  1 drivers
v0x5adcbe935920_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
E_0x5adcbe840830 .event edge, v0x5adcbe935840_0;
S_0x5adcbe935ae0 .scope module, "execute_unit1" "execute_unit" 3 207, 7 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "brachtarget";
    .port_info 1 /INPUT 1 "isunconditionalbranch";
    .port_info 2 /INPUT 1 "isBeq";
    .port_info 3 /INPUT 1 "isBgt";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 128 "regval";
    .port_info 7 /OUTPUT 16 "branchpc";
    .port_info 8 /OUTPUT 1 "isbranchtaken";
L_0x5adcbe9468e0 .functor BUFZ 16, v0x5adcbe935f70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe935da0_0 .net "brachtarget", 15 0, L_0x5adcbe9458d0;  alias, 1 drivers
v0x5adcbe935eb0_0 .net "branchpc", 15 0, L_0x5adcbe9468e0;  alias, 1 drivers
v0x5adcbe935f70_0 .var "branchpc_reg", 15 0;
v0x5adcbe936060_0 .var "branchpc_reg1", 15 0;
v0x5adcbe936140_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe936230_0 .net "isBeq", 0 0, L_0x5adcbe9465f0;  alias, 1 drivers
v0x5adcbe9362d0_0 .net "isBgt", 0 0, L_0x5adcbe946660;  alias, 1 drivers
v0x5adcbe9363a0_0 .net "isbranchtaken", 0 0, v0x5adcbe936440_0;  alias, 1 drivers
v0x5adcbe936440_0 .var "isbranchtaken_reg", 0 0;
v0x5adcbe936570_0 .var "isbranchtaken_reg1", 15 0;
v0x5adcbe936650_0 .net "isunconditionalbranch", 0 0, L_0x5adcbe9467b0;  alias, 1 drivers
v0x5adcbe936720 .array "reg_file", 7 0, 15 0;
v0x5adcbe9367c0_0 .net "regval", 127 0, v0x5adcbe944df0_0;  alias, 1 drivers
v0x5adcbe9368b0_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
S_0x5adcbe936a50 .scope module, "fetch_unit" "fetch_unit" 3 51, 8 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "branch_target";
    .port_info 5 /INPUT 1 "issingleinstr";
    .port_info 6 /OUTPUT 16 "instr1";
    .port_info 7 /OUTPUT 16 "instr2";
v0x5adcbe936e40_0 .array/port v0x5adcbe936e40, 0;
L_0x5adcbe8c3cb0 .functor BUFZ 16, v0x5adcbe936e40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe936e40_1 .array/port v0x5adcbe936e40, 1;
L_0x5adcbe907180 .functor BUFZ 16, v0x5adcbe936e40_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe914bb0 .functor BUFZ 16, v0x5adcbe937410_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe945250 .functor BUFZ 16, v0x5adcbe9375d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe936d40_0 .net "branch_target", 15 0, L_0x5adcbe8f6940;  alias, 1 drivers
v0x5adcbe936e40 .array "buffer", 0 1, 15 0;
v0x5adcbe936f60_0 .net "buffer0", 15 0, L_0x5adcbe8c3cb0;  1 drivers
v0x5adcbe937050_0 .net "buffer1", 15 0, L_0x5adcbe907180;  1 drivers
v0x5adcbe937130_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe937330_0 .net "instr1", 15 0, L_0x5adcbe914bb0;  alias, 1 drivers
v0x5adcbe937410_0 .var "instr1_reg", 15 0;
v0x5adcbe9374f0_0 .net "instr2", 15 0, L_0x5adcbe945250;  alias, 1 drivers
v0x5adcbe9375d0_0 .var "instr2_reg", 15 0;
v0x5adcbe9376b0 .array "instruction_memory", 10 0, 15 0;
v0x5adcbe937770_0 .net "is_branch_taken", 0 0, L_0x5adcbe90adf0;  alias, 1 drivers
v0x5adcbe9378a0_0 .net "issingleinstr", 0 0, L_0x5adcbe9456c0;  alias, 1 drivers
v0x5adcbe937960_0 .var "pc", 15 0;
v0x5adcbe937a40_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe937bf0_0 .net "stall", 0 0, L_0x5adcbe945730;  alias, 1 drivers
S_0x5adcbe937db0 .scope module, "memory_unit1" "memory_unit" 3 278, 9 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isld";
    .port_info 2 /INPUT 1 "isst";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "iswb";
    .port_info 5 /INPUT 16 "instr";
    .port_info 6 /INPUT 16 "op2";
    .port_info 7 /INPUT 16 "aluresult";
    .port_info 8 /OUTPUT 16 "aluresult_out";
    .port_info 9 /OUTPUT 1 "isld_out";
    .port_info 10 /OUTPUT 1 "iswb_out";
    .port_info 11 /OUTPUT 16 "instr_out";
    .port_info 12 /OUTPUT 16 "ldresult";
    .port_info 13 /OUTPUT 20 "rdvalmem";
L_0x5adcbe947b80 .functor BUFZ 16, v0x5adcbe939070_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe947c20 .functor BUFZ 20, v0x5adcbe9396e0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x5adcbe947cc0 .functor BUFZ 16, v0x5adcbe938240_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe947d60 .functor BUFZ 1, v0x5adcbe938fb0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe947e30 .functor BUFZ 16, v0x5adcbe9387f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe947ed0 .functor BUFZ 1, v0x5adcbe938b00_0, C4<0>, C4<0>, C4<0>;
v0x5adcbe9380a0_0 .net "aluresult", 15 0, L_0x5adcbe947640;  alias, 1 drivers
v0x5adcbe938180_0 .net "aluresult_out", 15 0, L_0x5adcbe947cc0;  alias, 1 drivers
v0x5adcbe938240_0 .var "aluresult_reg", 15 0;
v0x5adcbe938330_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe9383d0_0 .var/i "file", 31 0;
v0x5adcbe9384b0_0 .var/i "i", 31 0;
v0x5adcbe938590_0 .net "instr", 15 0, L_0x5adcbe9476e0;  alias, 1 drivers
v0x5adcbe938650_0 .var "instr_1", 15 0;
v0x5adcbe938710_0 .net "instr_out", 15 0, L_0x5adcbe947e30;  alias, 1 drivers
v0x5adcbe9387f0_0 .var "instr_rd", 15 0;
v0x5adcbe9388d0_0 .net "isld", 0 0, L_0x5adcbe9478f0;  alias, 1 drivers
v0x5adcbe9389a0_0 .var "isld_1", 0 0;
v0x5adcbe938a40_0 .net "isld_out", 0 0, L_0x5adcbe947ed0;  alias, 1 drivers
v0x5adcbe938b00_0 .var "isld_reg", 0 0;
v0x5adcbe938bc0_0 .net "isst", 0 0, L_0x5adcbe947990;  alias, 1 drivers
v0x5adcbe938c90_0 .net "iswb", 0 0, L_0x5adcbe947820;  alias, 1 drivers
v0x5adcbe938d60_0 .var "iswb_1", 0 0;
v0x5adcbe938f10_0 .net "iswb_out", 0 0, L_0x5adcbe947d60;  alias, 1 drivers
v0x5adcbe938fb0_0 .var "iswb_reg", 0 0;
v0x5adcbe939070_0 .var "ld", 15 0;
v0x5adcbe939150_0 .var "ld_reg", 15 0;
v0x5adcbe939230_0 .net "ldresult", 15 0, L_0x5adcbe947b80;  alias, 1 drivers
v0x5adcbe939310 .array "memory", 31 0, 15 0;
v0x5adcbe9393d0_0 .net "op2", 15 0, L_0x5adcbe947780;  alias, 1 drivers
v0x5adcbe9394c0_0 .var "rdval", 19 0;
v0x5adcbe939580_0 .net "rdvalmem", 19 0, L_0x5adcbe947c20;  alias, 1 drivers
v0x5adcbe939640_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe9396e0_0 .var "result", 19 0;
S_0x5adcbe939a00 .scope module, "memory_unit2" "memory_unit" 3 405, 9 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isld";
    .port_info 2 /INPUT 1 "isst";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "iswb";
    .port_info 5 /INPUT 16 "instr";
    .port_info 6 /INPUT 16 "op2";
    .port_info 7 /INPUT 16 "aluresult";
    .port_info 8 /OUTPUT 16 "aluresult_out";
    .port_info 9 /OUTPUT 1 "isld_out";
    .port_info 10 /OUTPUT 1 "iswb_out";
    .port_info 11 /OUTPUT 16 "instr_out";
    .port_info 12 /OUTPUT 16 "ldresult";
    .port_info 13 /OUTPUT 20 "rdvalmem";
L_0x5adcbe94a830 .functor BUFZ 16, v0x5adcbe93ad60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe94a8d0 .functor BUFZ 20, v0x5adcbe93b3d0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x5adcbe94a970 .functor BUFZ 16, v0x5adcbe939ee0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe94aa10 .functor BUFZ 1, v0x5adcbe93aca0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe94aae0 .functor BUFZ 16, v0x5adcbe93a4e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe94ab80 .functor BUFZ 1, v0x5adcbe93a7f0_0, C4<0>, C4<0>, C4<0>;
v0x5adcbe939d40_0 .net "aluresult", 15 0, L_0x5adcbe94a2f0;  alias, 1 drivers
v0x5adcbe939e20_0 .net "aluresult_out", 15 0, L_0x5adcbe94a970;  alias, 1 drivers
v0x5adcbe939ee0_0 .var "aluresult_reg", 15 0;
v0x5adcbe939fd0_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe93a070_0 .var/i "file", 31 0;
v0x5adcbe93a1a0_0 .var/i "i", 31 0;
v0x5adcbe93a280_0 .net "instr", 15 0, L_0x5adcbe94a390;  alias, 1 drivers
v0x5adcbe93a340_0 .var "instr_1", 15 0;
v0x5adcbe93a400_0 .net "instr_out", 15 0, L_0x5adcbe94aae0;  alias, 1 drivers
v0x5adcbe93a4e0_0 .var "instr_rd", 15 0;
v0x5adcbe93a5c0_0 .net "isld", 0 0, L_0x5adcbe94a5a0;  alias, 1 drivers
v0x5adcbe93a690_0 .var "isld_1", 0 0;
v0x5adcbe93a730_0 .net "isld_out", 0 0, L_0x5adcbe94ab80;  alias, 1 drivers
v0x5adcbe93a7f0_0 .var "isld_reg", 0 0;
v0x5adcbe93a8b0_0 .net "isst", 0 0, L_0x5adcbe94a640;  alias, 1 drivers
v0x5adcbe93a980_0 .net "iswb", 0 0, L_0x5adcbe94a4d0;  alias, 1 drivers
v0x5adcbe93aa50_0 .var "iswb_1", 0 0;
v0x5adcbe93ac00_0 .net "iswb_out", 0 0, L_0x5adcbe94aa10;  alias, 1 drivers
v0x5adcbe93aca0_0 .var "iswb_reg", 0 0;
v0x5adcbe93ad60_0 .var "ld", 15 0;
v0x5adcbe93ae40_0 .var "ld_reg", 15 0;
v0x5adcbe93af20_0 .net "ldresult", 15 0, L_0x5adcbe94a830;  alias, 1 drivers
v0x5adcbe93b000 .array "memory", 31 0, 15 0;
v0x5adcbe93b0c0_0 .net "op2", 15 0, L_0x5adcbe94a430;  alias, 1 drivers
v0x5adcbe93b1b0_0 .var "rdval", 19 0;
v0x5adcbe93b270_0 .net "rdvalmem", 19 0, L_0x5adcbe94a8d0;  alias, 1 drivers
v0x5adcbe93b330_0 .net "reset", 0 0, L_0x5adcbe8d7e60;  alias, 1 drivers
v0x5adcbe93b3d0_0 .var "result", 19 0;
S_0x5adcbe93b6f0 .scope module, "relayer_unit" "relayer_unit" 3 65, 10 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr1_in";
    .port_info 1 /INPUT 16 "instr2_in";
    .port_info 2 /OUTPUT 16 "instr1_o";
    .port_info 3 /OUTPUT 16 "instr2_o";
    .port_info 4 /OUTPUT 1 "issingleinstr";
    .port_info 5 /OUTPUT 1 "isstall";
P_0x5adcbe921b40 .param/l "nop" 0 10 9, C4<0000000000000000>;
P_0x5adcbe921b80 .param/l "nopop" 0 10 10, C4<0000>;
v0x5adcbe93bb30_0 .array/port v0x5adcbe93bb30, 0;
L_0x5adcbe9452c0 .functor BUFZ 16, v0x5adcbe93bb30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe93bb30_1 .array/port v0x5adcbe93bb30, 1;
L_0x5adcbe945330 .functor BUFZ 16, v0x5adcbe93bb30_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe93be10_0 .array/port v0x5adcbe93be10, 0;
L_0x5adcbe9453a0 .functor BUFZ 16, v0x5adcbe93be10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5adcbe93be10_1 .array/port v0x5adcbe93be10, 1;
L_0x5adcbe945410 .functor BUFZ 16, v0x5adcbe93be10_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe945480 .functor BUFZ 16, v0x5adcbe93c4a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe945580 .functor BUFZ 16, v0x5adcbe93c810_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe9456c0 .functor BUFZ 1, v0x5adcbe93c990_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe945730 .functor BUFZ 1, v0x5adcbe93cc10_0, C4<0>, C4<0>, C4<0>;
v0x5adcbe93bb30 .array "buffer1", 1 0, 15 0;
v0x5adcbe93bc70_0 .net "buffer11", 15 0, L_0x5adcbe9452c0;  1 drivers
v0x5adcbe93bd50_0 .net "buffer12", 15 0, L_0x5adcbe945330;  1 drivers
v0x5adcbe93be10 .array "buffer2", 1 0, 15 0;
v0x5adcbe93bf30_0 .net "buffer21", 15 0, L_0x5adcbe9453a0;  1 drivers
v0x5adcbe93c010_0 .net "buffer22", 15 0, L_0x5adcbe945410;  1 drivers
v0x5adcbe93c0f0_0 .var/i "i", 31 0;
v0x5adcbe93c1d0_0 .var "instr1", 15 0;
v0x5adcbe93c2b0_0 .net "instr1_in", 15 0, L_0x5adcbe914bb0;  alias, 1 drivers
v0x5adcbe93c400_0 .net "instr1_o", 15 0, L_0x5adcbe945480;  alias, 1 drivers
v0x5adcbe93c4a0_0 .var "instr1_out", 15 0;
v0x5adcbe93c580_0 .var "instr2", 15 0;
v0x5adcbe93c660_0 .net "instr2_in", 15 0, L_0x5adcbe945250;  alias, 1 drivers
v0x5adcbe93c720_0 .net "instr2_o", 15 0, L_0x5adcbe945580;  alias, 1 drivers
v0x5adcbe93c810_0 .var "instr2_out", 15 0;
v0x5adcbe93c8f0_0 .net "issingleinstr", 0 0, L_0x5adcbe9456c0;  alias, 1 drivers
v0x5adcbe93c990_0 .var "issingleinstr_reg", 0 0;
v0x5adcbe93cb40_0 .net "isstall", 0 0, L_0x5adcbe945730;  alias, 1 drivers
v0x5adcbe93cc10_0 .var "isstall_reg", 0 0;
v0x5adcbe93ccb0_0 .var/i "p", 31 0;
v0x5adcbe93cd90_0 .var "singinstr", 15 0;
E_0x5adcbe78ec10/0 .event edge, v0x5adcbe937330_0, v0x5adcbe9374f0_0, v0x5adcbe93cd90_0, v0x5adcbe93c1d0_0;
E_0x5adcbe78ec10/1 .event edge, v0x5adcbe93c580_0, v0x5adcbe93bb30_0, v0x5adcbe93bb30_1, v0x5adcbe93ccb0_0;
E_0x5adcbe78ec10/2 .event edge, v0x5adcbe93be10_0, v0x5adcbe93be10_1, v0x5adcbe93c4a0_0, v0x5adcbe93c810_0;
E_0x5adcbe78ec10 .event/or E_0x5adcbe78ec10/0, E_0x5adcbe78ec10/1, E_0x5adcbe78ec10/2;
S_0x5adcbe93cf30 .scope module, "writeback_unit1" "writeback_unit1" 3 297, 11 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
    .port_info 6 /INPUT 1 "iswbin2";
    .port_info 7 /INPUT 1 "isldmem2";
    .port_info 8 /INPUT 16 "instrmemwb2";
    .port_info 9 /INPUT 16 "ldresult2";
    .port_info 10 /INPUT 16 "aluresultmem2";
    .port_info 11 /OUTPUT 1 "iswbwb";
    .port_info 12 /OUTPUT 1 "isldwb";
    .port_info 13 /OUTPUT 16 "instrwb";
    .port_info 14 /OUTPUT 16 "ldresultwb";
    .port_info 15 /OUTPUT 16 "aluresultwb";
    .port_info 16 /OUTPUT 128 "regvalwb";
L_0x5adcbe947fb0 .functor BUFZ 1, v0x5adcbe93e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe948020 .functor BUFZ 1, v0x5adcbe93def0_0, C4<0>, C4<0>, C4<0>;
L_0x5adcbe9480c0 .functor BUFZ 16, v0x5adcbe93dbd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe948160 .functor BUFZ 16, v0x5adcbe93e600_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe948230 .functor BUFZ 16, v0x5adcbe93d560_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5adcbe9482d0 .functor BUFZ 128, v0x5adcbe93e7a0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5adcbe93d2b0_0 .net "aluresult", 15 0, L_0x5adcbe947cc0;  alias, 1 drivers
v0x5adcbe93d3c0_0 .net "aluresultmem2", 15 0, L_0x5adcbe94a970;  alias, 1 drivers
v0x5adcbe93d490_0 .net "aluresultwb", 15 0, L_0x5adcbe948230;  alias, 1 drivers
v0x5adcbe93d560_0 .var "aluresultwb_reg", 15 0;
v0x5adcbe93d640_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe93d730_0 .var/i "file", 31 0;
v0x5adcbe93d810_0 .var/i "i", 31 0;
v0x5adcbe93d8f0_0 .net "instr", 15 0, L_0x5adcbe947e30;  alias, 1 drivers
v0x5adcbe93d9b0_0 .net "instrmemwb2", 15 0, L_0x5adcbe94aae0;  alias, 1 drivers
v0x5adcbe93db10_0 .net "instrwb", 15 0, L_0x5adcbe9480c0;  alias, 1 drivers
v0x5adcbe93dbd0_0 .var "instrwb_reg", 15 0;
v0x5adcbe93dcb0_0 .net "isld", 0 0, L_0x5adcbe947ed0;  alias, 1 drivers
v0x5adcbe93dd80_0 .net "isldmem2", 0 0, L_0x5adcbe94ab80;  alias, 1 drivers
v0x5adcbe93de50_0 .net "isldwb", 0 0, L_0x5adcbe948020;  alias, 1 drivers
v0x5adcbe93def0_0 .var "isldwb_reg", 0 0;
v0x5adcbe93df90_0 .net "iswb", 0 0, L_0x5adcbe947d60;  alias, 1 drivers
v0x5adcbe93e060_0 .net "iswbin2", 0 0, L_0x5adcbe94aa10;  alias, 1 drivers
v0x5adcbe93e240_0 .net "iswbwb", 0 0, L_0x5adcbe947fb0;  alias, 1 drivers
v0x5adcbe93e2e0_0 .var "iswbwb_reg", 0 0;
v0x5adcbe93e380_0 .net "ldresult", 15 0, L_0x5adcbe947b80;  alias, 1 drivers
v0x5adcbe93e470_0 .net "ldresult2", 15 0, L_0x5adcbe94a830;  alias, 1 drivers
v0x5adcbe93e540_0 .net "ldresultwb", 15 0, L_0x5adcbe948160;  alias, 1 drivers
v0x5adcbe93e600_0 .var "ldresultwb_reg", 15 0;
v0x5adcbe93e6e0 .array "reg_file", 7 0, 15 0;
v0x5adcbe93e7a0_0 .var "regval_reg", 127 0;
v0x5adcbe93e880_0 .net "regvalwb", 127 0, L_0x5adcbe9482d0;  alias, 1 drivers
v0x5adcbe93e960_0 .var "result", 15 0;
S_0x5adcbe93ec60 .scope module, "writeback_unit2" "writeback_unit2" 3 423, 12 1 0, S_0x5adcbe916880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
    .port_info 6 /INPUT 128 "regvalwb";
v0x5adcbe93ee90_0 .net "aluresult", 15 0, L_0x5adcbe948230;  alias, 1 drivers
v0x5adcbe93efa0_0 .net "clk", 0 0, L_0x5adcbe8d69b0;  alias, 1 drivers
v0x5adcbe93f040_0 .var/i "file", 31 0;
v0x5adcbe93f110_0 .var/i "i", 31 0;
v0x5adcbe93f1f0_0 .net "instr", 15 0, L_0x5adcbe9480c0;  alias, 1 drivers
v0x5adcbe93f300_0 .net "isld", 0 0, L_0x5adcbe948020;  alias, 1 drivers
v0x5adcbe93f3d0_0 .net "iswb", 0 0, L_0x5adcbe947fb0;  alias, 1 drivers
v0x5adcbe93f4a0_0 .net "ldresult", 15 0, L_0x5adcbe948160;  alias, 1 drivers
v0x5adcbe93f570 .array "reg_file", 7 0, 15 0;
v0x5adcbe93f6d0_0 .net "regvalwb", 127 0, L_0x5adcbe9482d0;  alias, 1 drivers
E_0x5adcbe9217c0/0 .event edge, v0x5adcbe93e880_0, v0x5adcbe93e240_0, v0x5adcbe93de50_0, v0x5adcbe93e540_0;
v0x5adcbe93f570_0 .array/port v0x5adcbe93f570, 0;
E_0x5adcbe9217c0/1 .event edge, v0x5adcbe93db10_0, v0x5adcbe93d490_0, v0x5adcbe93f040_0, v0x5adcbe93f570_0;
v0x5adcbe93f570_1 .array/port v0x5adcbe93f570, 1;
v0x5adcbe93f570_2 .array/port v0x5adcbe93f570, 2;
v0x5adcbe93f570_3 .array/port v0x5adcbe93f570, 3;
v0x5adcbe93f570_4 .array/port v0x5adcbe93f570, 4;
E_0x5adcbe9217c0/2 .event edge, v0x5adcbe93f570_1, v0x5adcbe93f570_2, v0x5adcbe93f570_3, v0x5adcbe93f570_4;
v0x5adcbe93f570_5 .array/port v0x5adcbe93f570, 5;
v0x5adcbe93f570_6 .array/port v0x5adcbe93f570, 6;
v0x5adcbe93f570_7 .array/port v0x5adcbe93f570, 7;
E_0x5adcbe9217c0/3 .event edge, v0x5adcbe93f570_5, v0x5adcbe93f570_6, v0x5adcbe93f570_7;
E_0x5adcbe9217c0 .event/or E_0x5adcbe9217c0/0, E_0x5adcbe9217c0/1, E_0x5adcbe9217c0/2, E_0x5adcbe9217c0/3;
    .scope S_0x5adcbe936a50;
T_0 ;
    %vpi_call 8 21 "$readmemh", "instructions.hex", v0x5adcbe9376b0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe9376b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe9376b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe937410_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe9375d0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x5adcbe936a50;
T_1 ;
    %wait E_0x5adcbe8a2830;
    %load/vec4 v0x5adcbe937a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe937960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe937410_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe9375d0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5adcbe937770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5adcbe936d40_0;
    %store/vec4 v0x5adcbe937960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5adcbe937bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe936e40, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe936e40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5adcbe9378a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %ix/getv 4, v0x5adcbe937960_0;
    %load/vec4a v0x5adcbe9376b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %load/vec4 v0x5adcbe937960_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5adcbe9376b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %load/vec4 v0x5adcbe937960_0;
    %addi 2, 0, 16;
    %store/vec4 v0x5adcbe937960_0, 0, 16;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0x5adcbe937960_0;
    %load/vec4a v0x5adcbe9376b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936e40, 4, 0;
    %load/vec4 v0x5adcbe937960_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5adcbe937960_0, 0, 16;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x5adcbe937bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe936e40, 4;
    %store/vec4 v0x5adcbe937410_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe936e40, 4;
    %store/vec4 v0x5adcbe9375d0_0, 0, 16;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe937410_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe9375d0_0, 0, 16;
T_1.9 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5adcbe93b6f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x5adcbe93b6f0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93bb30, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93bb30, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93be10, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93be10, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93cd90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93cc10_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5adcbe93b6f0;
T_4 ;
    %wait E_0x5adcbe78ec10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
    %load/vec4 v0x5adcbe93c2b0_0;
    %store/vec4 v0x5adcbe93c1d0_0, 0, 16;
    %load/vec4 v0x5adcbe93c660_0;
    %store/vec4 v0x5adcbe93c580_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93cc10_0, 0, 1;
    %load/vec4 v0x5adcbe93cd90_0;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5adcbe93c1d0_0;
    %store/vec4 v0x5adcbe93c580_0, 0, 16;
    %load/vec4 v0x5adcbe93cd90_0;
    %store/vec4 v0x5adcbe93c1d0_0, 0, 16;
T_4.0 ;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 4, 12, 5;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 4, 12, 5;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c4a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93cc10_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c4a0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.7, 5;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.8, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.10 ;
T_4.8 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
T_4.14 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.15, 5;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.16, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.18 ;
T_4.16 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x5adcbe93c580_0;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
T_4.21 ;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
T_4.13 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.23, 5;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.24, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.26 ;
T_4.24 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
T_4.30 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.31, 5;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.32, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.34 ;
T_4.32 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %jmp T_4.30;
T_4.31 ;
T_4.28 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c4a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5adcbe93cc10_0, 0, 1;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x5adcbe93c1d0_0;
    %store/vec4 v0x5adcbe93c4a0_0, 0, 16;
    %load/vec4 v0x5adcbe93c1d0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c1d0_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.42, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
T_4.42 ;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.39 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.44, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
T_4.46 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.47, 5;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.48, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93be10, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.50 ;
T_4.48 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %jmp T_4.46;
T_4.47 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.52, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
T_4.54 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.55, 5;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.56, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %load/vec4a v0x5adcbe93bb30, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe93c580_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.58, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93ccb0_0, 0, 32;
T_4.58 ;
T_4.56 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %jmp T_4.54;
T_4.55 ;
T_4.52 ;
    %load/vec4 v0x5adcbe93ccb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.60, 4;
    %load/vec4 v0x5adcbe93c580_0;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
T_4.61 ;
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93c810_0, 0, 16;
T_4.45 ;
T_4.37 ;
T_4.5 ;
T_4.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
T_4.62 ;
    %load/vec4 v0x5adcbe93c0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.63, 5;
    %load/vec4 v0x5adcbe93c0f0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5adcbe93bb30, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %store/vec4a v0x5adcbe93bb30, 4, 0;
    %load/vec4 v0x5adcbe93c0f0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5adcbe93be10, 4;
    %ix/getv/s 4, v0x5adcbe93c0f0_0;
    %store/vec4a v0x5adcbe93be10, 4, 0;
    %load/vec4 v0x5adcbe93c0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93c0f0_0, 0, 32;
    %jmp T_4.62;
T_4.63 ;
    %load/vec4 v0x5adcbe93c4a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93bb30, 4, 0;
    %load/vec4 v0x5adcbe93c810_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93be10, 4, 0;
    %load/vec4 v0x5adcbe93c4a0_0;
    %load/vec4 v0x5adcbe93c1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c810_0;
    %load/vec4 v0x5adcbe93c580_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.64, 8;
    %load/vec4 v0x5adcbe93c580_0;
    %store/vec4 v0x5adcbe93cd90_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5adcbe93c990_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %load/vec4 v0x5adcbe93c4a0_0;
    %load/vec4 v0x5adcbe93c1d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe93c810_0;
    %load/vec4 v0x5adcbe93c580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.66, 8;
    %load/vec4 v0x5adcbe93c1d0_0;
    %store/vec4 v0x5adcbe93cd90_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5adcbe93c990_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93c990_0, 0, 1;
T_4.67 ;
T_4.65 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5adcbe930d40;
T_5 ;
    %vpi_call 6 35 "$readmemh", "registers.hex", v0x5adcbe932680 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5adcbe932220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5adcbe931690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe931550_0, 0;
    %end;
    .thread T_5;
    .scope S_0x5adcbe930d40;
T_6 ;
    %wait E_0x5adcbe8a2830;
    %load/vec4 v0x5adcbe932740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5adcbe932220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5adcbe931690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe931550_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5adcbe931bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5adcbe932220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5adcbe931690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe931550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe931af0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5adcbe9324c0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe9324c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5adcbe9324c0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe931d10_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5adcbe9325a0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe9325a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5adcbe9325a0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe931d10_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 5, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5adcbe932680, 4;
    %assign/vec4 v0x5adcbe931d10_0, 0;
T_6.7 ;
T_6.5 ;
    %load/vec4 v0x5adcbe9324c0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe9324c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x5adcbe9324c0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe931fa0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5adcbe9325a0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe9325a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5adcbe9325a0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe931fa0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5adcbe932680, 4;
    %assign/vec4 v0x5adcbe931fa0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5adcbe931fa0_0, 0;
T_6.13 ;
T_6.11 ;
T_6.9 ;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x5adcbe932220_0, 0;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x5adcbe931550_0, 0;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5adcbe9323e0_0, 0, 3;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5adcbe9327e0_0, 0, 3;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5adcbe931690_0, 0;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5adcbe9328c0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5adcbe931850_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5adcbe931180_0, 0;
    %load/vec4 v0x5adcbe931850_0;
    %assign/vec4 v0x5adcbe931af0_0, 0;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x5adcbe932220_0;
    %assign/vec4 v0x5adcbe932300_0, 0;
    %load/vec4 v0x5adcbe931690_0;
    %assign/vec4 v0x5adcbe931770_0, 0;
    %load/vec4 v0x5adcbe931180_0;
    %assign/vec4 v0x5adcbe931260_0, 0;
    %load/vec4 v0x5adcbe931d10_0;
    %assign/vec4 v0x5adcbe931dd0_0, 0;
    %load/vec4 v0x5adcbe931fa0_0;
    %assign/vec4 v0x5adcbe932060_0, 0;
    %load/vec4 v0x5adcbe931550_0;
    %assign/vec4 v0x5adcbe9315f0_0, 0;
    %load/vec4 v0x5adcbe931af0_0;
    %assign/vec4 v0x5adcbe931940_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5adcbe8ea820;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92bb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92bf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92ab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92adc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92cab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c890_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5adcbe8ea820;
T_8 ;
    %wait E_0x5adcbe8a2830;
    %load/vec4 v0x5adcbe92cc10_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe92a550_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92bb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92a940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92bf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92b6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92ab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92adc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92cab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92c890_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5adcbe92ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92bb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c890_0, 0;
    %load/vec4 v0x5adcbe92a470_0;
    %store/vec4 v0x5adcbe92ce30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5adcbe92cd70_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5adcbe92cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92bb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c890_0, 0;
    %load/vec4 v0x5adcbe92ce30_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %jmp T_8.22;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92bb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92a940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92a6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92bb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92c890_0, 0;
    %load/vec4 v0x5adcbe92a470_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %jmp T_8.39;
T_8.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92bb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92a940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92b000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92cab0_0, 0;
    %jmp T_8.39;
T_8.39 ;
    %pop/vec4 1;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x5adcbe92a6b0_0;
    %assign/vec4 v0x5adcbe92a7c0_0, 0;
    %load/vec4 v0x5adcbe92c650_0;
    %assign/vec4 v0x5adcbe92c710_0, 0;
    %load/vec4 v0x5adcbe92bb40_0;
    %assign/vec4 v0x5adcbe92bc00_0, 0;
    %load/vec4 v0x5adcbe92b240_0;
    %assign/vec4 v0x5adcbe92b300_0, 0;
    %load/vec4 v0x5adcbe92c410_0;
    %assign/vec4 v0x5adcbe92c4d0_0, 0;
    %load/vec4 v0x5adcbe92b000_0;
    %assign/vec4 v0x5adcbe92b0c0_0, 0;
    %load/vec4 v0x5adcbe92b900_0;
    %assign/vec4 v0x5adcbe92b9c0_0, 0;
    %load/vec4 v0x5adcbe92c1d0_0;
    %assign/vec4 v0x5adcbe92c290_0, 0;
    %load/vec4 v0x5adcbe92a940_0;
    %assign/vec4 v0x5adcbe92aa00_0, 0;
    %load/vec4 v0x5adcbe92bf90_0;
    %assign/vec4 v0x5adcbe92c050_0, 0;
    %load/vec4 v0x5adcbe92b480_0;
    %assign/vec4 v0x5adcbe92b540_0, 0;
    %load/vec4 v0x5adcbe92b6c0_0;
    %assign/vec4 v0x5adcbe92b780_0, 0;
    %load/vec4 v0x5adcbe92ab80_0;
    %assign/vec4 v0x5adcbe92ac40_0, 0;
    %load/vec4 v0x5adcbe92adc0_0;
    %assign/vec4 v0x5adcbe92ae80_0, 0;
    %load/vec4 v0x5adcbe92cab0_0;
    %assign/vec4 v0x5adcbe92cb50_0, 0;
    %load/vec4 v0x5adcbe92c890_0;
    %assign/vec4 v0x5adcbe92c950_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5adcbe935ae0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe935f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe936440_0, 0;
    %end;
    .thread T_9;
    .scope S_0x5adcbe935ae0;
T_10 ;
    %wait E_0x5adcbe840830;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %load/vec4 v0x5adcbe9367c0_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe936720, 4, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5adcbe935ae0;
T_11 ;
    %wait E_0x5adcbe915000;
    %load/vec4 v0x5adcbe9368b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe935f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe936440_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5adcbe936650_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe936230_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe936720, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5adcbe9362d0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe936720, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5adcbe935da0_0;
    %assign/vec4 v0x5adcbe935f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe936440_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe935f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe936440_0, 0;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x5adcbe935f70_0;
    %assign/vec4 v0x5adcbe936060_0, 0;
    %load/vec4 v0x5adcbe936440_0;
    %pad/u 16;
    %assign/vec4 v0x5adcbe936570_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5adcbe8a8200;
T_12 ;
    %vpi_call 4 56 "$readmemh", "registers.hex", v0x5adcbe926180 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe925700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe925880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe925100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe925400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe925280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe924800_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe925d20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe9260a0_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5adcbe914cd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe924040_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe924120_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe926300_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x5adcbe8a8200;
T_13 ;
    %wait E_0x5adcbe915000;
    %load/vec4 v0x5adcbe924200_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe926240_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe924040_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5adcbe924740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5adcbe925c40_0;
    %store/vec4 v0x5adcbe8f6a10_0, 0, 16;
    %load/vec4 v0x5adcbe907340_0;
    %pad/u 16;
    %store/vec4 v0x5adcbe8f6ab0_0, 0, 16;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5adcbe925c40_0;
    %store/vec4 v0x5adcbe8f6a10_0, 0, 16;
    %load/vec4 v0x5adcbe925e00_0;
    %store/vec4 v0x5adcbe8f6ab0_0, 0, 16;
T_13.3 ;
    %load/vec4 v0x5adcbe9242c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe9248c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5adcbe9254c0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %add;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5adcbe9257c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %sub;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x5adcbe925040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %mul;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x5adcbe9245c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %cmp/e;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %load/vec4 v0x5adcbe8f6a10_0;
    %cmp/u;
    %jmp/0xz  T_13.14, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe926300_0, 0;
T_13.15 ;
T_13.13 ;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x5adcbe924ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x5adcbe925340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %or;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v0x5adcbe924440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.20, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %load/vec4 v0x5adcbe8f6ab0_0;
    %and;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.21;
T_13.20 ;
    %load/vec4 v0x5adcbe9251c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.22, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %inv;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.23;
T_13.22 ;
    %load/vec4 v0x5adcbe924bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %ix/getv 4, v0x5adcbe8f6ab0_0;
    %shiftl 4;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.25;
T_13.24 ;
    %load/vec4 v0x5adcbe924d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %load/vec4 v0x5adcbe8f6a10_0;
    %ix/getv 4, v0x5adcbe8f6ab0_0;
    %shiftr 4;
    %assign/vec4 v0x5adcbe926300_0, 0;
    %jmp T_13.27;
T_13.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe926300_0, 0;
T_13.27 ;
T_13.25 ;
T_13.23 ;
T_13.21 ;
T_13.19 ;
T_13.17 ;
T_13.11 ;
T_13.9 ;
T_13.7 ;
T_13.5 ;
T_13.1 ;
    %load/vec4 v0x5adcbe924200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.28, 8;
    %load/vec4 v0x5adcbe923e80_0;
    %assign/vec4 v0x5adcbe924040_0, 0;
T_13.28 ;
    %load/vec4 v0x5adcbe924040_0;
    %assign/vec4 v0x5adcbe924120_0, 0;
    %load/vec4 v0x5adcbe926300_0;
    %assign/vec4 v0x5adcbe9263e0_0, 0;
    %load/vec4 v0x5adcbe925e00_0;
    %assign/vec4 v0x5adcbe9260a0_0, 0;
    %load/vec4 v0x5adcbe9260a0_0;
    %assign/vec4 v0x5adcbe925ee0_0, 0;
    %load/vec4 v0x5adcbe924b00_0;
    %assign/vec4 v0x5adcbe924a40_0, 0;
    %load/vec4 v0x5adcbe925700_0;
    %assign/vec4 v0x5adcbe925640_0, 0;
    %load/vec4 v0x5adcbe925940_0;
    %assign/vec4 v0x5adcbe925ac0_0, 0;
    %load/vec4 v0x5adcbe925ac0_0;
    %assign/vec4 v0x5adcbe925a00_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5adcbe937db0;
T_14 ;
    %vpi_call 9 27 "$readmemh", "data_memory.hex", v0x5adcbe939310 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe939150_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe939070_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe938240_0, 0, 16;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5adcbe9396e0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5adcbe9394c0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe938fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe938b00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe9387f0_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x5adcbe937db0;
T_15 ;
    %wait E_0x5adcbe915000;
    %load/vec4 v0x5adcbe939640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe939150_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5adcbe9396e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe938240_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5adcbe9388d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %vpi_call 9 48 "$readmemh", "data_memory.hex", v0x5adcbe939310 {0 0 0};
    %ix/getv 4, v0x5adcbe9380a0_0;
    %load/vec4a v0x5adcbe939310, 4;
    %assign/vec4 v0x5adcbe939150_0, 0;
    %vpi_call 9 50 "$readmemh", "data_memory.hex", v0x5adcbe939310 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x5adcbe9380a0_0;
    %load/vec4a v0x5adcbe939310, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5adcbe938590_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5adcbe9396e0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5adcbe938bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %vpi_call 9 55 "$readmemh", "data_memory.hex", v0x5adcbe939310 {0 0 0};
    %vpi_func 9 56 "$fopen" 32, "data_memory.hex", "w" {0 0 0};
    %store/vec4 v0x5adcbe9383d0_0, 0, 32;
    %load/vec4 v0x5adcbe9393d0_0;
    %ix/getv 4, v0x5adcbe9380a0_0;
    %store/vec4a v0x5adcbe939310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe9384b0_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x5adcbe9384b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.7, 5;
    %vpi_call 9 59 "$fwrite", v0x5adcbe9383d0_0, "%h\012", &A<v0x5adcbe939310, v0x5adcbe9384b0_0 > {0 0 0};
    %load/vec4 v0x5adcbe9384b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe9384b0_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe939150_0, 0;
    %vpi_call 9 62 "$fclose", v0x5adcbe9383d0_0 {0 0 0};
    %pushi/vec4 1, 0, 20;
    %assign/vec4 v0x5adcbe9396e0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe939150_0, 0;
    %load/vec4 v0x5adcbe938590_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe9380a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9396e0_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %load/vec4 v0x5adcbe9380a0_0;
    %assign/vec4 v0x5adcbe938240_0, 0;
    %vpi_call 9 74 "$display", "aluresult: ", v0x5adcbe9380a0_0 {0 0 0};
    %vpi_call 9 75 "$display", "aluresult_reg: ", v0x5adcbe938240_0 {0 0 0};
    %load/vec4 v0x5adcbe939150_0;
    %assign/vec4 v0x5adcbe939070_0, 0;
    %load/vec4 v0x5adcbe9396e0_0;
    %assign/vec4 v0x5adcbe9394c0_0, 0;
    %load/vec4 v0x5adcbe9388d0_0;
    %assign/vec4 v0x5adcbe9389a0_0, 0;
    %load/vec4 v0x5adcbe9389a0_0;
    %assign/vec4 v0x5adcbe938b00_0, 0;
    %load/vec4 v0x5adcbe938c90_0;
    %assign/vec4 v0x5adcbe938fb0_0, 0;
    %load/vec4 v0x5adcbe938fb0_0;
    %assign/vec4 v0x5adcbe938d60_0, 0;
    %load/vec4 v0x5adcbe938590_0;
    %assign/vec4 v0x5adcbe9387f0_0, 0;
    %load/vec4 v0x5adcbe9387f0_0;
    %assign/vec4 v0x5adcbe938650_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5adcbe93cf30;
T_16 ;
    %vpi_call 11 39 "$readmemh", "registers.hex", v0x5adcbe93e6e0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93e960_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93def0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93dbd0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93e600_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93d560_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x5adcbe93cf30;
T_17 ;
    %wait E_0x5adcbe915000;
    %vpi_call 11 48 "$readmemh", "registers.hex", v0x5adcbe93e6e0 {0 0 0};
    %load/vec4 v0x5adcbe93df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5adcbe93dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5adcbe93e380_0;
    %load/vec4 v0x5adcbe93d8f0_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5adcbe93e6e0, 4, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5adcbe93d2b0_0;
    %load/vec4 v0x5adcbe93d8f0_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5adcbe93e6e0, 4, 0;
T_17.3 ;
    %vpi_func 11 55 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x5adcbe93d730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93d810_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x5adcbe93d810_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.5, 5;
    %vpi_call 11 57 "$fwrite", v0x5adcbe93d730_0, "%h\012", &A<v0x5adcbe93e6e0, v0x5adcbe93d810_0 > {0 0 0};
    %load/vec4 v0x5adcbe93d810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93d810_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %vpi_call 11 59 "$fclose", v0x5adcbe93d730_0 {0 0 0};
T_17.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe93e6e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5adcbe93e7a0_0, 0, 128;
    %load/vec4 v0x5adcbe93e060_0;
    %assign/vec4 v0x5adcbe93e2e0_0, 0;
    %load/vec4 v0x5adcbe93dd80_0;
    %assign/vec4 v0x5adcbe93def0_0, 0;
    %load/vec4 v0x5adcbe93d9b0_0;
    %assign/vec4 v0x5adcbe93dbd0_0, 0;
    %load/vec4 v0x5adcbe93e470_0;
    %assign/vec4 v0x5adcbe93e600_0, 0;
    %load/vec4 v0x5adcbe93d3c0_0;
    %assign/vec4 v0x5adcbe93d560_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5adcbe932c00;
T_18 ;
    %vpi_call 6 35 "$readmemh", "registers.hex", v0x5adcbe934650 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5adcbe9341f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5adcbe9335a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933ce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe933460_0, 0;
    %end;
    .thread T_18;
    .scope S_0x5adcbe932c00;
T_19 ;
    %wait E_0x5adcbe8a2830;
    %load/vec4 v0x5adcbe9346f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5adcbe9341f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5adcbe9335a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933ce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe933460_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5adcbe933b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5adcbe9341f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5adcbe9335a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe933460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933ce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe933a90_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5adcbe934490_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe934490_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x5adcbe934490_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe933ce0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5adcbe934580_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe934580_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x5adcbe934580_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe933ce0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 5, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5adcbe934650, 4;
    %assign/vec4 v0x5adcbe933ce0_0, 0;
T_19.7 ;
T_19.5 ;
    %load/vec4 v0x5adcbe934490_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe934490_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x5adcbe934490_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe933f70_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x5adcbe934580_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5adcbe934580_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x5adcbe934580_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x5adcbe933f70_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.12, 4;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5adcbe934650, 4;
    %assign/vec4 v0x5adcbe933f70_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5adcbe933f70_0, 0;
T_19.13 ;
T_19.11 ;
T_19.9 ;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x5adcbe9341f0_0, 0;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x5adcbe933460_0, 0;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5adcbe9343b0_0, 0, 3;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5adcbe934790_0, 0, 3;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5adcbe9335a0_0, 0;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5adcbe934870_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5adcbe9337f0_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5adcbe933040_0, 0;
    %load/vec4 v0x5adcbe9337f0_0;
    %assign/vec4 v0x5adcbe933a90_0, 0;
T_19.3 ;
T_19.1 ;
    %load/vec4 v0x5adcbe9341f0_0;
    %assign/vec4 v0x5adcbe9342d0_0, 0;
    %load/vec4 v0x5adcbe9335a0_0;
    %assign/vec4 v0x5adcbe933710_0, 0;
    %load/vec4 v0x5adcbe933040_0;
    %assign/vec4 v0x5adcbe933120_0, 0;
    %load/vec4 v0x5adcbe933ce0_0;
    %assign/vec4 v0x5adcbe933da0_0, 0;
    %load/vec4 v0x5adcbe933f70_0;
    %assign/vec4 v0x5adcbe934030_0, 0;
    %load/vec4 v0x5adcbe933460_0;
    %assign/vec4 v0x5adcbe933500_0, 0;
    %load/vec4 v0x5adcbe933a90_0;
    %assign/vec4 v0x5adcbe9338e0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5adcbe8e9c80;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe930170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92f660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92ed60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92ff30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92eb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92f420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92efa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92f1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9305d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9303b0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5adcbe8e9c80;
T_21 ;
    %wait E_0x5adcbe8a2830;
    %load/vec4 v0x5adcbe930730_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe92e0b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe930170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92f660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92ed60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92ff30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92eb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92f420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92fab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92efa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92f1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe92e8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9305d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9303b0_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5adcbe9307d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe930170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9303b0_0, 0;
    %load/vec4 v0x5adcbe92dfd0_0;
    %store/vec4 v0x5adcbe930910_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5adcbe930870_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x5adcbe930870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe930870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe930170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9303b0_0, 0;
    %load/vec4 v0x5adcbe930910_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %jmp T_21.22;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe930170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92f660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92fcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92fab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92f420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92efa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92f1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9303b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.22;
T_21.22 ;
    %pop/vec4 1;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe930170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92f1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe92e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9303b0_0, 0;
    %load/vec4 v0x5adcbe92dfd0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_21.35, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %jmp T_21.39;
T_21.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe930170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92f660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92fcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92fab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92f420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92efa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92f1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe92e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe9303b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe9305d0_0, 0;
    %jmp T_21.39;
T_21.39 ;
    %pop/vec4 1;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x5adcbe92e1f0_0;
    %assign/vec4 v0x5adcbe92e2e0_0, 0;
    %load/vec4 v0x5adcbe930170_0;
    %assign/vec4 v0x5adcbe930230_0, 0;
    %load/vec4 v0x5adcbe92f660_0;
    %assign/vec4 v0x5adcbe92f720_0, 0;
    %load/vec4 v0x5adcbe92ed60_0;
    %assign/vec4 v0x5adcbe92ee20_0, 0;
    %load/vec4 v0x5adcbe92ff30_0;
    %assign/vec4 v0x5adcbe92fff0_0, 0;
    %load/vec4 v0x5adcbe92eb20_0;
    %assign/vec4 v0x5adcbe92ebe0_0, 0;
    %load/vec4 v0x5adcbe92f420_0;
    %assign/vec4 v0x5adcbe92f4e0_0, 0;
    %load/vec4 v0x5adcbe92fcf0_0;
    %assign/vec4 v0x5adcbe92fdb0_0, 0;
    %load/vec4 v0x5adcbe92e460_0;
    %assign/vec4 v0x5adcbe92e520_0, 0;
    %load/vec4 v0x5adcbe92fab0_0;
    %assign/vec4 v0x5adcbe92fb70_0, 0;
    %load/vec4 v0x5adcbe92efa0_0;
    %assign/vec4 v0x5adcbe92f060_0, 0;
    %load/vec4 v0x5adcbe92f1e0_0;
    %assign/vec4 v0x5adcbe92f2a0_0, 0;
    %load/vec4 v0x5adcbe92e6a0_0;
    %assign/vec4 v0x5adcbe92e760_0, 0;
    %load/vec4 v0x5adcbe92e8e0_0;
    %assign/vec4 v0x5adcbe92e9a0_0, 0;
    %load/vec4 v0x5adcbe9305d0_0;
    %assign/vec4 v0x5adcbe930670_0, 0;
    %load/vec4 v0x5adcbe9303b0_0;
    %assign/vec4 v0x5adcbe930470_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5adcbe934bb0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe935080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe935550_0, 0;
    %end;
    .thread T_22;
    .scope S_0x5adcbe934bb0;
T_23 ;
    %wait E_0x5adcbe840830;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %load/vec4 v0x5adcbe935840_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe9357a0, 4, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5adcbe934bb0;
T_24 ;
    %wait E_0x5adcbe915000;
    %load/vec4 v0x5adcbe935920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe935080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe935550_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5adcbe9356d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe935340_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe9357a0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5adcbe9353e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe9357a0, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5adcbe934eb0_0;
    %assign/vec4 v0x5adcbe935080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adcbe935550_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe935080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe935550_0, 0;
T_24.3 ;
T_24.1 ;
    %load/vec4 v0x5adcbe935080_0;
    %assign/vec4 v0x5adcbe935170_0, 0;
    %load/vec4 v0x5adcbe935550_0;
    %pad/u 16;
    %assign/vec4 v0x5adcbe9355f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5adcbe8a89c0;
T_25 ;
    %vpi_call 4 56 "$readmemh", "registers.hex", v0x5adcbe9291e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9271d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe927950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe928760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9288e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe927f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9274d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe927dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe928460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe927350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe9282e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe927ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe927c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe927650_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe928d80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe929100_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5adcbe926bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe926e90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe926f70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe929340_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x5adcbe8a89c0;
T_26 ;
    %wait E_0x5adcbe915000;
    %load/vec4 v0x5adcbe927050_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe9292a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe926e90_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5adcbe927590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5adcbe928ca0_0;
    %store/vec4 v0x5adcbe9266e0_0, 0, 16;
    %load/vec4 v0x5adcbe926b30_0;
    %pad/u 16;
    %store/vec4 v0x5adcbe9267c0_0, 0, 16;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x5adcbe928ca0_0;
    %store/vec4 v0x5adcbe9266e0_0, 0, 16;
    %load/vec4 v0x5adcbe928e60_0;
    %store/vec4 v0x5adcbe9267c0_0, 0, 16;
T_26.3 ;
    %load/vec4 v0x5adcbe927110_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5adcbe927710_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5adcbe928520_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %load/vec4 v0x5adcbe9267c0_0;
    %add;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x5adcbe928820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %load/vec4 v0x5adcbe9267c0_0;
    %sub;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x5adcbe927e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %load/vec4 v0x5adcbe9267c0_0;
    %mul;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x5adcbe927410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %load/vec4 v0x5adcbe9267c0_0;
    %cmp/e;
    %jmp/0xz  T_26.12, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x5adcbe9267c0_0;
    %load/vec4 v0x5adcbe9266e0_0;
    %cmp/u;
    %jmp/0xz  T_26.14, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.15;
T_26.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe929340_0, 0;
T_26.15 ;
T_26.13 ;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x5adcbe927d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %load/vec4 v0x5adcbe9267c0_0;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.17;
T_26.16 ;
    %load/vec4 v0x5adcbe9283a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %load/vec4 v0x5adcbe9267c0_0;
    %or;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.19;
T_26.18 ;
    %load/vec4 v0x5adcbe927290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %load/vec4 v0x5adcbe9267c0_0;
    %and;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.21;
T_26.20 ;
    %load/vec4 v0x5adcbe928010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.22, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %inv;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.23;
T_26.22 ;
    %load/vec4 v0x5adcbe927a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.24, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %ix/getv 4, v0x5adcbe9267c0_0;
    %shiftl 4;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.25;
T_26.24 ;
    %load/vec4 v0x5adcbe927b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.26, 8;
    %load/vec4 v0x5adcbe9266e0_0;
    %ix/getv 4, v0x5adcbe9267c0_0;
    %shiftr 4;
    %assign/vec4 v0x5adcbe929340_0, 0;
    %jmp T_26.27;
T_26.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe929340_0, 0;
T_26.27 ;
T_26.25 ;
T_26.23 ;
T_26.21 ;
T_26.19 ;
T_26.17 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
T_26.1 ;
    %load/vec4 v0x5adcbe927050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.28, 8;
    %load/vec4 v0x5adcbe926cd0_0;
    %assign/vec4 v0x5adcbe926e90_0, 0;
T_26.28 ;
    %load/vec4 v0x5adcbe926e90_0;
    %assign/vec4 v0x5adcbe926f70_0, 0;
    %load/vec4 v0x5adcbe929340_0;
    %assign/vec4 v0x5adcbe929400_0, 0;
    %load/vec4 v0x5adcbe928e60_0;
    %assign/vec4 v0x5adcbe929100_0, 0;
    %load/vec4 v0x5adcbe929100_0;
    %assign/vec4 v0x5adcbe928f40_0, 0;
    %load/vec4 v0x5adcbe927950_0;
    %assign/vec4 v0x5adcbe927890_0, 0;
    %load/vec4 v0x5adcbe928760_0;
    %assign/vec4 v0x5adcbe9286a0_0, 0;
    %load/vec4 v0x5adcbe9289a0_0;
    %assign/vec4 v0x5adcbe928b20_0, 0;
    %load/vec4 v0x5adcbe928b20_0;
    %assign/vec4 v0x5adcbe928a60_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5adcbe939a00;
T_27 ;
    %vpi_call 9 27 "$readmemh", "data_memory.hex", v0x5adcbe93b000 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93ae40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93ad60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe939ee0_0, 0, 16;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5adcbe93b3d0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5adcbe93b1b0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe93a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe93a4e0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x5adcbe939a00;
T_28 ;
    %wait E_0x5adcbe915000;
    %load/vec4 v0x5adcbe93b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe93ae40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5adcbe93b3d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe939ee0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5adcbe93a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %vpi_call 9 48 "$readmemh", "data_memory.hex", v0x5adcbe93b000 {0 0 0};
    %ix/getv 4, v0x5adcbe939d40_0;
    %load/vec4a v0x5adcbe93b000, 4;
    %assign/vec4 v0x5adcbe93ae40_0, 0;
    %vpi_call 9 50 "$readmemh", "data_memory.hex", v0x5adcbe93b000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x5adcbe939d40_0;
    %load/vec4a v0x5adcbe93b000, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5adcbe93a280_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5adcbe93b3d0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5adcbe93a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %vpi_call 9 55 "$readmemh", "data_memory.hex", v0x5adcbe93b000 {0 0 0};
    %vpi_func 9 56 "$fopen" 32, "data_memory.hex", "w" {0 0 0};
    %store/vec4 v0x5adcbe93a070_0, 0, 32;
    %load/vec4 v0x5adcbe93b0c0_0;
    %ix/getv 4, v0x5adcbe939d40_0;
    %store/vec4a v0x5adcbe93b000, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93a1a0_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x5adcbe93a1a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.7, 5;
    %vpi_call 9 59 "$fwrite", v0x5adcbe93a070_0, "%h\012", &A<v0x5adcbe93b000, v0x5adcbe93a1a0_0 > {0 0 0};
    %load/vec4 v0x5adcbe93a1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93a1a0_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe93ae40_0, 0;
    %vpi_call 9 62 "$fclose", v0x5adcbe93a070_0 {0 0 0};
    %pushi/vec4 1, 0, 20;
    %assign/vec4 v0x5adcbe93b3d0_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5adcbe93ae40_0, 0;
    %load/vec4 v0x5adcbe93a280_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x5adcbe939d40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5adcbe93b3d0_0, 0;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %load/vec4 v0x5adcbe939d40_0;
    %assign/vec4 v0x5adcbe939ee0_0, 0;
    %vpi_call 9 74 "$display", "aluresult: ", v0x5adcbe939d40_0 {0 0 0};
    %vpi_call 9 75 "$display", "aluresult_reg: ", v0x5adcbe939ee0_0 {0 0 0};
    %load/vec4 v0x5adcbe93ae40_0;
    %assign/vec4 v0x5adcbe93ad60_0, 0;
    %load/vec4 v0x5adcbe93b3d0_0;
    %assign/vec4 v0x5adcbe93b1b0_0, 0;
    %load/vec4 v0x5adcbe93a5c0_0;
    %assign/vec4 v0x5adcbe93a690_0, 0;
    %load/vec4 v0x5adcbe93a690_0;
    %assign/vec4 v0x5adcbe93a7f0_0, 0;
    %load/vec4 v0x5adcbe93a980_0;
    %assign/vec4 v0x5adcbe93aca0_0, 0;
    %load/vec4 v0x5adcbe93aca0_0;
    %assign/vec4 v0x5adcbe93aa50_0, 0;
    %load/vec4 v0x5adcbe93a280_0;
    %assign/vec4 v0x5adcbe93a4e0_0, 0;
    %load/vec4 v0x5adcbe93a4e0_0;
    %assign/vec4 v0x5adcbe93a340_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5adcbe93ec60;
T_29 ;
    %wait E_0x5adcbe9217c0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f6d0_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %load/vec4 v0x5adcbe93f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5adcbe93f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5adcbe93f4a0_0;
    %load/vec4 v0x5adcbe93f1f0_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5adcbe93f570, 4, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5adcbe93ee90_0;
    %load/vec4 v0x5adcbe93f1f0_0;
    %parti/s 3, 8, 5;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5adcbe93f570, 4, 0;
T_29.3 ;
    %vpi_func 12 29 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x5adcbe93f040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adcbe93f110_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x5adcbe93f110_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.5, 5;
    %vpi_call 12 31 "$fwrite", v0x5adcbe93f040_0, "%h\012", &A<v0x5adcbe93f570, v0x5adcbe93f110_0 > {0 0 0};
    %load/vec4 v0x5adcbe93f110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adcbe93f110_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %vpi_call 12 33 "$fclose", v0x5adcbe93f040_0 {0 0 0};
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5adcbe916880;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe940630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5adcbe945070_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adcbe945070_0, 0, 1;
T_30.0 ;
    %delay 5, 0;
    %load/vec4 v0x5adcbe940630_0;
    %inv;
    %store/vec4 v0x5adcbe940630_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_0x5adcbe916880;
T_31 ;
    %wait E_0x5adcbe840000;
    %load/vec4 v0x5adcbe93fe60_0;
    %store/vec4 v0x5adcbe9403d0_0, 0, 16;
    %load/vec4 v0x5adcbe93ff70_0;
    %store/vec4 v0x5adcbe9404b0_0, 0, 16;
    %load/vec4 v0x5adcbe9403d0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x5adcbe940140_0;
    %store/vec4 v0x5adcbe940310_0, 0, 16;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5adcbe9404b0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x5adcbe940270_0;
    %store/vec4 v0x5adcbe940310_0, 0, 16;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adcbe940310_0, 0, 16;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5adcbe916880;
T_32 ;
    %wait E_0x5adcbe915000;
    %load/vec4 v0x5adcbe944fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5adcbe944df0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %vpi_call 3 201 "$readmemh", "registers.hex", v0x5adcbe944d50 {0 0 0};
T_32.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5adcbe944d50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5adcbe944df0_0, 0, 128;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5adcbe796fc0;
T_33 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5adcbe796fc0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/top_tb.v";
    "src/top.v";
    "src/execute/alu.v";
    "src/decode/control_unit.v";
    "src/decode/decode_unit.v";
    "src/execute/execute_unit.v";
    "src/fetch/fetch_unit.v";
    "src/memory/memory_unit.v";
    "src/fetch/relayer.v";
    "src/writeback/writeback_unit1.v";
    "src/writeback/writeback_unit2.v";
