Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 25 20:08:17 2016
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_block_design_wrapper_control_sets_placed.rpt
| Design       : base_block_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   214 |
| Minimum Number of register sites lost to control set restrictions |   502 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             171 |           73 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             350 |          143 |
| Yes          | No                    | No                     |             432 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1921 |          784 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                                     Enable Signal                                                                                     |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_8/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_9/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_7/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_6/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                   |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                      |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                        |                1 |              1 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                  |                1 |              2 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                                  |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                 |                                                                                                                                                                  |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                                  |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                  |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                 | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                2 |              5 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | base_block_design_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                2 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                2 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                2 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                2 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                2 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                2 |              7 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                4 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                           |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                                                  |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                             | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                  |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                                  |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                  |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                               | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]        |                                                                                                                                                                  |                4 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                              | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                                  |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                             | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                4 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                2 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                4 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                4 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                             | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                3 |              9 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                4 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                5 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                5 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                7 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                6 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                5 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                5 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                5 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                5 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |                4 |             11 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                  |                4 |             13 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                  |                2 |             14 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                  |                2 |             14 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               13 |             18 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             19 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                  |                5 |             20 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                              | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               12 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               11 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_8/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               10 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_8/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_8/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                4 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_5/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                4 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               10 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_9/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               11 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_9/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_9/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               10 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               10 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_6/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_6/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               11 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               11 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_4/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_7/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_7/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                     | base_block_design_i/axi_timer_7/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                5 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |                9 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                           | base_block_design_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                            |               32 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                  | base_block_design_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                         |               10 |             32 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                  |               10 |             34 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                                  |                9 |             35 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                                  |                9 |             35 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                                  |                9 |             44 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                  |                8 |             44 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                  |                9 |             44 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                  |                8 |             44 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                  |               10 |             47 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                  |               11 |             47 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               14 |             59 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       |                                                                                                                                                                  |               74 |            172 |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


