EESchema Schematic File Version 4
LIBS:Zippy-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 9
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5650 2850 1250 3150
U 5D7F3F15
F0 "CPU" 50
F1 "cpu-and-backplane.sch" 50
F2 "~RESET" I L 5650 2900 50 
F3 "PHI" I R 6900 5850 50 
F4 "ADDR[0..23]" I R 6900 3000 50 
F5 "DATA[0..7]" I R 6900 2900 50 
F7 "ZDI_TCK" I L 5650 4200 50 
F8 "ZDI_TDI" I L 5650 4300 50 
F9 "~NMI" I L 5650 3000 50 
F10 "~IOREQ" I R 6900 3600 50 
F11 "~MREQ" I R 6900 3500 50 
F12 "~RD" I R 6900 3250 50 
F13 "~WR" I R 6900 3350 50 
F14 "~INSTRD" I R 6900 4400 50 
F15 "~WAIT" I R 6900 4500 50 
F16 "~BUSREQ" I R 6900 3750 50 
F17 "~BUSACK" I R 6900 3850 50 
F18 "SMC_SCL" I L 5650 3250 50 
F19 "SMC_SDA" I L 5650 3150 50 
F20 "SPI_SCLK" I R 6900 5250 50 
F21 "SPI_MISO" I R 6900 5050 50 
F22 "SPI_MOSI" I R 6900 5150 50 
F23 "SLOT_CS[0..2]" I R 6900 4050 50 
F24 "~ADDR[20..23]" I R 6900 3100 50 
F25 "~IRQ[0..3]" I R 6900 4150 50 
F26 "CS1" I R 6900 4300 50 
F27 "SWAP23" I L 5650 3400 50 
F28 "~SPI_SS[0..3]" I R 6900 5350 50 
$EndSheet
$Sheet
S 1400 2500 950  350 
U 5D86D88B
F0 "Power Rails" 50
F1 "power-rails.sch" 50
F2 "~PS_ON" I R 2350 2650 50 
F3 "PWR_GD" I R 2350 2550 50 
F4 "~PWR_FAULT" I R 2350 2750 50 
$EndSheet
Wire Wire Line
	2350 2650 3400 2650
Wire Wire Line
	2350 2750 3400 2750
Wire Wire Line
	2350 3650 3400 3650
Wire Wire Line
	2350 3550 3400 3550
$Sheet
S 1400 3500 950  850 
U 5DA1EBE5
F0 "Serial I/O and Debug" 50
F1 "serial-io.sch" 50
F2 "ZDI_TCK" I R 2350 4200 50 
F3 "ZDI_TDI" I R 2350 4300 50 
F4 "SMC_TXD" I R 2350 3650 50 
F5 "SMC_RXD" I R 2350 3550 50 
$EndSheet
Wire Wire Line
	2350 4300 5650 4300
Wire Wire Line
	2350 4200 5650 4200
Wire Wire Line
	4650 2900 5200 2900
Wire Wire Line
	4650 3000 5650 3000
$Sheet
S 9950 2850 1150 3250
U 5D9D31F3
F0 "Crowbar Backplane" 50
F1 "backplane-connnectors.sch" 50
F2 "DATA[0..7]" I L 9950 2900 50 
F3 "ADDR[0..23]" I L 9950 3000 50 
F4 "~RD" I L 9950 3250 50 
F5 "~WR" I L 9950 3350 50 
F6 "~MREQ" I L 9950 3500 50 
F7 "~IOREQ" I L 9950 3600 50 
F8 "~BUSREQ" I L 9950 3750 50 
F9 "~BUSACK" I L 9950 3850 50 
F10 "~WAIT" I L 9950 4500 50 
F11 "PHI" I L 9950 5850 50 
F12 "~RESET" I L 9950 4900 50 
F13 "SPI_MISO" I L 9950 5050 50 
F14 "SPI_MOSI" I L 9950 5150 50 
F15 "SPI_SCLK" I L 9950 5250 50 
F16 "CROWBAR_SDA" I L 9950 4650 50 
F17 "CROWBAR_SCL" I L 9950 4750 50 
F18 "~SPI_SS[0..3]" I L 9950 5350 50 
F19 "~IRQ[0..3]" I L 9950 4150 50 
F20 "~SLOT_CS[0..3]" I L 9950 4050 50 
$EndSheet
Wire Wire Line
	5200 2900 5200 2750
Connection ~ 5200 2900
Wire Wire Line
	5200 2900 5650 2900
$Sheet
S 3400 2500 1250 1200
U 5D99435D
F0 "System Management" 50
F1 "system-management.sch" 50
F2 "~RESET" I R 4650 2900 50 
F3 "SMC_RXD" I L 3400 3550 50 
F4 "SMC_TXD" I L 3400 3650 50 
F5 "CROWBAR_SDA" I R 4650 2550 50 
F6 "CROWBAR_SCL" I R 4650 2650 50 
F7 "~NMI" I R 4650 3000 50 
F8 "SMC_SDA" I R 4650 3150 50 
F9 "SMC_SCL" I R 4650 3250 50 
F10 "~PS_ON" I L 3400 2650 50 
F11 "~PWR_FAULT" I L 3400 2750 50 
F12 "PWR_GD" I L 3400 2550 50 
F13 "SWAP23" I R 4650 3400 50 
$EndSheet
Wire Wire Line
	2350 2550 3400 2550
Wire Wire Line
	4650 3150 5650 3150
Wire Wire Line
	4650 3250 5650 3250
$Sheet
S 9950 1850 1150 750 
U 5DCC6C4D
F0 "Memory" 50
F1 "ram-rom.sch" 50
F2 "DATA[0..7]" I L 9950 1900 50 
F3 "ADDR[0..23]" I L 9950 2000 50 
F4 "~RD" I L 9950 2400 50 
F5 "~WR" I L 9950 2500 50 
F13 "~ADDR[20..23]" I L 9950 2100 50 
F14 "CS1" I L 9950 2250 50 
$EndSheet
Wire Wire Line
	5650 3400 4650 3400
Wire Bus Line
	6900 2900 9100 2900
Wire Bus Line
	6900 3000 9200 3000
Wire Wire Line
	6900 3250 9500 3250
Wire Wire Line
	9950 3350 9600 3350
Wire Wire Line
	6900 3500 9950 3500
Wire Wire Line
	9950 3600 6900 3600
Wire Wire Line
	6900 3750 9950 3750
Wire Wire Line
	9950 3850 6900 3850
Wire Bus Line
	6900 4050 9950 4050
Wire Bus Line
	6900 4150 9950 4150
Wire Wire Line
	9950 4500 6900 4500
Wire Wire Line
	6900 5050 9950 5050
Wire Wire Line
	6900 5150 9950 5150
Wire Wire Line
	9950 5250 6900 5250
Wire Bus Line
	6900 5350 9950 5350
Wire Wire Line
	7050 2750 7050 4900
Wire Wire Line
	7050 4900 9950 4900
Wire Wire Line
	5200 2750 7050 2750
Wire Wire Line
	7150 2650 7150 4750
Wire Wire Line
	7150 4750 9950 4750
Wire Wire Line
	7250 2550 7250 4650
Wire Wire Line
	7250 4650 9950 4650
Wire Wire Line
	6900 4300 9400 4300
Wire Wire Line
	9400 4300 9400 2250
Wire Wire Line
	9400 2250 9950 2250
Wire Wire Line
	9500 3250 9500 2400
Wire Wire Line
	9500 2400 9950 2400
Connection ~ 9500 3250
Wire Wire Line
	9500 3250 9950 3250
Wire Wire Line
	9600 3350 9600 2500
Wire Wire Line
	9600 2500 9950 2500
Connection ~ 9600 3350
Wire Wire Line
	9600 3350 6900 3350
Wire Bus Line
	6900 3100 9300 3100
Wire Bus Line
	9300 3100 9300 2100
Wire Bus Line
	9300 2100 9950 2100
Wire Bus Line
	9950 2000 9200 2000
Wire Bus Line
	9200 2000 9200 3000
Connection ~ 9200 3000
Wire Bus Line
	9200 3000 9950 3000
Wire Bus Line
	9950 1900 9100 1900
Wire Bus Line
	9100 1900 9100 2900
Connection ~ 9100 2900
Wire Bus Line
	9100 2900 9950 2900
Wire Wire Line
	6900 5850 9950 5850
Wire Wire Line
	4650 2650 7150 2650
Wire Wire Line
	4650 2550 7250 2550
$EndSCHEMATC
