<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3270" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3270{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3270{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3270{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3270{left:69px;bottom:162px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t5_3270{left:69px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3270{left:69px;bottom:128px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t7_3270{left:69px;bottom:111px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_3270{left:76px;bottom:1043px;letter-spacing:-0.11px;}
#t9_3270{left:533px;bottom:1050px;}
#ta_3270{left:558px;bottom:1043px;letter-spacing:-0.14px;}
#tb_3270{left:707px;bottom:1043px;letter-spacing:-0.13px;}
#tc_3270{left:76px;bottom:1020px;letter-spacing:-0.11px;}
#td_3270{left:76px;bottom:1004px;letter-spacing:-0.11px;}
#te_3270{left:210px;bottom:1010px;}
#tf_3270{left:558px;bottom:1020px;letter-spacing:-0.13px;}
#tg_3270{left:707px;bottom:1020px;letter-spacing:-0.12px;}
#th_3270{left:76px;bottom:981px;letter-spacing:-0.11px;}
#ti_3270{left:76px;bottom:958px;letter-spacing:-0.12px;}
#tj_3270{left:321px;bottom:964px;}
#tk_3270{left:327px;bottom:959px;}
#tl_3270{left:558px;bottom:958px;letter-spacing:-0.14px;}
#tm_3270{left:707px;bottom:958px;letter-spacing:-0.13px;}
#tn_3270{left:76px;bottom:935px;letter-spacing:-0.11px;}
#to_3270{left:558px;bottom:935px;letter-spacing:-0.15px;}
#tp_3270{left:707px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tq_3270{left:76px;bottom:912px;letter-spacing:-0.11px;}
#tr_3270{left:558px;bottom:912px;letter-spacing:-0.15px;}
#ts_3270{left:707px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_3270{left:76px;bottom:889px;letter-spacing:-0.11px;}
#tu_3270{left:241px;bottom:896px;}
#tv_3270{left:246px;bottom:891px;}
#tw_3270{left:558px;bottom:889px;letter-spacing:-0.15px;}
#tx_3270{left:707px;bottom:889px;letter-spacing:-0.13px;}
#ty_3270{left:76px;bottom:866px;letter-spacing:-0.11px;}
#tz_3270{left:558px;bottom:866px;letter-spacing:-0.13px;}
#t10_3270{left:707px;bottom:866px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t11_3270{left:76px;bottom:843px;letter-spacing:-0.12px;}
#t12_3270{left:558px;bottom:843px;letter-spacing:-0.15px;}
#t13_3270{left:707px;bottom:843px;letter-spacing:-0.13px;}
#t14_3270{left:76px;bottom:820px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_3270{left:558px;bottom:820px;letter-spacing:-0.12px;}
#t16_3270{left:707px;bottom:820px;letter-spacing:-0.13px;}
#t17_3270{left:76px;bottom:797px;letter-spacing:-0.11px;}
#t18_3270{left:241px;bottom:804px;}
#t19_3270{left:246px;bottom:799px;}
#t1a_3270{left:558px;bottom:797px;letter-spacing:-0.15px;}
#t1b_3270{left:707px;bottom:797px;letter-spacing:-0.14px;}
#t1c_3270{left:76px;bottom:774px;letter-spacing:-0.11px;}
#t1d_3270{left:558px;bottom:774px;letter-spacing:-0.14px;}
#t1e_3270{left:707px;bottom:774px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1f_3270{left:76px;bottom:752px;letter-spacing:-0.11px;}
#t1g_3270{left:558px;bottom:752px;letter-spacing:-0.15px;}
#t1h_3270{left:707px;bottom:752px;letter-spacing:-0.13px;}
#t1i_3270{left:76px;bottom:729px;letter-spacing:-0.11px;}
#t1j_3270{left:345px;bottom:735px;}
#t1k_3270{left:350px;bottom:730px;}
#t1l_3270{left:558px;bottom:729px;letter-spacing:-0.13px;}
#t1m_3270{left:707px;bottom:729px;letter-spacing:-0.14px;}
#t1n_3270{left:76px;bottom:706px;letter-spacing:-0.12px;}
#t1o_3270{left:558px;bottom:706px;letter-spacing:-0.13px;}
#t1p_3270{left:707px;bottom:706px;letter-spacing:-0.13px;}
#t1q_3270{left:76px;bottom:683px;letter-spacing:-0.11px;}
#t1r_3270{left:558px;bottom:683px;letter-spacing:-0.14px;}
#t1s_3270{left:707px;bottom:683px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_3270{left:76px;bottom:660px;letter-spacing:-0.11px;}
#t1u_3270{left:76px;bottom:643px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t1v_3270{left:558px;bottom:660px;letter-spacing:-0.13px;}
#t1w_3270{left:707px;bottom:660px;letter-spacing:-0.14px;}
#t1x_3270{left:76px;bottom:620px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t1y_3270{left:76px;bottom:603px;letter-spacing:-0.1px;}
#t1z_3270{left:249px;bottom:610px;}
#t20_3270{left:558px;bottom:620px;letter-spacing:-0.14px;}
#t21_3270{left:707px;bottom:620px;letter-spacing:-0.13px;}
#t22_3270{left:76px;bottom:580px;letter-spacing:-0.12px;}
#t23_3270{left:357px;bottom:587px;}
#t24_3270{left:558px;bottom:580px;letter-spacing:-0.14px;}
#t25_3270{left:707px;bottom:580px;letter-spacing:-0.13px;}
#t26_3270{left:76px;bottom:558px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t27_3270{left:76px;bottom:541px;letter-spacing:-0.1px;}
#t28_3270{left:273px;bottom:547px;}
#t29_3270{left:76px;bottom:519px;letter-spacing:-0.11px;}
#t2a_3270{left:76px;bottom:498px;letter-spacing:-0.12px;}
#t2b_3270{left:558px;bottom:558px;letter-spacing:-0.14px;}
#t2c_3270{left:707px;bottom:558px;letter-spacing:-0.13px;}
#t2d_3270{left:76px;bottom:475px;letter-spacing:-0.11px;}
#t2e_3270{left:76px;bottom:458px;letter-spacing:-0.12px;}
#t2f_3270{left:273px;bottom:465px;}
#t2g_3270{left:558px;bottom:475px;letter-spacing:-0.14px;}
#t2h_3270{left:707px;bottom:475px;letter-spacing:-0.13px;}
#t2i_3270{left:76px;bottom:435px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2j_3270{left:76px;bottom:419px;letter-spacing:-0.11px;}
#t2k_3270{left:76px;bottom:402px;letter-spacing:-0.11px;}
#t2l_3270{left:251px;bottom:408px;}
#t2m_3270{left:76px;bottom:380px;letter-spacing:-0.11px;}
#t2n_3270{left:76px;bottom:359px;letter-spacing:-0.11px;}
#t2o_3270{left:558px;bottom:435px;letter-spacing:-0.14px;}
#t2p_3270{left:707px;bottom:435px;letter-spacing:-0.13px;}
#t2q_3270{left:76px;bottom:336px;letter-spacing:-0.16px;}
#t2r_3270{left:76px;bottom:316px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t2s_3270{left:90px;bottom:299px;letter-spacing:-0.12px;}
#t2t_3270{left:76px;bottom:279px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t2u_3270{left:76px;bottom:260px;letter-spacing:-0.11px;}
#t2v_3270{left:76px;bottom:240px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2w_3270{left:90px;bottom:223px;letter-spacing:-0.11px;}
#t2x_3270{left:90px;bottom:206px;letter-spacing:-0.12px;}
#t2y_3270{left:214px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2z_3270{left:290px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t30_3270{left:652px;bottom:1086px;letter-spacing:0.13px;}
#t31_3270{left:255px;bottom:1066px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t32_3270{left:595px;bottom:1066px;letter-spacing:-0.14px;}
#t33_3270{left:656px;bottom:1073px;}
#t34_3270{left:708px;bottom:1066px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t35_3270{left:840px;bottom:1073px;}

.s1_3270{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3270{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3270{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3270{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_3270{font-size:9px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3270{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3270{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3270{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3270{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3270{font-size:9px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3270" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3270Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3270" style="-webkit-user-select: none;"><object width="935" height="1210" data="3270/3270.svg" type="image/svg+xml" id="pdf3270" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3270" class="t s1_3270">8-14 </span><span id="t2_3270" class="t s1_3270">Vol. 3A </span>
<span id="t3_3270" class="t s2_3270">TASK MANAGEMENT </span>
<span id="t4_3270" class="t s3_3270">The TS (task switched) flag in the control register CR0 is set every time a task switch occurs. System software uses </span>
<span id="t5_3270" class="t s3_3270">the TS flag to coordinate the actions of floating-point unit when generating floating-point exceptions with the rest </span>
<span id="t6_3270" class="t s3_3270">of the processor. The TS flag indicates that the context of the floating-point unit may be different from that of the </span>
<span id="t7_3270" class="t s3_3270">current task. See Section 2.5, “Control Registers,” for a detailed description of the function and use of the TS flag. </span>
<span id="t8_3270" class="t s4_3270">TSS segment limit greater than or equal to 108 (for 32-bit TSS) if CR4.CET = 1. </span>
<span id="t9_3270" class="t s5_3270">3 </span>
<span id="ta_3270" class="t s4_3270">#TS </span><span id="tb_3270" class="t s4_3270">New Task’s TSS </span>
<span id="tc_3270" class="t s4_3270">If shadow stack enabled and SSP not aligned to 8 bytes (for task switch initiated </span>
<span id="td_3270" class="t s4_3270">by an IRET instruction). </span>
<span id="te_3270" class="t s5_3270">3 </span>
<span id="tf_3270" class="t s4_3270">#TS </span><span id="tg_3270" class="t s4_3270">Current Task’s TSS </span>
<span id="th_3270" class="t s4_3270">Registers are loaded from the values in the TSS. </span>
<span id="ti_3270" class="t s4_3270">LDT segment selector of new task is valid </span>
<span id="tj_3270" class="t s5_3270">4 </span>
<span id="tk_3270" class="t s6_3270">. </span><span id="tl_3270" class="t s4_3270">#TS </span><span id="tm_3270" class="t s4_3270">New Task’s LDT </span>
<span id="tn_3270" class="t s4_3270">If code segment is non-conforming, its DPL should equal its RPL. </span><span id="to_3270" class="t s4_3270">#TS </span><span id="tp_3270" class="t s4_3270">New Code Segment </span>
<span id="tq_3270" class="t s4_3270">If code segment is conforming, its DPL should be less than or equal to its RPL. </span><span id="tr_3270" class="t s4_3270">#TS </span><span id="ts_3270" class="t s4_3270">New Code Segment </span>
<span id="tt_3270" class="t s4_3270">SS segment selector is valid </span>
<span id="tu_3270" class="t s5_3270">2 </span>
<span id="tv_3270" class="t s6_3270">. </span><span id="tw_3270" class="t s4_3270">#TS </span><span id="tx_3270" class="t s4_3270">New Stack Segment </span>
<span id="ty_3270" class="t s4_3270">P bit is set in stack segment descriptor. </span><span id="tz_3270" class="t s4_3270">#SS </span><span id="t10_3270" class="t s4_3270">New Stack Segment </span>
<span id="t11_3270" class="t s4_3270">Stack segment DPL should equal CPL. </span><span id="t12_3270" class="t s4_3270">#TS </span><span id="t13_3270" class="t s4_3270">New stack segment </span>
<span id="t14_3270" class="t s4_3270">P bit is set in new task's LDT descriptor. </span><span id="t15_3270" class="t s4_3270">#TS </span><span id="t16_3270" class="t s4_3270">New Task’s LDT </span>
<span id="t17_3270" class="t s4_3270">CS segment selector is valid </span>
<span id="t18_3270" class="t s5_3270">4 </span>
<span id="t19_3270" class="t s6_3270">. </span><span id="t1a_3270" class="t s4_3270">#TS </span><span id="t1b_3270" class="t s4_3270">New Code Segment </span>
<span id="t1c_3270" class="t s4_3270">P bit is set in code segment descriptor. </span><span id="t1d_3270" class="t s4_3270">#NP </span><span id="t1e_3270" class="t s4_3270">New Code Segment </span>
<span id="t1f_3270" class="t s4_3270">Stack segment DPL should equal its RPL. </span><span id="t1g_3270" class="t s4_3270">#TS </span><span id="t1h_3270" class="t s4_3270">New Stack Segment </span>
<span id="t1i_3270" class="t s4_3270">DS, ES, FS, and GS segment selectors are valid </span>
<span id="t1j_3270" class="t s5_3270">4 </span>
<span id="t1k_3270" class="t s6_3270">. </span><span id="t1l_3270" class="t s4_3270">#TS </span><span id="t1m_3270" class="t s4_3270">New Data Segment </span>
<span id="t1n_3270" class="t s4_3270">DS, ES, FS, and GS segments are readable. </span><span id="t1o_3270" class="t s4_3270">#TS </span><span id="t1p_3270" class="t s4_3270">New Data Segment </span>
<span id="t1q_3270" class="t s4_3270">P bits are set in descriptors of DS, ES, FS, and GS segments. </span><span id="t1r_3270" class="t s4_3270">#NP </span><span id="t1s_3270" class="t s4_3270">New Data Segment </span>
<span id="t1t_3270" class="t s4_3270">DS, ES, FS, and GS segment DPL greater than or equal to CPL (unless these are </span>
<span id="t1u_3270" class="t s4_3270">conforming segments). </span>
<span id="t1v_3270" class="t s4_3270">#TS </span><span id="t1w_3270" class="t s4_3270">New Data Segment </span>
<span id="t1x_3270" class="t s4_3270">Shadow Stack Pointer in a task not aligned to 8 bytes (for task switch initiated by </span>
<span id="t1y_3270" class="t s4_3270">a call, interrupt, or exception). </span>
<span id="t1z_3270" class="t s5_3270">3 </span>
<span id="t20_3270" class="t s4_3270">#TS </span><span id="t21_3270" class="t s4_3270">New Task’s TSS </span>
<span id="t22_3270" class="t s4_3270">If EFLAGS.VM=1 and shadow stacks are enabled. </span>
<span id="t23_3270" class="t s5_3270">3 </span>
<span id="t24_3270" class="t s4_3270">#TS </span><span id="t25_3270" class="t s4_3270">New Task’s TSS </span>
<span id="t26_3270" class="t s4_3270">Supervisor Shadow Stack Token verification failures (for task switch initiated by a </span>
<span id="t27_3270" class="t s4_3270">call, interrupt, jump, or exception): </span>
<span id="t28_3270" class="t s5_3270">3 </span>
<span id="t29_3270" class="t s4_3270">- Busy bit already set. </span>
<span id="t2a_3270" class="t s4_3270">- Address in Shadow stack token does not match SSP value from TSS. </span>
<span id="t2b_3270" class="t s4_3270">#TS </span><span id="t2c_3270" class="t s4_3270">New Task’s TSS </span>
<span id="t2d_3270" class="t s4_3270">If task switch initiated by IRET, CS and LIP stored on old task shadow stack does </span>
<span id="t2e_3270" class="t s4_3270">not match CS and LIP of new task. </span>
<span id="t2f_3270" class="t s5_3270">3 </span>
<span id="t2g_3270" class="t s4_3270">#CP </span><span id="t2h_3270" class="t s4_3270">FAR-RET/IRET </span>
<span id="t2i_3270" class="t s4_3270">If task switch initiated by IRET and SSP of new task loaded from shadow stack of </span>
<span id="t2j_3270" class="t s4_3270">old task (if new task CPL is &lt; 3) OR the SSP from IA32_PL3_SSP (if new task CPL </span>
<span id="t2k_3270" class="t s4_3270">= 3) fails the following checks: </span>
<span id="t2l_3270" class="t s5_3270">3 </span>
<span id="t2m_3270" class="t s4_3270">- Not aligned to 4 bytes. </span>
<span id="t2n_3270" class="t s4_3270">- Is beyond 4G. </span>
<span id="t2o_3270" class="t s4_3270">#CP </span><span id="t2p_3270" class="t s4_3270">FAR-RET/IRET </span>
<span id="t2q_3270" class="t s7_3270">NOTES: </span>
<span id="t2r_3270" class="t s4_3270">1. #NP is segment-not-present exception, #GP is general-protection exception, #TS is invalid-TSS exception, and #SS is stack-fault </span>
<span id="t2s_3270" class="t s4_3270">exception. </span>
<span id="t2t_3270" class="t s4_3270">2. The error code contains an index to the segment descriptor referenced in this column. </span>
<span id="t2u_3270" class="t s4_3270">3. Valid when CET is enabled. </span>
<span id="t2v_3270" class="t s4_3270">4. A segment selector is valid if it is in a compatible type of table (GDT or LDT), occupies an address within the table's segment limit, </span>
<span id="t2w_3270" class="t s4_3270">and refers to a compatible type of descriptor (for example, a segment selector in the CS register only is valid when it points to a </span>
<span id="t2x_3270" class="t s4_3270">code-segment descriptor). </span>
<span id="t2y_3270" class="t s8_3270">Table 8-1. </span><span id="t2z_3270" class="t s8_3270">Exception Conditions Checked During a Task Switch </span><span id="t30_3270" class="t s8_3270">(Contd.) </span>
<span id="t31_3270" class="t s9_3270">Condition Checked </span><span id="t32_3270" class="t s9_3270">Exception </span>
<span id="t33_3270" class="t sa_3270">1 </span>
<span id="t34_3270" class="t s9_3270">Error Code Reference </span>
<span id="t35_3270" class="t sa_3270">2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
