0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sim_1/new/testBench.sv,1625662928,systemVerilog,,,,testBench,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/ALU.sv,1625660411,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/ControlUnit.sv,,ALU,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/ControlUnit.sv,1625660483,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/Executer.sv,,ControlUnit,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/Executer.sv,1625660510,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/InstructionMemory.sv,,Executer,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/InstructionMemory.sv,1625660564,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/Nbitfulladder.sv,,InstructionMemory,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/Nbitfulladder.sv,1625660386,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/PCounter.sv,,Nbitfulladder,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/PCounter.sv,1625660296,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/Processor.sv,,PCounter,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/Processor.sv,1625661557,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/dataMem.sv,,Processor,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/dataMem.sv,1625660353,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/extend.sv,,dataMem,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/extend.sv,1625660304,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/mux2.sv,,extend,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/mux2.sv,1625660330,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/registerFile.sv,,mux2,,,,,,,,
C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sources_1/new/registerFile.sv,1625660453,systemVerilog,,C:/Users/Hamit/Desktop/DCD_Final/DCD_Final.srcs/sim_1/new/testBench.sv,,registerFile,,,,,,,,
