Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,20
design__inferred_latch__count,0
design__instance__count,27387
design__instance__area,168346
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,16
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,888
design__max_cap_violation__count__corner:nom_tt_025C_1v80,22
power__internal__total,0.0010823215125128627
power__switching__total,0.0004575846833176911
power__leakage__total,1.9374144244466152e-07
power__total,0.0015400999691337347
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.1886
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.1886
timing__hold__ws__corner:nom_tt_025C_1v80,0.290987
timing__setup__ws__corner:nom_tt_025C_1v80,57.07309
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.290987
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,85.520668
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,417
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,888
design__max_cap_violation__count__corner:nom_ss_100C_1v60,25
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.304084
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.304084
timing__hold__ws__corner:nom_ss_100C_1v60,0.837315
timing__setup__ws__corner:nom_ss_100C_1v60,53.767227
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.837315
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,71.118805
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,888
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,21
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.13872
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.13872
timing__hold__ws__corner:nom_ff_n40C_1v95,0.081618
timing__setup__ws__corner:nom_ff_n40C_1v95,58.158264
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.081618
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.928055
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,522
design__max_fanout_violation__count,888
design__max_cap_violation__count,57
clock__skew__worst_hold,-0.130971
clock__skew__worst_setup,-0.326855
timing__hold__ws,0.078579
timing__setup__ws,53.704563
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.078579
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,70.277847
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,27387
design__instance__area__stdcell,168346
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.564415
design__instance__utilization__stdcell,0.564415
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,134965475
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,525763
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1676
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
route__net,14011
route__net__special,2
route__drc_errors__iter:1,11949
route__wirelength__iter:1,671669
route__drc_errors__iter:2,3978
route__wirelength__iter:2,666347
route__drc_errors__iter:3,3867
route__wirelength__iter:3,664651
route__drc_errors__iter:4,526
route__wirelength__iter:4,664107
route__drc_errors__iter:5,74
route__wirelength__iter:5,664007
route__drc_errors__iter:6,3
route__wirelength__iter:6,664002
route__drc_errors__iter:7,0
route__wirelength__iter:7,663999
route__drc_errors,0
route__wirelength,663999
route__vias,117278
route__vias__singlecut,117278
route__vias__multicut,0
design__disconnected_pin__count,325
design__critical_disconnected_pin__count,0
route__wirelength__max,1008.31
timing__unannotated_net__count__corner:nom_tt_025C_1v80,526
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,526
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,526
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,16
design__max_fanout_violation__count__corner:min_tt_025C_1v80,888
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.178872
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.178872
timing__hold__ws__corner:min_tt_025C_1v80,0.290411
timing__setup__ws__corner:min_tt_025C_1v80,57.100994
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.290411
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,86.009186
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,526
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,337
design__max_fanout_violation__count__corner:min_ss_100C_1v60,888
design__max_cap_violation__count__corner:min_ss_100C_1v60,6
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.288638
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.288638
timing__hold__ws__corner:min_ss_100C_1v60,0.832386
timing__setup__ws__corner:min_ss_100C_1v60,53.815487
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.832386
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,72.017929
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,526
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,888
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.130971
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.130971
timing__hold__ws__corner:min_ff_n40C_1v95,0.083261
timing__setup__ws__corner:min_ff_n40C_1v95,58.176289
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.083261
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,91.207443
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,526
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,26
design__max_fanout_violation__count__corner:max_tt_025C_1v80,888
design__max_cap_violation__count__corner:max_tt_025C_1v80,53
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.20282
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.20282
timing__hold__ws__corner:max_tt_025C_1v80,0.291553
timing__setup__ws__corner:max_tt_025C_1v80,57.035686
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.291553
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,85.056854
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,526
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,522
design__max_fanout_violation__count__corner:max_ss_100C_1v60,888
design__max_cap_violation__count__corner:max_ss_100C_1v60,57
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.326855
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.326855
timing__hold__ws__corner:max_ss_100C_1v60,0.847611
timing__setup__ws__corner:max_ss_100C_1v60,53.704563
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.847611
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,70.277847
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,526
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,888
design__max_cap_violation__count__corner:max_ff_n40C_1v95,52
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.1509
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.1509
timing__hold__ws__corner:max_ff_n40C_1v95,0.078579
timing__setup__ws__corner:max_ff_n40C_1v95,58.134071
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.078579
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.620438
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,526
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,526
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000632007
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000653936
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000105438
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000653936
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000010499999999999999418976055765018173815406044013798236846923828125
ir__drop__worst,0.000063200000000000004763377192684714600545703433454036712646484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
