Warning (10268): Verilog HDL information at led.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Silnov/QuartusProjects/led/led.sv Line: 13
