<paper id="1983234097"><title>A programmable 800 Mbit/s CRC check/generator unit for LANs and MANs</title><year>1992</year><authors><author org="Centre for Integrated Electronics, Technical University of Denmark, Building 344, DK-2800 Lyngby, Denmark" id="2679105986">Jesper Birch</author><author org="NKT Elektronik, NKT Alle 85, DK-2605 Brøndby, Denmark" id="2704110817">Lars Gylling Christensen</author><author org="NKT Elektronik, NKT Alle 85, DK-2605 Brøndby, Denmark" id="2481947702">Morton Skov</author></authors><n_citation>21</n_citation><doc_type>Journal</doc_type><references><reference>1982290981</reference><reference>2093030849</reference><reference>2102695687</reference><reference>2135520584</reference><reference>2141858013</reference><reference>2494443979</reference></references><venue id="3084184" type="J">Computer Networks and Isdn Systems</venue><doi>10.1016/0169-7552(92)90002-8</doi><keywords><keyword weight="0.48707">Media access control</keyword><keyword weight="0.51176">Checksum</keyword><keyword weight="0.42197">Computer science</keyword><keyword weight="0.54387">Cyclic redundancy check</keyword><keyword weight="0.49322">Fiber Distributed Data Interface</keyword><keyword weight="0.48892">Polynomial code</keyword><keyword weight="0.48668">Cyclic code</keyword><keyword weight="0.44131">Computer network</keyword><keyword weight="0.47605">Error detection and correction</keyword><keyword weight="0.50502">Very-large-scale integration</keyword><keyword weight="0.44828">Embedded system</keyword></keywords><publisher>Elsevier Science Publishers B. V.</publisher><abstract>Abstract To preserve the integrity of data in high-speed LANu0027s and MANs, error-detecting Cyclic Redundancy Codes, or CRCs, are often employed at the Medium Access Control (MAC) level. Thus, a high-speed LAN like FDDI uses a single CRC code, while high-speed networks like the DQDB MAN and the Orwell ring employ up to three different CRC codes at the MAC level. In the light of this, the design and application of a programmable high-speed parallel CRC implementation are described in this paper. The implementation is based on a VLSI architecture with 8 kbits of embedded RAM. This architecture can be programmed to generate or verify CRC checksums corresponding to any generator polynomial of any degree between 1 and 32. Generation or verification of two different CRC checksums with the same VLSI architecture is also possible for any pair of generator polynomials of degrees up to 16. As representative implementation examples, an 800 Mbit/s ECL and a 160 Mbit/s CMOS semi-custom VLSI realization of the architecture are presented.</abstract></paper>