v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|altpll_b4a2:auto_generated|clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_has_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_bypass_delayed_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_has_started,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a44~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a45~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a46~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a47~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a48~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a49~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a50~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a51~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a52~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a53~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_sel,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_regnum_b_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_regnum_a_cmp_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a70~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a54~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a71~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a55~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a72~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a56~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a73~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a57~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a74~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a58~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a75~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a59~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a76~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a60~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a77~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a61~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a78~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a62~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a79~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a63~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a80~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a64~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a81~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a65~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a82~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a66~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a83~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a67~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a84~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a68~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a85~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|q_b[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ram_block11a69~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3~DATAOUT31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|cs_n_to_the_max2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|select_n_to_the_ext_flash,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|read_n_to_the_ext_flash,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|write_n_to_the_ext_flash,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|oe_n_to_the_max2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|we_n_to_the_max2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_chipselect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_dbs_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ext_flash_s1_wait_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ext_flash_s1_wait_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_reasons_to_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ext_flash_s1_wait_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_chipselect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|pipeline_bridge_before_tristate_bridge_s1_arb_addend[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|pipeline_bridge_before_tristate_bridge_s1_arb_addend[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|use_registered,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ext_flash_s1_wait_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|max2_s1_wait_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|max2_s1_wait_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|max2_s1_wait_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|max2_s1_wait_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_line[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|downstream_wrreq_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_msb_mux_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb~3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb~2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|counter13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|counter13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|counter13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|counter13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|counter13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a1~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a2~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a3~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a4~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_in_a_write_cycle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|s1_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_want_fill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_valid_from_E,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_stall,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_slavearbiterlockenable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_write_granted_slave_descriptor_memory_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_read_granted_slave_descriptor_memory_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_read_granted_slave_descriptor_memory_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_write_granted_slave_descriptor_memory_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_addend[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_addend[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_cpu_data_master_granted_slave_descriptor_memory_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_addend[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_addend[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_addend[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_slavearbiterlockenable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|last_cycle_sgdma_rx_m_write_granted_slave_cpu_ddr_clock_bridge_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|last_cycle_sgdma_tx_m_read_granted_slave_cpu_ddr_clock_bridge_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|last_cycle_cpu_instruction_master_granted_slave_cpu_ddr_clock_bridge_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|last_cycle_cpu_data_master_granted_slave_cpu_ddr_clock_bridge_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|wrfull_eq_comp_msb_mux_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr|d1_reasons_to_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr|d1_reasons_to_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_data_first,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_bypass_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_ld_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_wr_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|slave_readdatavalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slave_readdatavalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|how_many_ones[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|how_many_ones[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|how_many_ones[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_kill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_same_tag_line,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_prevent_refill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_tag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_line[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdatavalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_byte_en[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_mem_byte_en[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_byte_en[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_mem_byte_en[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_byte_en[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_mem_byte_en[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_byte_en[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_mem_byte_en[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|parity11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_sel_data_master,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld_st_non_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_alu_subtract,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_alu_signed_comparison,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_valid_from_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|latched_oci_tb_hbreak_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdatavalid_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_ld_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_dcache_management_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_valid_st_bypass_hit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_bypass_transfer_done_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_last_transfer_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_need_extra_stall,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_valid_st_cache_hit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_potential_hazard_after_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld_st_bypass_or_dcache_management,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_st_non_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_mul_lsw,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_dirty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_dc_index_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_hit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_dc_addr_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_reg_firsttransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_saved_chosen_master_vector[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_share_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_share_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_share_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_share_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|d1_reasons_to_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_reg_firsttransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_saved_chosen_master_vector[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_saved_chosen_master_vector[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_saved_chosen_master_vector[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter7a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter7a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp|counter10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp|counter10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|downstream_wrreq_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter7a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter7a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp|counter10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp|counter10a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_data_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld_st_bypass,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_late_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_a_not_src,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_b_is_dst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_late_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_issue,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_valid_jmp_indirect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_invalidate_i,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_initial_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_dp_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_starting_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdatavalid_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_initial_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_dp_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_initial_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_dp_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_flush_pipe_always,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_br_cond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_actual_tag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|full_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|full_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1_shift_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_read_but_no_slave_selected,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_extra_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|sub_parity12a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_fic:wrptr_gp|sub_parity12a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdemp_eq_comp_lsb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdemp_eq_comp_msb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_dc_addr_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_dc_index_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_en_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_starting_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_data_ram_ld_align_sign_bit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_byte2_byte3_fill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_mul_lsw,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_src2_choose_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_byte1_fill,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_sh16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_sh8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|W_wr_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_read_but_no_slave_selected,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_read_data_valid_descriptor_memory_s1_shift_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_dc_nowb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_valid_mem_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_A_dc_line_match_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_mul_lsw,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_dc_index_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_dc_addr_wb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sw_reset_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sw_reset_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p|parity8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_aic:wrptr_gp|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_wr_dst_reg_from_D,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg_irq0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg_irq1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg_irq2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg_irq3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg_irq4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg_irq5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_valid_wrctl_ienable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_implicit_dst_eretaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_implicit_dst_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_ignore_dst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_clr_valid_bits,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_starting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_offset_match,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|full_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|pipeline_bridge_before_tristate_bridge_m1_read_data_valid_max2_s1_shift_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_pc_plus_one[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_st_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_st_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_dc_addr_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_dc_index_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_dst_reg_from_M,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dst_regnum_from_M[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dst_regnum_from_M[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dst_regnum_from_M[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dst_regnum_from_M[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dst_regnum_from_M[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_partial_prod[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall_d3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_fill_bit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_sel_fill3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_pass3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]~2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]~3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_ld16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[23]~4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[23]~5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_baddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[7]~6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[7]~7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[31]~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[31]~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_data_ram_ld_align_sign_bit_16_hi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_mem,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_rdctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld8_ld16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_wr_dst_reg_from_E,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[30]~8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[30]~9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[29]~10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[29]~11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[28]~12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[28]~13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[27]~14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[27]~15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[26]~16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[26]~17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[25]~18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[25]~19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_mask[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[24]~20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[24]~21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_sel_fill2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_pass2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[22]~22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[22]~23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[21]~24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[21]~25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]~26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]~27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[19]~28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[19]~29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[18]~30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[18]~31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[17]~32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[17]~33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[16]~34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[16]~35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_sel_fill1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_pass1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_ld16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[14]~36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[14]~37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[13]~38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[13]~39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]~40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]~41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[11]~42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[11]~43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]~44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]~45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[9]~46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[9]~47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]~48,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]~49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_sel_fill0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot_pass0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[6]~50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[6]~51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[5]~52,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[5]~53,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_control_reg_rddata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[4]~54,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[4]~55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_control_reg_rddata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[3]~56,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]~60,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]~5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_control_reg_rddata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]~57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]~7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_control_reg_rddata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[1]~58,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]~9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_control_reg_rddata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_rot[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]~59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]~22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_control_reg_rddata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_dc_nowb_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_tx:the_sgdma_tx|sw_reset_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|sgdma_rx:the_sgdma_rx|sw_reset_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_crst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_jmp_indirect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[27]~10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[27]~11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[28]~12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[28]~13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[29]~14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[29]~15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[30]~16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[30]~17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[31]~18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[31]~19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_bstatus_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_estatus_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_crst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg_irq0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg_irq1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg_irq2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg_irq3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg_irq4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg_irq5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[5]~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[5]~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[4]~2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[4]~3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]~4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]~21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]~8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]~6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[22]~23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[22]~24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]~25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]~26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[24]~27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[24]~28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[25]~29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[25]~30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[26]~31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[26]~32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]~20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|clr_break_line,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[11]~43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[11]~44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]~33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]~34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[13]~41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[13]~42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[14]~35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[14]~36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[16]~37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[16]~38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]~39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]~40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_br_cond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_mispredict,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|full_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_src2_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall_d2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_rn[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_fill_bit,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_sel_fill3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_pass3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[21]~45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[21]~46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]~47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]~48,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[19]~49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[19]~50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[18]~51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[18]~52,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[17]~53,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[17]~54,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_sel_fill2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_pass2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]~55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]~56,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[9]~57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[9]~58,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]~59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]~60,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]~61,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]~62,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[6]~63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[6]~64,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_sel_fill1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_pass1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_sel_fill0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_pass0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_control_reg_rddata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_control_reg_rddata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_control_reg_rddata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_control_reg_rddata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_control_reg_rddata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_control_reg_rddata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|how_many_ones[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|how_many_ones[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|how_many_ones[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_bht_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1|full_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_rn[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_rn[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_shift_right_arith,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_shift_rot_left,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|incoming_flash_tristate_bridge_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|dbs_latent_16_reg_segment_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|F_bht_ptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|M_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|stage_32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|full_32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1|stage_47,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,top_enet_tx_clk_phy~1,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,top_enet_tx_clk_phy~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|phasedone,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_new_dir,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,top_tx_clk_to_the_tse_mac,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top_clkin_50,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|locked,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top_clkin_50,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,top_clkin_50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top_enet_rx_clk,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|altpll_b4a2:auto_generated|locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,top_enet_rx_clk,Global Clock,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,PASS,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,PASS,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,PASS,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,PASS,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,0 such failures found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,9 I/O(s) were assigned a toggle rate,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,PASS,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,0 such failures found.,,I/O,50 I/Os was assigned an output enable group and 9 I/O(s) were assigned a toggle rate,
IO_RULES,DEV_IO_RULE_MEMORY_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,139;112;139;0;22;143;139;0;143;143;45;81;0;0;7;45;81;7;0;0;2;81;126;0;0;0;0;143;0;127,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;31;4;143;121;0;4;143;0;0;98;62;143;143;136;98;62;136;143;143;141;62;17;143;143;143;143;0;143;16,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,top_cs_n_to_the_max2,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_a[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_ba[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_ba[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_casn,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_cke,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_csn,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dm[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dm[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_odt,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_rasn,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_wen,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_gtx_clk,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_mdc,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_resetn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_tx_en,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_txd[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_txd[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_txd[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_txd[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_flash_cen,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_flash_oen,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_flash_resetn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_flash_wen,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsa[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_led[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_oe_n_to_the_max2,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_we_n_to_the_max2,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2_ck_n[1],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2_ck_p[1],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2_ck_n[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2_ck_p[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[1],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[2],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[3],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[4],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[5],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[6],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[7],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[8],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[9],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[10],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[11],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[12],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[13],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[14],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dq[15],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dqs[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_ddr2bot_dqs[1],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_enet_mdio,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[25],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[26],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[27],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[28],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[29],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[30],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_fsd[31],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,top_reset_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_clkin_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_clkin_125,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_enet_rx_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_button[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_button[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_button[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_button[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_enet_rx_dv,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_enet_rxd[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_enet_rxd[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_enet_rxd[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,top_enet_rxd[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,19,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,11,
