# Digital-vlsi-soc-design-and-planning
Documentation of my learning journey for this particular course.


<details>
  <summary><strong>ðŸ“˜ Day-wise Digital VLSI SoC Design Journey (Click to Expand)</strong></summary>

  <ul>
    <li>
      <a href="images/day%201%20images">
        ðŸ“… Day 1 â€“ Open-source EDA, OpenLANE & RTL-to-GDS Overview
      </a>
    </li>
    <li>
      <a href="images/day%202%20images">
        ðŸ“… Day 2 â€“ Floorplanning, Placement & Library Characterization
      </a>
    </li>
    <li>
      <a href="images/day%203%20images">
        ðŸ“… Day 3 â€“ Standard Cell Design & SPICE Characterization
      </a>
    </li>
    <li>
      <a href="images/day%204%20images">
        ðŸ“… Day 4 â€“ Timing Analysis & Clock Tree Synthesis
      </a>
    </li>
    <li>
      <a href="images/day%205%20images">
        ðŸ“… Day 5 â€“ Routing, DRC & Final RTL-to-GDS Closure
      </a>
    </li>
  </ul>

</details>


