

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2'
================================================================
* Date:           Thu Feb  1 06:40:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      612|      612|  6.120 us|  6.120 us|  612|  612|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_46_2  |      610|      610|        13|          2|          1|   300|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    114|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    181|    -|
|Register         |        -|    -|     581|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     581|    807|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_2ns_9ns_10_1_1_U1   |mul_2ns_9ns_10_1_1   |        0|   0|  0|  51|    0|
    |mul_8ns_10ns_17_1_1_U2  |mul_8ns_10ns_17_1_1  |        0|   0|  0|  63|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0| 114|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln45_1_fu_203_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln45_fu_212_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln46_fu_300_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln47_1_fu_282_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln47_2_fu_382_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln47_fu_277_p2         |         +|   0|  0|  64|          64|          64|
    |add_ln48_1_fu_350_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln48_3_fu_399_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln48_fu_345_p2         |         +|   0|  0|  64|          64|          64|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_256           |       and|   0|  0|   2|           1|           1|
    |ap_condition_512           |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_197_p2        |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln46_fu_218_p2        |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln45_1_fu_224_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln45_2_fu_323_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln45_fu_260_p3      |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 384|         320|         313|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    8|         16|
    |i_fu_92                               |   9|          2|    2|          4|
    |indvar_flatten_fu_96                  |   9|          2|    9|         18|
    |j_fu_88                               |   9|          2|    8|         16|
    |m_axi_mem_ARADDR                      |  14|          3|   64|        192|
    |mem_blk_n_AR                          |   9|          2|    1|          2|
    |mem_blk_n_R                           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 181|         40|  114|        293|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln48_3_reg_514                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_27_reg_481                  |   1|   0|    1|          0|
    |empty_reg_446                     |   1|   0|    1|          0|
    |i_fu_92                           |   2|   0|    2|          0|
    |icmp_ln45_reg_451                 |   1|   0|    1|          0|
    |icmp_ln46_reg_460                 |   1|   0|    1|          0|
    |indvar_flatten_fu_96              |   9|   0|    9|          0|
    |j_fu_88                           |   8|   0|    8|          0|
    |j_load_reg_455                    |   8|   0|    8|          0|
    |mem_addr_1_read_reg_519           |  16|   0|   16|          0|
    |mem_addr_1_reg_503                |  64|   0|   64|          0|
    |mem_addr_read_reg_509             |  16|   0|   16|          0|
    |mem_addr_reg_492                  |  64|   0|   64|          0|
    |mul_ln47_reg_471                  |  10|   0|   10|          0|
    |mul_ln48_reg_498                  |  17|   0|   17|          0|
    |select_ln45_1_reg_466             |   2|   0|    2|          0|
    |select_ln45_reg_486               |   8|   0|    8|          0|
    |sext_ln45_cast_reg_441            |  64|   0|   64|          0|
    |trunc_ln45_reg_476                |   9|   0|    9|          0|
    |icmp_ln45_reg_451                 |  64|  32|    1|          0|
    |select_ln45_1_reg_466             |  64|  32|    2|          0|
    |select_ln45_reg_486               |  64|  32|    8|          0|
    |trunc_ln45_reg_476                |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 581| 128|  345|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WDATA     |  out|   16|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WSTRB     |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                                   mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RDATA     |   in|   16|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|   10|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                                   mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                                   mem|       pointer|
|rem_i_urem_cast     |   in|    7|     ap_none|                                       rem_i_urem_cast|        scalar|
|MatA_BRAM_address0  |  out|    9|   ap_memory|                                             MatA_BRAM|         array|
|MatA_BRAM_ce0       |  out|    1|   ap_memory|                                             MatA_BRAM|         array|
|MatA_BRAM_we0       |  out|    1|   ap_memory|                                             MatA_BRAM|         array|
|MatA_BRAM_d0        |  out|   16|   ap_memory|                                             MatA_BRAM|         array|
|MatB_BRAM_address0  |  out|    9|   ap_memory|                                             MatB_BRAM|         array|
|MatB_BRAM_ce0       |  out|    1|   ap_memory|                                             MatB_BRAM|         array|
|MatB_BRAM_we0       |  out|    1|   ap_memory|                                             MatB_BRAM|         array|
|MatB_BRAM_d0        |  out|   16|   ap_memory|                                             MatB_BRAM|         array|
|sext_ln45           |   in|   63|     ap_none|                                             sext_ln45|        scalar|
|MatB_DRAM           |   in|   64|     ap_none|                                             MatB_DRAM|        scalar|
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatB_DRAM"   --->   Operation 19 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln45"   --->   Operation 20 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rem_i_urem_cast_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rem_i_urem_cast"   --->   Operation 21 'read' 'rem_i_urem_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i63 %sext_ln45_read"   --->   Operation 22 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i"   --->   Operation 28 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i_2"   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%icmp_ln45 = icmp_eq  i9 %indvar_flatten_load, i9 300" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 31 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln45_1 = add i9 %indvar_flatten_load, i9 1" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 32 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc48.i, void %VITIS_LOOP_56_5.i.preheader.exitStub" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 33 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln45 = add i2 %i_2, i2 1" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 35 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%icmp_ln46 = icmp_eq  i8 %j_load, i8 150" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 36 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%select_ln45_1 = select i1 %icmp_ln46, i2 %add_ln45, i2 %i_2" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 37 'select' 'select_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i2 %select_ln45_1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 38 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (4.35ns)   --->   "%mul_ln47 = mul i10 %zext_ln47_1, i10 150" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 39 'mul' 'mul_ln47' <Predicate = (!icmp_ln45)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i10 %mul_ln47" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 40 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_27 = trunc i2 %add_ln45" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 41 'trunc' 'empty_27' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln46 = store i9 %add_ln45_1, i9 %indvar_flatten" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 42 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln46 = store i2 %select_ln45_1, i2 %i" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 43 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.55>
ST_2 : Operation 44 [1/1] (1.24ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i8 0, i8 %j_load" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 44 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %mul_ln47" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 45 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_cast9 = zext i8 %select_ln45" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 46 'zext' 'j_cast9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %select_ln45" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 47 'zext' 'j_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i64 %j_cast9, i64 %sext_ln45_cast" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 48 'add' 'add_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i64 %add_ln47, i64 %zext_ln45" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 49 'add' 'add_ln47_1' <Predicate = (!icmp_ln45)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i16 %mem, i64 %add_ln47_1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 50 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (4.52ns)   --->   "%mul_ln48 = mul i17 %j_cast, i17 400" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 51 'mul' 'mul_ln48' <Predicate = (!icmp_ln45)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln46 = add i8 %select_ln45, i8 1" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 52 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %add_ln46, i8 %j" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 53 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%add_ln48_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %rem_i_urem_cast_read, i1 %empty" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 55 'bitconcatenate' 'add_ln48_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%add_ln48_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %rem_i_urem_cast_read, i1 %empty_27" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 57 'bitconcatenate' 'add_ln48_2_mid1' <Predicate = (!icmp_ln45 & icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.24ns)   --->   "%select_ln45_2 = select i1 %icmp_ln46, i8 %add_ln48_2_mid1, i8 %add_ln48_2" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 58 'select' 'select_ln45_2' <Predicate = (!icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln46_mid2_v = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln45_2, i1 0" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 59 'bitconcatenate' 'zext_ln46_mid2_v' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i9 %zext_ln46_mid2_v" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 60 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 61 [8/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 61 'readreq' 'mem_load_req' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i17 %mul_ln48" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 62 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48 = add i64 %zext_ln48_1, i64 %MatB_DRAM_read" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 63 'add' 'add_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln48_1 = add i64 %add_ln48, i64 %zext_ln45_1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 64 'add' 'add_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln48_1, i32 1, i32 63" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 65 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i63 %trunc_ln1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 66 'sext' 'sext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i16 %mem, i64 %sext_ln48" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 67 'getelementptr' 'mem_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [7/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 68 'readreq' 'mem_load_req' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 69 [8/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 69 'readreq' 'mem_load_1_req' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 70 [6/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 70 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 71 [7/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 71 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [5/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 72 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 73 [6/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 73 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [4/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 74 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 75 [5/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 75 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [3/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 76 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 77 [4/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 77 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 78 [2/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 78 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [3/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 79 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 80 [1/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr, i32 1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 80 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 81 [2/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 81 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 82 [1/1] (7.30ns)   --->   "%mem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %mem_addr" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 82 'read' 'mem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 83 [1/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %mem_addr_1, i32 1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 83 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln45_1" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 84 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %select_ln45" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 85 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln47_2 = add i9 %trunc_ln45, i9 %zext_ln47_2" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 86 'add' 'add_ln47_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i9 %add_ln47_2" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 87 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%MatA_BRAM_addr = getelementptr i16 %MatA_BRAM, i64 0, i64 %zext_ln47_3" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 88 'getelementptr' 'MatA_BRAM_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln45, i1 0" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 89 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln48_3 = add i9 %tmp_1, i9 %zext_ln47" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 90 'add' 'add_ln48_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %mem_addr_read, i9 %MatA_BRAM_addr" [real_matmul.cpp:47->real_matmul.cpp:28]   --->   Operation 91 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_12 : Operation 92 [1/1] (7.30ns)   --->   "%mem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %mem_addr_1" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 92 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_46_2_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %add_ln48_3" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 96 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%MatB_BRAM_addr = getelementptr i16 %MatB_BRAM, i64 0, i64 %zext_ln48" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 97 'getelementptr' 'MatB_BRAM_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 98 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln48 = store i16 %mem_addr_1_read, i9 %MatB_BRAM_addr" [real_matmul.cpp:48->real_matmul.cpp:28]   --->   Operation 99 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc.i" [real_matmul.cpp:46->real_matmul.cpp:28]   --->   Operation 100 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ rem_i_urem_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatA_BRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MatB_BRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatB_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01100000000000]
i                     (alloca           ) [ 01000000000000]
indvar_flatten        (alloca           ) [ 01000000000000]
MatB_DRAM_read        (read             ) [ 01110000000000]
sext_ln45_read        (read             ) [ 00000000000000]
rem_i_urem_cast_read  (read             ) [ 01110000000000]
sext_ln45_cast        (sext             ) [ 00100000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
i_2                   (load             ) [ 00000000000000]
indvar_flatten_load   (load             ) [ 00000000000000]
empty                 (trunc            ) [ 01110000000000]
icmp_ln45             (icmp             ) [ 01111111111100]
add_ln45_1            (add              ) [ 00000000000000]
br_ln45               (br               ) [ 00000000000000]
j_load                (load             ) [ 00100000000000]
add_ln45              (add              ) [ 00000000000000]
icmp_ln46             (icmp             ) [ 01110000000000]
select_ln45_1         (select           ) [ 01111111111110]
zext_ln47_1           (zext             ) [ 00000000000000]
mul_ln47              (mul              ) [ 00100000000000]
trunc_ln45            (trunc            ) [ 01111111111110]
empty_27              (trunc            ) [ 01110000000000]
store_ln46            (store            ) [ 00000000000000]
store_ln46            (store            ) [ 00000000000000]
select_ln45           (select           ) [ 01111111111110]
zext_ln45             (zext             ) [ 00000000000000]
j_cast9               (zext             ) [ 00000000000000]
j_cast                (zext             ) [ 00000000000000]
add_ln47              (add              ) [ 00000000000000]
add_ln47_1            (add              ) [ 00000000000000]
mem_addr              (getelementptr    ) [ 01111111111100]
mul_ln48              (mul              ) [ 01010000000000]
add_ln46              (add              ) [ 00000000000000]
store_ln46            (store            ) [ 00000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000]
add_ln48_2            (bitconcatenate   ) [ 00000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000]
add_ln48_2_mid1       (bitconcatenate   ) [ 00000000000000]
select_ln45_2         (select           ) [ 00000000000000]
zext_ln46_mid2_v      (bitconcatenate   ) [ 00000000000000]
zext_ln45_1           (zext             ) [ 00000000000000]
zext_ln48_1           (zext             ) [ 00000000000000]
add_ln48              (add              ) [ 00000000000000]
add_ln48_1            (add              ) [ 00000000000000]
trunc_ln1             (partselect       ) [ 00000000000000]
sext_ln48             (sext             ) [ 00000000000000]
mem_addr_1            (getelementptr    ) [ 01101111111110]
mem_load_req          (readreq          ) [ 00000000000000]
mem_addr_read         (read             ) [ 00100000000010]
mem_load_1_req        (readreq          ) [ 00000000000000]
zext_ln47             (zext             ) [ 00000000000000]
zext_ln47_2           (zext             ) [ 00000000000000]
add_ln47_2            (add              ) [ 00000000000000]
zext_ln47_3           (zext             ) [ 00000000000000]
MatA_BRAM_addr        (getelementptr    ) [ 00000000000000]
tmp_1                 (bitconcatenate   ) [ 00000000000000]
add_ln48_3            (add              ) [ 01000000000001]
store_ln47            (store            ) [ 00000000000000]
mem_addr_1_read       (read             ) [ 01000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000]
zext_ln48             (zext             ) [ 00000000000000]
MatB_BRAM_addr        (getelementptr    ) [ 00000000000000]
specloopname_ln46     (specloopname     ) [ 00000000000000]
store_ln48            (store            ) [ 00000000000000]
br_ln46               (br               ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rem_i_urem_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rem_i_urem_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatA_BRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_BRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatB_BRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_BRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln45">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatB_DRAM">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_DRAM"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_45_1_VITIS_LOOP_46_2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="MatB_DRAM_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatB_DRAM_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln45_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="63" slack="0"/>
<pin id="108" dir="0" index="1" bw="63" slack="0"/>
<pin id="109" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rem_i_urem_cast_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rem_i_urem_cast_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="1"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_readreq_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="1"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_1_req/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mem_addr_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="9"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mem_addr_1_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="9"/>
<pin id="140" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_1_read/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="MatA_BRAM_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_BRAM_addr/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln47_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="1"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="MatB_BRAM_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_BRAM_addr/13 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln48_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="1"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln45_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="63" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_2_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="empty_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln45_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="9" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln45_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln45_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln46_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln45_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln47_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_ln47_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln45_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="empty_27_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln46_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln46_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="2" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln45_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="1"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln45_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="j_cast9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast9/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln47_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="63" slack="1"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln47_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mem_addr_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mul_ln48_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln46_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln46_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="1"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln48_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="7" slack="2"/>
<pin id="314" dir="0" index="2" bw="1" slack="2"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln48_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln48_2_mid1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="2"/>
<pin id="320" dir="0" index="2" bw="1" slack="2"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln48_2_mid1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln45_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="2"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln46_mid2_v_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln46_mid2_v/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln45_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln48_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln48_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="17" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="2"/>
<pin id="348" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln48_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="63" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="0" index="3" bw="7" slack="0"/>
<pin id="361" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln48_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="63" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mem_addr_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln47_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="11"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln47_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="10"/>
<pin id="381" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln47_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="11"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln47_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="10"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln48_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln48_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/13 "/>
</bind>
</comp>

<comp id="409" class="1005" name="j_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="423" class="1005" name="indvar_flatten_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="430" class="1005" name="MatB_DRAM_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="2"/>
<pin id="432" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="MatB_DRAM_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="rem_i_urem_cast_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="2"/>
<pin id="437" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="rem_i_urem_cast_read "/>
</bind>
</comp>

<comp id="441" class="1005" name="sext_ln45_cast_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="446" class="1005" name="empty_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="2"/>
<pin id="448" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln45_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="455" class="1005" name="j_load_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln46_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="466" class="1005" name="select_ln45_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="11"/>
<pin id="468" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opset="select_ln45_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="mul_ln47_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="1"/>
<pin id="473" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln47 "/>
</bind>
</comp>

<comp id="476" class="1005" name="trunc_ln45_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="11"/>
<pin id="478" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="481" class="1005" name="empty_27_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="486" class="1005" name="select_ln45_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="10"/>
<pin id="488" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="492" class="1005" name="mem_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="mul_ln48_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="17" slack="1"/>
<pin id="500" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="503" class="1005" name="mem_addr_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="mem_addr_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="add_ln48_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="1"/>
<pin id="516" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_3 "/>
</bind>
</comp>

<comp id="519" class="1005" name="mem_addr_1_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="106" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="190" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="190" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="216"><net_src comp="187" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="212" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="187" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="212" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="203" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="224" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="260" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="266" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="273" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="260" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="311" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="323" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="338" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="356" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="376" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="412"><net_src comp="88" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="419"><net_src comp="92" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="426"><net_src comp="96" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="433"><net_src comp="100" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="438"><net_src comp="112" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="444"><net_src comp="168" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="449"><net_src comp="193" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="454"><net_src comp="197" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="209" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="463"><net_src comp="218" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="469"><net_src comp="224" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="474"><net_src comp="236" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="479"><net_src comp="242" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="484"><net_src comp="246" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="489"><net_src comp="260" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="495"><net_src comp="288" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="501"><net_src comp="294" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="506"><net_src comp="370" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="512"><net_src comp="132" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="517"><net_src comp="399" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="522"><net_src comp="137" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="162" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: MatA_BRAM | {12 }
	Port: MatB_BRAM | {13 }
 - Input state : 
	Port: real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 : mem | {3 4 5 6 7 8 9 10 11 12 }
	Port: real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 : rem_i_urem_cast | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 : sext_ln45 | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 : MatB_DRAM | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		indvar_flatten_load : 1
		empty : 2
		icmp_ln45 : 2
		add_ln45_1 : 2
		br_ln45 : 3
		j_load : 1
		add_ln45 : 2
		icmp_ln46 : 2
		select_ln45_1 : 3
		zext_ln47_1 : 4
		mul_ln47 : 5
		trunc_ln45 : 6
		empty_27 : 3
		store_ln46 : 3
		store_ln46 : 4
	State 2
		j_cast9 : 1
		j_cast : 1
		add_ln47 : 2
		add_ln47_1 : 3
		mem_addr : 4
		mul_ln48 : 2
		add_ln46 : 1
		store_ln46 : 2
	State 3
		select_ln45_2 : 1
		zext_ln46_mid2_v : 2
		zext_ln45_1 : 3
		add_ln48 : 1
		add_ln48_1 : 4
		trunc_ln1 : 5
		sext_ln48 : 6
		mem_addr_1 : 7
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln47_2 : 1
		zext_ln47_3 : 2
		MatA_BRAM_addr : 3
		add_ln48_3 : 1
		store_ln47 : 4
	State 13
		MatB_BRAM_addr : 1
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln45_1_fu_203        |    0    |    0    |    14   |
|          |          add_ln45_fu_212         |    0    |    0    |    10   |
|          |          add_ln47_fu_277         |    0    |    0    |    63   |
|          |         add_ln47_1_fu_282        |    0    |    0    |    64   |
|    add   |          add_ln46_fu_300         |    0    |    0    |    15   |
|          |          add_ln48_fu_345         |    0    |    0    |    64   |
|          |         add_ln48_1_fu_350        |    0    |    0    |    64   |
|          |         add_ln47_2_fu_382        |    0    |    0    |    14   |
|          |         add_ln48_3_fu_399        |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln47_fu_236         |    0    |    0    |    51   |
|          |          mul_ln48_fu_294         |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln45_fu_197         |    0    |    0    |    14   |
|          |         icmp_ln46_fu_218         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln45_1_fu_224       |    0    |    0    |    2    |
|  select  |        select_ln45_fu_260        |    0    |    0    |    8    |
|          |       select_ln45_2_fu_323       |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |    MatB_DRAM_read_read_fu_100    |    0    |    0    |    0    |
|          |    sext_ln45_read_read_fu_106    |    0    |    0    |    0    |
|   read   | rem_i_urem_cast_read_read_fu_112 |    0    |    0    |    0    |
|          |     mem_addr_read_read_fu_132    |    0    |    0    |    0    |
|          |    mem_addr_1_read_read_fu_137   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_118        |    0    |    0    |    0    |
|          |        grp_readreq_fu_125        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |       sext_ln45_cast_fu_168      |    0    |    0    |    0    |
|          |         sext_ln48_fu_366         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           empty_fu_193           |    0    |    0    |    0    |
|   trunc  |         trunc_ln45_fu_242        |    0    |    0    |    0    |
|          |          empty_27_fu_246         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        zext_ln47_1_fu_232        |    0    |    0    |    0    |
|          |         zext_ln45_fu_266         |    0    |    0    |    0    |
|          |          j_cast9_fu_269          |    0    |    0    |    0    |
|          |           j_cast_fu_273          |    0    |    0    |    0    |
|   zext   |        zext_ln45_1_fu_338        |    0    |    0    |    0    |
|          |        zext_ln48_1_fu_342        |    0    |    0    |    0    |
|          |         zext_ln47_fu_376         |    0    |    0    |    0    |
|          |        zext_ln47_2_fu_379        |    0    |    0    |    0    |
|          |        zext_ln47_3_fu_387        |    0    |    0    |    0    |
|          |         zext_ln48_fu_405         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln48_2_fu_311        |    0    |    0    |    0    |
|bitconcatenate|      add_ln48_2_mid1_fu_317      |    0    |    0    |    0    |
|          |      zext_ln46_mid2_v_fu_330     |    0    |    0    |    0    |
|          |           tmp_1_fu_392           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|         trunc_ln1_fu_356         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    0    |    0    |   483   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   MatB_DRAM_read_reg_430   |   64   |
|     add_ln48_3_reg_514     |    9   |
|      empty_27_reg_481      |    1   |
|        empty_reg_446       |    1   |
|          i_reg_416         |    2   |
|      icmp_ln45_reg_451     |    1   |
|      icmp_ln46_reg_460     |    1   |
|   indvar_flatten_reg_423   |    9   |
|       j_load_reg_455       |    8   |
|          j_reg_409         |    8   |
|   mem_addr_1_read_reg_519  |   16   |
|     mem_addr_1_reg_503     |   16   |
|    mem_addr_read_reg_509   |   16   |
|      mem_addr_reg_492      |   16   |
|      mul_ln47_reg_471      |   10   |
|      mul_ln48_reg_498      |   17   |
|rem_i_urem_cast_read_reg_435|    7   |
|    select_ln45_1_reg_466   |    2   |
|     select_ln45_reg_486    |    8   |
|   sext_ln45_cast_reg_441   |   64   |
|     trunc_ln45_reg_476     |    9   |
+----------------------------+--------+
|            Total           |   285  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   483  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   285  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   285  |   483  |
+-----------+--------+--------+--------+
