<?xml version="1.0" encoding="utf-8" ?>
<verify>
	<!-- Raven verify file  -->
<format type="header" text="BATTERY LIFE SETTINGS" />
<header comment="ACP Power Features" />
	<reg type="smn" address="0x1241420" bitfield="ACP_PGFSM_STATUS" recommend="0x2" access_method="reg_by_path" access_address="PPR::ACP::ACPPGFSM::socket0::die0::ACP_PGFSM_STATUS" desc="ACP Power Gating (Static). 0: Power is ON, 1: In power ON Process, 2: Power is OFF, 3: In power OFF Process" />
<format type="break" />
<header comment="ATHUB Power Features" />
	<reg type="smn" address="0x30a8" bitfield="PG_STATUS" recommend="0x1" access_method="reg_by_path" access_address="PPR::ATHUB::ATS::socket0::die0::ATHUB_MISC_CNTL" desc="ATHUB Dynamic Power Gating. Firmware Controlled." />
	<reg type="smn" address="0x30a8" bitfield="CG_STATUS" recommend="0x1" access_method="reg_by_path" access_address="PPR::ATHUB::ATS::socket0::die0::ATHUB_MISC_CNTL" desc="ATHUB Clock Gating. Firmware Controlled." />
<format type="break" />
<header comment="CLK Power Features" />
	<reg type="smn" address="0x5b2f0" bitfield="DS_SMNCLK_MAP_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_DS_MAP_4_n0" desc="SMNCLK deep sleep sideband map: for setting Mp1ClkSMNCLKDs_allow sideband for SMNCLK, DS_SMNCLK_MAP_EN[0] = 1. DS_SMNCLK_MAP_EN[0] points to SMNCLK since SMNCLK is slice 0" />
	<reg type="smn" address="0x5b10c" bitfield="CLK0_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK0_ALLOW_DS_n0" desc="SMNCLK allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b2e8" bitfield="DS_SYSHUB_MAP_EN" recommend="0x2" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_DS_MAP_2_n0" desc="SOCCLK deep sleep sideband map: for setting SysHubSocClkDs_allow sideband for SOCCLK, DS_SYSHUB_MAP_EN[1] = 1. DS_SYSHUB_MAP_EN[1] points to SOCCLK since SOCCLK is slice 1" />
	<reg type="smn" address="0x5b134" bitfield="CLK1_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK1_ALLOW_DS_n0" desc="SOCCLK allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b2ec" bitfield="DS_MP0HUB_MAP_EN" recommend="0x5" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_DS_MAP_3_n0" desc="MP0CLK deep sleep sideband map" />
	<reg type="smn" address="0x5b15c" bitfield="CLK2_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK2_ALLOW_DS_n0" desc="MP0CLK allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b2ec" bitfield="DS_MP1HUB_MAP_EN" recommend="0x9" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_DS_MAP_3_n0" desc="MP1CLK deep sleep sideband map" />
	<reg type="smn" address="0x5b184" bitfield="CLK3_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK3_ALLOW_DS_n0" desc="MP1CLK allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b2e4" bitfield="DS_NBIO_MAP_EN" recommend="0x22" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_DS_MAP_1_n0" desc="LCLK deep sleep sideband map" />
	<reg type="smn" address="0x5b1d4" bitfield="CLK5_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK5_ALLOW_DS_n0" desc="LCLK allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b2f4" bitfield="DS_SHUBCLK_MAP_EN" recommend="0x60" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_DS_MAP_5_n0" desc="SHUBCLK deep sleep sideband map" />
	<reg type="smn" address="0x5b1fc" bitfield="CLK6_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK6_ALLOW_DS_n0" desc="SHUBCLK allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b24c" bitfield="CLK8_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK8_ALLOW_DS_n0" desc="DCEFCLK allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b90c" bitfield="CLK0_ALLOW_DS" recommend="0x0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK0_ALLOW_DS_n1" desc="VCLK has no allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b934" bitfield="CLK1_ALLOW_DS" recommend="0x0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK1_ALLOW_DS_n1" desc="DCLK has no allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b95c" bitfield="CLK2_ALLOW_DS" recommend="0x0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK2_ALLOW_DS_n1" desc="ACLK has no allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5b984" bitfield="CLK3_ALLOW_DS" recommend="0x0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK3_ALLOW_DS_n1" desc="ISPCLK has no allow deep sleep signal. SMU Firmware Controlled." />
	<reg type="smn" address="0x5c10c" bitfield="CLK0_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK0_ALLOW_DS_n2" desc="FCLK allow deep sleep signal" />
	<reg type="smn" address="0x5baf0" bitfield="DS_GFXCLK_MAP_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DS_MAP_4_n0" desc="GFXCLK deep sleep sideband map" />
	<reg type="smn" address="0x5f90c" bitfield="CLK0_ALLOW_DS" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK0_ALLOW_DS_n0" desc="GFXCLK allow deep sleep signal. SMU Firmware Controlled." />
<format type="break" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_0" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_1" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_2" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_3" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_4" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_5" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_6" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_7" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_8" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_9" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_10" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
	<reg type="smn" address="0x5f8fc" bitfield="AllowZeroDID_11" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_DID_CONTROL_n0" desc="Allow Zero DID" />
<format type="break" />
	<reg type="smn" address="0x5b310" bitfield="RO_FSM_PLL_STATUS_STOPPED" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_FSM_STATUS_n0" desc="GPU0 PLL (CLK instance 0) power down status." />
	<reg type="smn" address="0x5bb10" bitfield="RO_FSM_PLL_STATUS_STOPPED" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_FSM_STATUS_n1" desc="GPU1 PLL (CLK instance 1) power down status." />
	<reg type="smn" address="0x5c310" bitfield="RO_FSM_PLL_STATUS_STOPPED" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_FSM_STATUS_n2" desc="FCLK PLL (CLK instance 2) power down status." />
	<reg type="smn" address="0x5fb10" bitfield="RO_FSM_PLL_STATUS_STOPPED" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_FSM_STATUS_n0" desc="GFXCLK PLL (CLK instance 4) power down status." />
	<reg type="smn" address="0x5b308" bitfield="EnableCLKOffInBypass" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_FSM_CONTROL_n0" desc="GPU0 PLL (CLK instance 0) power down control. SMU Firmware Controlled." />
	<reg type="smn" address="0x5bb08" bitfield="EnableCLKOffInBypass" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_FSM_CONTROL_n0" desc="GPU1 PLL (CLK instance 1) power down control. SMU Firmware Controlled." />
	<reg type="smn" address="0x5c308" bitfield="EnableCLKOffInBypass" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_FSM_CONTROL_n2" desc="FCLK PLL (CLK instance 2) power down control. SMU Firmware Controlled." />
	<reg type="smn" address="0x5fb08" bitfield="EnableCLKOffInBypass" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK_FSM_CONTROL_n0" desc="GFXCLK PLL (CLK instance 4) power down control. SMU Firmware Controlled." />
<format type="break" />
	<reg type="smn" address="0x5b238" bitfield="CLK7_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK7_SLICE_CNTL_n0" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5b288" bitfield="CLK9_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK9_SLICE_CNTL_n0" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5b9c0" bitfield="CLK4_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK4_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5b9e8" bitfield="CLK5_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK5_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5ba10" bitfield="CLK6_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK6_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5ba38" bitfield="CLK7_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK7_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5ba60" bitfield="CLK8_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK8_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5ba88" bitfield="CLK9_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK9_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5bab0" bitfield="CLK10_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK10_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5bad8" bitfield="CLK11_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK11_SLICE_CNTL_n1" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c148" bitfield="CLK1_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK1_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c170" bitfield="CLK2_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK2_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c198" bitfield="CLK3_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK3_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c1c0" bitfield="CLK4_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK4_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c1e8" bitfield="CLK5_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK5_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c210" bitfield="CLK6_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK6_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c238" bitfield="CLK7_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK7_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c260" bitfield="CLK8_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK8_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c288" bitfield="CLK9_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK9_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c2b0" bitfield="CLK10_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK10_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
	<reg type="smn" address="0x5c2d8" bitfield="CLK11_SLICE_CLK_GATE" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK11_SLICE_CNTL_n2" desc="Per slice DFS VCO clock gating (for unused slice). SMU Firmware Controlled." />
<format type="break" />
	<reg type="smn" address="0x5b300" bitfield="DYN_PM_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_PWR_MGMT_CONTROL_n0" desc="Dynamic REFCLK gating. SMU Firmware Controlled." />
	<reg type="smn" address="0x5bb00" bitfield="DYN_PM_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_PWR_MGMT_CONTROL_n1" desc="Dynamic REFCLK gating. SMU Firmware Controlled." />
	<reg type="smn" address="0x5c300" bitfield="DYN_PM_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK_PWR_MGMT_CONTROL_n2" desc="Dynamic REFCLK gating. SMU Firmware Controlled." />
	<reg type="smn" address="0x5e00c" bitfield="DS_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::SMU::FUSE::socket0::die0::FUSE_LP_CONTROL" desc="Fuse SRAM Power Gating" />
	<reg type="smn" address="0x5e00c" bitfield="CLKG_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::SMU::FUSE::socket0::die0::FUSE_LP_CONTROL" desc="Fuse Clock Gating" />
	<reg type="smn" address="0x599bc" bitfield="Turn_Off_TMON0" recommend="0x1" access_method="reg_by_path" access_address="PPR::SMU::THM::socket0::die0::THM_TCON_LOCAL1" desc="TMON Power Down" />
	<reg type="smn" address="0x599f4" bitfield="SBTSI_SBRMI_CLK_GATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::SMU::THM::socket0::die0::THM_PWRMGT" desc="TMON Clock Gating" />
<format type="break" />
<header comment="CLK - Clock Frequencies" />
	<reg type="smn" address="0x5B370" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK0_CURRENT_CNT_n0" desc="SMNCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x5B374" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK1_CURRENT_CNT_n0" desc="SOCCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B378" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK2_CURRENT_CNT_n0" desc="MP0CLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B37C" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK3_CURRENT_CNT_n0" desc="MP1CLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B380" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK4_CURRENT_CNT_n0" desc="MP2CLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B384" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK5_CURRENT_CNT_n0" desc="LCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B388" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK6_CURRENT_CNT_n0" desc="SHUBCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B390" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK8_CURRENT_CNT_n0" desc="DCEFCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B398" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK10_CURRENT_CNT_n0" desc="DPREFCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5B39C" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK11_CURRENT_CNT_n0" desc="DISPCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5BB70" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK0_CURRENT_CNT_n1" desc="VCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5BB74" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK1_CURRENT_CNT_n1" desc="DCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5BB78" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK2_CURRENT_CNT_n1" desc="ACLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5BB7C" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK3_CURRENT_CNT_n1" desc="ISPCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5C370" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK0::socket0::die0::CLK0_CLK0_CURRENT_CNT_n2" desc="FCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
	<reg type="smn" address="0x5FB70" bitfield="CURRENT_COUNT" recommend="0" access_method="reg_by_path" access_address="PPR::CLK::CLK2::socket0::die0::CLK2_CLK0_CURRENT_CNT_n0" desc="GFXCLK. Convert result to decimal, and divide by 10 to get the frequency. The clock frequency might change every time SysExam is run. This field serves to provide guidance and the result should not be compared against the recommended value" />
<header comment="DCN Power Features" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="ESCCLK_GATE_DISABLE" desc="ESCCLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="BYTECLK_GATE_DISABLE" desc="BYTECLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DSICLK_GATE_DISABLE" desc="DSICLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="REFCLK_R_DIG_GATE_DISABLE" desc="REFCLK_R_DIG Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="REFCLK_GATE_DISABLE" desc="REFCLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="UNB_DB_CLK_GATE_DISABLE" desc="UNB_DB_CLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DPREFCLK_GTC_GATE_DISABLE" desc="DPREFCLK Clock Gating for DP 1.2 Global Time Code" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="AUDIO_DTO2_CLK_GATE_DISABLE" desc="AUDIO_DTO2_CLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="AOMCLK2_GATE_DISABLE" desc="AOMCLK2 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="AOMCLK1_GATE_DISABLE" desc="AOMCLK1 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="AOMCLK0_GATE_DISABLE" desc="AOMCLK0 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DPPCLK_GATE_DISABLE" desc="DPPCLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DPREFCLK_R_DCCG_GATE_DISABLE" desc="DPREFCLK_R_DCCG Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DPDBG_CLK_GATE_DISABLE" desc="DPDBG_CLK Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DVOACLK_GATE_DISABLE" desc="AOMCLK0 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DACACLK_GATE_DISABLE" desc="AOMCLK0 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DPREFCLK_GATE_DISABLE" desc="AOMCLK0 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="SOCCLK_GATE_DISABLE" desc="AOMCLK0 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DISPCLK_R_DCCG_GATE_DISABLE" desc="AOMCLK0 Clock Gating in Display Controller" />
	<reg type="smn" address="0x4d0" recommend="0x0" bitfield="DISPCLK_DCCG_GATE_DISABLE" desc="AOMCLK0 Clock Gating in Display Controller" />
<format type="break" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKG_GATE_DISABLE" desc="SYMCLKG Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKF_GATE_DISABLE" desc="SYMCLKF Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKE_GATE_DISABLE" desc="SYMCLKE Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKD_GATE_DISABLE" desc="SYMCLKD Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKC_GATE_DISABLE" desc="SYMCLKC Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKB_GATE_DISABLE" desc="SYMCLKB Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKA_GATE_DISABLE" desc="SYMCLKA Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKG_FE_GATE_DISABLE" desc="SYMCLKG_FE Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKF_FE_GATE_DISABLE" desc="SYMCLKF_FE Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKE_FE_GATE_DISABLE" desc="SYMCLKE_FE Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKD_FE_GATE_DISABLE" desc="SYMCLKD_FE Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKC_FE_GATE_DISABLE" desc="SYMCLKC_FE Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKB_FE_GATE_DISABLE" desc="SYMCLKB_FE Clock Gating in the Display Controller PHY output" />
	<reg type="smn" address="0x4f0" recommend="0x0" bitfield="SYMCLKA_FE_GATE_DISABLE" desc="SYMCLKA_FE Clock Gating in the Display Controller PHY output" />
<format type="break" />
	<reg type="io" indexport="cd8" dataport="cdc" offset="208" width="32" bfindex="0" bfwidth="1"  bitfield="DBG_CLK_GATE_EN" recommend="1" desc=" SDP Debug Clock Gating"/>
	<reg type="io" indexport="cd8" dataport="cdc" offset="208" width="32" bfindex="0" bfwidth="1" bitfield="Med_BClk_Gate_En" recommend="1" desc="SDP Medium Grain B-Link Clock Gating"/>
	<reg type="io" indexport="cd8" dataport="cdc" offset="208" width="32" bfindex="0" bfwidth="1" bitfield="HostMemShutDownEn" recommend="1" desc="SDP Host Memory Power Saving"/>
	<reg type="io" indexport="cd8" dataport="cdc" offset="208" width="32" bfindex="0" bfwidth="1" bitfield="DmaMemShutDownEn" recommend="1" desc="SDP DMA Memory Power Saving"/>
<format type="break" />
<header comment="DF Power Features" />
	<reg type="df" function="0x5" offset="0x344" instanceId="0xa0001" bitfield="CoreInCc6" recommend="0xF" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::Cc6StatusFlat" desc="CC6 status for the cores, each bit maps to a core" />
	<reg type="df" function="0x5" offset="0x334" instanceId="0xa0001" bitfield="CpuComplexInPc6" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::ComplexPwrDnControl_CPUGPU" desc="0: not in CPUOFF, 1: in CPUOFF" />
	<reg type="df" function="0x5" offset="0x360" instanceId="0xa0001" bitfield="ClkGateDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::PwrMgtCfg0" desc="DF Clock Gating. SMU Firmware Controlled." />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="DfInCstate" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc="DF C-state status" />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="AllClientsIdle" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc="DF all clients idle" />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="DfCstateClkPwrDnEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc="DF Clock Power Down when in C-state. SMU Firmware Controlled." />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="DfCstateDisable" recommend="0x0" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc="Enable/Disable DF C-States. SMU Firmware Controlled." />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="DfCstateSelfRefrEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc=" DF Two Regions Stutter Mode. SMU Firmware Controlled." />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="DfCstateMmPwrGateOptEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc="" />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="DfCstateMmStutterOptEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc="" />
	<reg type="df" function="0x5" offset="0x300" instanceId="0xa0001" bitfield="DfCstatePwrGateEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::DF::socket0::die0::BCST::CstateControl" desc="DF Power Gating. SMU Firmware Controlled." />
<format type="break" />
<header comment="Display Power Features" />
	<reg type="smn" address="0xe720" bitfield="DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_ENABLE" recommend="0x0" access_method="reg_by_path" access_address="PPR::DCHUBBUB::HUBBUB::socket0::die0::DCHUBBUB_ARB_DRAM_STATE_CNTL" desc="" />
	<reg type="smn" address="0x13FC0" bitfield="OTG_V_TOTAL_MIN" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG0::OTG_V_TOTAL_MIN" desc="Screen refresh rate lower bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &gt;= 148500*1000 / (2200 * OTG_V_TOTAL_MIN in decimal)" />
	<reg type="smn" address="0x141C0" bitfield="OTG_V_TOTAL_MIN" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG1::OTG_V_TOTAL_MIN" desc="Screen refresh rate lower bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &gt;= 148500*1000 / (2200 * OTG_V_TOTAL_MIN in decimal)" />
	<reg type="smn" address="0x143C0" bitfield="OTG_V_TOTAL_MIN" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG2::OTG_V_TOTAL_MIN" desc="Screen refresh rate lower bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &gt;= 148500*1000 / (2200 * OTG_V_TOTAL_MIN in decimal)" />
	<reg type="smn" address="0x145C0" bitfield="OTG_V_TOTAL_MIN" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG3::OTG_V_TOTAL_MIN" desc="Screen refresh rate lower bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &gt;= 148500*1000 / (2200 * OTG_V_TOTAL_MIN in decimal)" />
	<reg type="smn" address="0x147C0" bitfield="OTG_V_TOTAL_MIN" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG4::OTG_V_TOTAL_MIN" desc="Screen refresh rate lower bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &gt;= 148500*1000 / (2200 * OTG_V_TOTAL_MIN in decimal)" />
	<reg type="smn" address="0x149C0" bitfield="OTG_V_TOTAL_MIN" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG5::OTG_V_TOTAL_MIN" desc="Screen refresh rate lower bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &gt;= 148500*1000 / (2200 * OTG_V_TOTAL_MIN in decimal)" />
	<reg type="smn" address="0x13FC4" bitfield="OTG_V_TOTAL_MAX" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG0::OTG_V_TOTAL_MAX" desc="Screen refresh rate upper bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &lt;= 148500*1000 / (2200 * OTG_V_TOTAL_MAX in decimal)" />
	<reg type="smn" address="0x141C4" bitfield="OTG_V_TOTAL_MAX" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG1::OTG_V_TOTAL_MAX" desc="Screen refresh rate upper bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &lt;= 148500*1000 / (2200 * OTG_V_TOTAL_MAX in decimal)" />
	<reg type="smn" address="0x143C4" bitfield="OTG_V_TOTAL_MAX" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG2::OTG_V_TOTAL_MAX" desc="Screen refresh rate upper bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &lt;= 148500*1000 / (2200 * OTG_V_TOTAL_MAX in decimal)" />
	<reg type="smn" address="0x145C4" bitfield="OTG_V_TOTAL_MAX" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG3::OTG_V_TOTAL_MAX" desc="Screen refresh rate upper bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &lt;= 148500*1000 / (2200 * OTG_V_TOTAL_MAX in decimal)" />
	<reg type="smn" address="0x147C4" bitfield="OTG_V_TOTAL_MAX" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG4::OTG_V_TOTAL_MAX" desc="Screen refresh rate upper bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &lt;= 148500*1000 / (2200 * OTG_V_TOTAL_MAX in decimal)" />
	<reg type="smn" address="0x149C4" bitfield="OTG_V_TOTAL_MAX" recommend="0" access_method="reg_by_path" access_address="PPR::OPTC::OTG::socket0::die0::OTG5::OTG_V_TOTAL_MAX" desc="Screen refresh rate upper bound. Assuming a 19x10 panel, pixel clock would be 148500MHz. If Freesync is disabled, OTG_V_TOTAL_MIN = OTG_V_TOTAL_MAX = 1125 in decimal, and refresh rate = 148500*1000 / (2200 * 1125) = 60 Hz.	If Freesync is enabled, refresh rate &lt;= 148500*1000 / (2200 * OTG_V_TOTAL_MAX in decimal)" />
<format type="break" />
<header comment="FCH - AOAC Power Features" />
	<reg type="smn" address="0x2d02e4e" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link39::DevD3Ctl" desc="set D3Cold as target, this is I2C2 (touchpad)" />
	<reg type="smn" address="0x2d02e50" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link40::DevD3Ctl" desc="set D3Cold as target, this is I2C3" />
	<reg type="smn" address="0x2d02e56" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link43::DevD3Ctl" desc="set D3Cold as target, this is UART0" />
	<reg type="smn" address="0x2d02e58" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link44::DevD3Ctl" desc="set D3Cold as target, this is UART1" />
	<reg type="smn" address="0x2d02e60" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link48::DevD3Ctl" desc="set D3Cold as target, this is UART2" />
	<reg type="smn" address="0x2d02e62" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link49::DevD3Ctl" desc="set D3Cold as target, this is AMBA" />
	<reg type="smn" address="0x2d02e72" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link57::DevD3Ctl" desc="set D3Cold as target, this is SD1" />
	<reg type="smn" address="0x2d02e74" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link58::DevD3Ctl" desc="set D3Cold as target, this is UART3" />
	<reg type="smn" address="0x2d02e78" bitfield="TargetedDeviceState" recommend="0x3" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link60::DevD3Ctl" desc="set D3Cold as target, this is eMMC" />
<format type="break" />
	<reg type="smn" address="0x2d02e4f" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link39::DevD3State" desc="D3Cold status of I2C2 (touchpad)" />
	<reg type="smn" address="0x2d02e51" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link40::DevD3State" desc="D3Cold status of I2C3" />
	<reg type="smn" address="0x2d02e57" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link43::DevD3State" desc="D3Cold status of UART0" />
	<reg type="smn" address="0x2d02e59" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link44::DevD3State" desc="D3Cold status of UART1" />
	<reg type="smn" address="0x2d02e61" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link48::DevD3State" desc="D3Cold status of UART2" />
	<reg type="smn" address="0x2d02e63" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link49::DevD3State" desc="D3Cold status of AMBA" />
	<reg type="smn" address="0x2d02e73" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link57::DevD3State" desc="D3Cold status of SD1" />
	<reg type="smn" address="0x2d02e75" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link58::DevD3State" desc="D3Cold status of UART3" />
	<reg type="smn" address="0x2d02e79" bitfield="D3Cold" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::AOAC::socket0::die0::link60::DevD3State" desc="D3Cold status of eMMC" />
<format type="break" />
<header comment="FCH - I2C4 Power Features" />
	<reg type="smn" address="0x2dd6708" bitfield="DAT" recommend="0x20303" access_method="reg_by_path" access_address="PPR::FCH::I2C4::socket0::die0::RFMUX_Port0_Control8" desc="RFMUX shut down" />
	<reg type="smn" address="0x2dd6718" bitfield="DAT" recommend="0x20303" access_method="reg_by_path" access_address="PPR::FCH::I2C4::socket0::die0::RFMUX_Port1_Control8" desc="RFMUX shut down" />
<format type="break" />
<header comment="FCH - CLKGEN Power Features" />
	<reg type="smn" address="0x2d01e4c" bitfield="PCIe_PHY_A_Refclk_Global_Dynamic_EnB" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::MISC::socket0::die0::MiscClkCntl4" desc="CLKGEN buffer turn off" />
	<reg type="smn" address="0x2d01eb0" bitfield="CLKGEN_PHY_A0_Refclk_Static_Disable" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::MISC::socket0::die0::CGPLLCntrlReg5" desc="CLKGEN buffer turn off" />
	<reg type="smn" address="0x2d01eb0" bitfield="CLKGEN_PHY_A1_SataMac_En" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::MISC::socket0::die0::CGPLLCntrlReg5" desc="CLKGEN buffer turn off" />
	<reg type="smn" address="0x2d01eb0" bitfield="CLKGEN_PHY_A1_Refclk_Dynamic_EnB" recommend="0x1" access_method="reg_by_path" access_address="PPR::FCH::MISC::socket0::die0::CGPLLCntrlReg5" desc="CLKGEN buffer turn off" />
<format type="break" />
<header comment="GFX Power Features" />
	<reg type="smn" address="0x3b10c" bitfield="GFX_POWER_GATING_ENABLE" recommend="0x1" access_method="reg_by_path" access_address="PPR::GC::RLC::socket0::die0::RLC_PG_CNTL" desc="Coarse Grain Power Gating (CGPG), 0 if in GFXOFF"/>
	<reg type="smn" address="0x3b10c" bitfield="DYN_PER_CU_PG_ENABLE" recommend="0x0" access_method="reg_by_path" access_address="PPR::GC::RLC::socket0::die0::RLC_PG_CNTL" desc="Load Balancing Per Watt (LBPW)"/>
	<reg type="smn" address="0x3b124" bitfield="CGCG_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::GC::RLC::socket0::die0::RLC_CGCG_CGLS_CTRL" desc="Coarse Grain Clock Gating (CGCG), 0 if in GFXOFF"/>
	<reg type="smn" address="0x3b120" bitfield="GFXIP_CGCG_OVERRIDE" recommend="0x0" access_method="reg_by_path" access_address="PPR::GC::RLC::socket0::die0::RLC_CGTT_MGCG_OVERRIDE" />
	<reg type="smn" address="0x3b120" bitfield="GFXIP_MGCG_OVERRIDE" recommend="0x0" access_method="reg_by_path" access_address="PPR::GC::RLC::socket0::die0::RLC_CGTT_MGCG_OVERRIDE" />
	<reg type="smn" address="0x3b068" bitfield="MGCG_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::GC::RLC::socket0::die0::RLC_MGCG_CTRL" desc="Medium Grain Clock Gating (MGCG), 0 if in GFXOFF"/>
	<reg type="smn" address="0x3b064" bitfield="LOAD_BALANCE_ENABLE" recommend="0x0" access_method="reg_by_path" access_address="PPR::GC::RLC::socket0::die0::RLC_LB_CNTL" desc="Load Balancing" />
	<reg type="smn" address="0x3b10f1c" bitfield="DATA" recommend="0x520000e" access_method="reg_by_path" access_address="PPR::MP::MP1CRU::socket0::die0::MP1_EXT_SCRATCH7" desc="GFXOFF" />
<format type="break" />
<header comment="L3 Power Features" />
	<reg type="smn" address="0x18090000" bitfield="MeshGateLvl" recommend="0x2" access_method="reg_by_path" access_address="PPR::L3::L3CRB::socket0::die0::lthree0::ChL3Cfg0" desc="L3 Mesh Clock Gating. 0: Off, 1: Request, 2: Memory, 3: Dataflow" />
<format type="break" />
<header comment="NBIO - IOHC Power Features" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK0" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" desc="IOHC clock gating" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK1" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK2" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK3" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK4" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK5" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK6" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK7" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK8" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00000" bitfield="SOFT_OVERRIDE_CLK9" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_0" />
	<reg type="smn" address="0x15b00004" bitfield="SOFT_OVERRIDE_CLK0" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_1" desc="IOHC clock gating" />
	<reg type="smn" address="0x15b00004" bitfield="SOFT_OVERRIDE_CLK1" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_1" />
	<reg type="smn" address="0x15b00004" bitfield="SOFT_OVERRIDE_CLK2" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOAGR::socket0::die0::IOAGR_GLUE_CG_LCLK_CTRL_1" />
	<reg type="smn" address="0x13b1008c" bitfield="SOFT_OVERRIDE_CLK6" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOHC::socket0::die0::IOHC_GLUE_CG_LCLK_CTRL_1" desc="IOHC clock gating" />
<format type="break" />
	<reg type="smn" address="0x13b10340" bitfield="CFG_PG_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOHC::socket0::die0::IOHC_PGMST_CNTL" desc="IOHC Dynamic Power Gating"/>
<format type="break" />
<header comment="NBIO - IOMMU Power Features" />
	<reg type="smn" address="0x147000cc" bitfield="L1_L2_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" desc="IOMMU L1 Clock Gating" />
	<reg type="smn" address="0x147000cc" bitfield="L1_HOSTRSP_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_DMARSP_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_HOSTREQ_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_REG_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_MEMORY_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_PERF_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_CPSLV_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" desc="Doesn't work in A0, works in B0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_CACHE_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x147000cc" bitfield="L1_DMA_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::PCIE0::L1_CLKCNTRL_0" />
<format type="break" />
	<reg type="smn" address="0x148000cc" bitfield="L1_L2_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" desc="IOMMU L1 Clock Gating" />
	<reg type="smn" address="0x148000cc" bitfield="L1_HOSTRSP_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_DMARSP_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_HOSTREQ_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_REG_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_MEMORY_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_PERF_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_CPSLV_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" desc="Doesn't work in A0, works in B0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_CACHE_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
	<reg type="smn" address="0x148000cc" bitfield="L1_DMA_CLKGATE_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL1::socket0::die0::IOAGR::L1_CLKCNTRL_0" />
<format type="break" />
	<reg type="smn" address="0x157000cc" bitfield="CKGateL2ACacheDisable" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2A_CK_GATE_CONTROL" desc="IOMMU L2 Clock Gating" />
	<reg type="smn" address="0x157000cc" bitfield="CKGateL2ADynamicDisable" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2A_CK_GATE_CONTROL" desc="IOMMU L2 Clock Gating" />
	<reg type="smn" address="0x157000cc" bitfield="CKGateL2ARegsDisable" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2A_CK_GATE_CONTROL" desc="IOMMU L2 Clock Gating" />
	<reg type="smn" address="0x13f01240" bitfield="CKGateL2BMiscDisable" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2B_CK_GATE_CONTROL" desc="IOMMU L2 Clock Gating" />
	<reg type="smn" address="0x13f01240" bitfield="CKGateL2BDynamicDisable" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2B_CK_GATE_CONTROL" desc="IOMMU L2 Clock Gating" />
	<reg type="smn" address="0x13f01240" bitfield="CKGateL2BRegsDisable" recommend="0x0" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2B_CK_GATE_CONTROL" desc="IOMMU L2 Clock Gating" />
<format type="break" />
	<reg type="smn" address="0x15700104" bitfield="IP_PG_en" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_PWRGATE_CNTRL_REG_3" desc="IOMMU Dyanmic Power Gating" />
	<reg type="smn" address="0x157000d4" bitfield="L2AREG_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2A_MEMPWR_GATE_1" desc="IOMMU Memory Power Gating" />
	<reg type="smn" address="0x13f01254" bitfield="L2BREG_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::IOMMUL2::socket0::die0::L2_L2B_MEMPWR_GATE_1" desc="IOMMU Memory Power Gating" />
<format type="break" />
<header comment="NBIO - NBIF/Syshub Power Features" />
	<reg type="smn" address="0x1013a05c" bitfield="NBIF_MGCG_EN_LCLK" recommend="0x1" access_method="reg_by_path" access_address="PPR::NBIFMM::socket0::die0::NBIF_MGCG_CTRL_LCLK" desc="nBIF Medium Grain Clock Gating" />
	<reg type="smn" address="0x1013a0e0" bitfield="NBIF_CFG_PG_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::NBIFMM::socket0::die0::NBIF_PGMST_CTRL" desc="NBIF Dynanic Power Gating" />
	<reg type="smn" address="0x1013a05c" bitfield="NBIF_MGCG_HYSTERESIS_LCLK" recommend="0x40" access_method="reg_by_path" access_address="PPR::NBIFMM::socket0::die0::NBIF_MGCG_CTRL_LCLK" desc="nBIF Medium Grain Clock Gating hysteresis timer" />
	<reg type="smn" address="0x1410310" bitfield="SYSHUB_MGCG_HYSTERESIS_SOCCLK" recommend="0x40" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SOCCLK" desc="Syshub SOCCLK Medium Grain Clock Gating hysteresis timer" />
	<reg type="smn" address="0x1411040" bitfield="SYSHUB_MGCG_HYSTERESIS_SHUBCLK" recommend="0x40" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SHUBCLK" desc="Syshub SHUBCLK Medium Grain Clock Gating hysteresis timer" />
<format type="break" />
	<reg type="smn" address="0x1411040" bitfield="SYSHUB_MGCG_EN_SHUBCLK" recommend="0x1" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SHUBCLK" desc="SYSHUB Clock Gating" />
	<reg type="smn" address="0x1411040" bitfield="SYSHUB_MGCG_HST_DIS_SHUBCLK" recommend="0x0" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SHUBCLK" />
	<reg type="smn" address="0x1411040" bitfield="SYSHUB_MGCG_DMA_DIS_SHUBCLK" recommend="0x0" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SHUBCLK" />
	<reg type="smn" address="0x1411040" bitfield="SYSHUB_MGCG_REGS_DIS_SHUBCLK" recommend="0x0" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SHUBCLK" />
	<reg type="smn" address="0x1410310" bitfield="SYSHUB_MGCG_EN_SOCCLK" recommend="0x1" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SOCCLK" />
	<reg type="smn" address="0x1410310" bitfield="SYSHUB_MGCG_HST_DIS_SOCCLK" recommend="0x0" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SOCCLK" />
	<reg type="smn" address="0x1410310" bitfield="SYSHUB_MGCG_DMA_DIS_SOCCLK" recommend="0x0" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SOCCLK" />
	<reg type="smn" address="0x1410310" bitfield="SYSHUB_MGCG_REGS_DIS_SOCCLK" recommend="0x0" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SOCCLK" />
	<reg type="smn" address="0x1410310" bitfield="SYSHUB_MGCG_AER_DIS_SOCCLK" recommend="0x0" access_method="reg_by_path" access_address="PPR::SYSHUBMM::socket0::die0::SYSHUB_MGCG_CTRL_SOCCLK" />
<format type="break" />
<header comment="NBIO - PCIe Power Features" />
	<reg type="smn" address="0x11180460" bitfield="CLKREQb_UNGATE_TXCLK_ENABLE" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" desc="The link controller will have a clock to response when the endpoint asserts CLKREQ# and that should resolve WLAN instability issue" />
	<reg type="smn" address="0x11180460" bitfield="LCLK_GATE_ALLOW_IN_L1" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="LCLK_GATE_TXCLK_FREE" recommend="0x0" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="REFCLK_REGS_GATE_ENABLE" recommend="0x0" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="TXCLK_PRBS_GATE_ENABLE" recommend="0x0" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="TXCLK_REGS_GATE_ENABLE" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="TXCLK_LCNT_GATE_ENABLE" recommend="0x0" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="TXCLK_PERM_GATE_ENABLE" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="TXCLK_DYN_GATE_ENABLE" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
	<reg type="smn" address="0x11180460" bitfield="LCLK_DYN_GATE_ENABLE" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::CPM_CONTROL" />
<format type="break" />
	<reg type="smn" address="0x11180070" bitfield="REPLAY_MEM_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::PCIE_CNTL2" />
	<reg type="smn" address="0x11180070" bitfield="MST_MEM_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::PCIE_CNTL2" />
	<reg type="smn" address="0x11180070" bitfield="SLV_MEM_AGGRESSIVE_SD_EN" recommend="0x0" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::PCIE_CNTL2" />
	<reg type="smn" address="0x11180070" bitfield="SLV_MEM_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::PCIECORE::socket0::die0::PCIE0::PCIE_CNTL2" />
<format type="break" />
	<reg type="smn" address="0x10148074" bitfield="PM_CONTROL" recommend="0x3" desc="ASPM L0s and L1 (L1.2)" />
<format type="break" />
<header comment="NBIO - PCIe - Function 0 Power Features" />
	<reg type="smn" address="0x11140294" bitfield="LC_CURRENT_STATE" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func0" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11140294" bitfield="LC_PREV_STATE1" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func0" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11140294" bitfield="LC_PREV_STATE2" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func0" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11140294" bitfield="LC_PREV_STATE3" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func0" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
<format type="break" />
<header comment="NBIO - PCIe - Function 1 Power Features" />
	<reg type="smn" address="0x11141294" bitfield="LC_CURRENT_STATE" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func1" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11141294" bitfield="LC_PREV_STATE1" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func1" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11141294" bitfield="LC_PREV_STATE2" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func1" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11141294" bitfield="LC_PREV_STATE3" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func1" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
<format type="break" />
<header comment="NBIO - PCIe - Function 2 Power Features" />
	<reg type="smn" address="0x11142294" bitfield="LC_CURRENT_STATE" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func2" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11142294" bitfield="LC_PREV_STATE1" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func2" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11142294" bitfield="LC_PREV_STATE2" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func2" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11142294" bitfield="LC_PREV_STATE3" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func2" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
<format type="break" />
<header comment="NBIO - PCIe - Function 3 Power Features" />
	<reg type="smn" address="0x11143294" bitfield="LC_CURRENT_STATE" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func3" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11143294" bitfield="LC_PREV_STATE1" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func3" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11143294" bitfield="LC_PREV_STATE2" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func3" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11143294" bitfield="LC_PREV_STATE3" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func3" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
<format type="break" />
<header comment="NBIO - PCIe - Function 4 Power Features" />
	<reg type="smn" address="0x11144294" bitfield="LC_CURRENT_STATE" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func4" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11144294" bitfield="LC_PREV_STATE1" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func4" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11144294" bitfield="LC_PREV_STATE2" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func4" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11144294" bitfield="LC_PREV_STATE3" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func4" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
<format type="break" />
<header comment="NBIO - PCIe - Function 5 Power Features" />
	<reg type="smn" address="0x11145294" bitfield="LC_CURRENT_STATE" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func5" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11145294" bitfield="LC_PREV_STATE1" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func5" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11145294" bitfield="LC_PREV_STATE2" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func5" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11145294" bitfield="LC_PREV_STATE3" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func5" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
<format type="break" />
<header comment="NBIO - PCIe - Function 6 Power Features" />
	<reg type="smn" address="0x11146294" bitfield="LC_CURRENT_STATE" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func6" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11146294" bitfield="LC_PREV_STATE1" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func6" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11146294" bitfield="LC_PREV_STATE2" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func6" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
	<reg type="smn" address="0x11146294" bitfield="LC_PREV_STATE3" recommend="0" access_method="reg_by_path" access_address="PPR::PCIEPORT::socket0::die0::PCIE0::PCIE_LC_STATE0_func6" desc="Link status. 00/01/02/03/04: Link down, 20/21/22: L0, 18/19/1A/1B: L1. This field serves to provide guidance and the result should not be compared against the recommended value." />
<format type="break" />
<header comment="NBIO - SST Power Features" />
	<reg type="smn" address="0x17400004" bitfield="TXCLKGATEEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SST_CLOCK_CTRL" desc="SST Clock Gating" />
	<reg type="smn" address="0x17400004" bitfield="RXCLKGATEEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SST_CLOCK_CTRL" desc="SST Clock Gating" />
	<reg type="smn" address="0x17500004" bitfield="TXCLKGATEEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SST_CLOCK_CTRL" desc="SST Clock Gating" />
	<reg type="smn" address="0x17500004" bitfield="RXCLKGATEEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SST_CLOCK_CTRL" desc="SST Clock Gating" />
<format type="break" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4" recommend="0x1" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17400404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST0::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
<format type="break" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4" recommend="0x1" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
	<reg type="smn" address="0x17500404" bitfield="CFG_SSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9" recommend="0x0" access_method="reg_by_path" access_address="PPR::SST::socket0::die0::SST1::SION_WRAPPER_CFG_SSTSION_GLUE_CG_LCLK_CTRL_SOFT_OVERRIDE_CLK" desc="SST Clock Gating branch check" />
<format type="break" />
<header comment="ISP Power Features" />
	<reg type="smn" address="0x60000" bitfield="ISP_POWER_STATUS" recommend="0x1" access_method="reg_by_path" access_address="PPR::ISP::ISPPG::socket0::die0::ISP_POWER_STATUS" desc="ISP Power Gating"/>
<format type="break" />
<header comment="SDMA Power Features" />
	<reg type="smn" address="0x4a38" bitfield="PG_CNTL_STATUS" recommend="0x2" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA_POWER_GATING" desc="SDMA Dynamic Power Gating" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE0" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE1" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE2" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE3" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE4" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE5" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE6" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
	<reg type="smn" address="0x49ec" bitfield="SOFT_OVERRIDE7" recommend="0x0" access_method="reg_by_path" access_address="PPR::OSS::SDMA0::socket0::die0::SDMA0_CLK_CTRL" />
<format type="break" />
<header comment="PSP Power Features" />
	<reg type="smn" address="0x380603c" bitfield="DYN_CLOCK_EN" recommend="0x1" desc="CCP Clock Gating" />
	<reg type="smn" address="0x380603c" bitfield="VAR_CCP_LS_EN" recommend="0x1" desc="CCP Light Sleep" />
	<reg type="smn" address="0x3806054" bitfield="KSB_RAM_DS_EN" recommend="0x1" desc="PGMEM for KSB" />
	<reg type="smn" address="0x3806054" bitfield="KSB_RAM_SLEEP" recommend="0x1" desc="PGMEM for KSB" />
	<reg type="smn" address="0x380604c" bitfield="HW_PG_EN" recommend="0x1" desc="CCP Power Gating" />
<format type="break" />
<header comment="UMC - UMC0 Power Features" />
	<reg type="smn" address="0x501e0" bitfield="SpecPchgClkGateDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc0::MiscCfg" desc="UMC Clock Gating" />
	<reg type="smn" address="0x501e0" bitfield="RegchClkGateEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc0::MiscCfg" desc="UMC Clock Gating" />
	<reg type="smn" address="0x5012c" bitfield="AggrPwrDownEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc0::SpazCtrl" desc="Aggressive Power Down (pre-charge)" />
	<reg type="smn" address="0x5012c" bitfield="PwrDownMode" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc0::SpazCtrl" desc="Power Down Mode: Full Channel or Partial Channel" />
	<reg type="smn" address="0x5012c" bitfield="PwrDownEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc0::SpazCtrl" desc="Power Down Mode: Full Channel or Partial Channel" />
	<reg type="smn" address="0x5012c" bitfield="LpDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc0::SpazCtrl" desc="PHY Power Down Mode" />
	<reg type="smn" address="0x511e4" bitfield="RegClkGateEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc0::UmcCtrlMiscCfg" />
	<reg type="smn" address="0x511ac" bitfield="DFICLK_CGDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc0::ClkDivCtrl" />
	<reg type="smn" address="0x511ac" bitfield="UCLK_CGDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc0::ClkDivCtrl" />
	<reg type="smn" address="0x511ac" bitfield="FCLK_CGDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc0::ClkDivCtrl" />
	<reg type="smn" address="0x511b0" bitfield="PwrGtEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc0::MstateCtrl" desc="UMC Dynamic Power Gating" />
<format type="break" />
<header comment="UMC - UMC1 Power Features" />
	<reg type="smn" address="0x1501e0" bitfield="SpecPchgClkGateDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc1::MiscCfg" desc="UMC Clock Gating" />
	<reg type="smn" address="0x1501e0" bitfield="RegchClkGateEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc1::MiscCfg" desc="UMC Clock Gating" />
	<reg type="smn" address="0x15012c" bitfield="AggrPwrDownEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc1::SpazCtrl" desc="Aggressive Power Down (pre-charge)" />
	<reg type="smn" address="0x15012c" bitfield="PwrDownMode" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc1::SpazCtrl" desc="Power Down Mode: Full Channel or Partial Channel" />
	<reg type="smn" address="0x15012c" bitfield="PwrDownEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc1::SpazCtrl" desc="Power Down Mode: Full Channel or Partial Channel" />
	<reg type="smn" address="0x15012c" bitfield="LpDis" recommend="0x0" access_method="reg_by_path" access_address="PPR::UMC::CH::socket0::die0::umc1::SpazCtrl" desc="PHY Power Down Mode" />
	<reg type="smn" address="0x1511e4" bitfield="RegClkGateEn" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc1::UmcCtrlMiscCfg" recommend="0x1" />
	<reg type="smn" address="0x1511ac" bitfield="DFICLK_CGDis" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc1::ClkDivCtrl" recommend="0x0" />
	<reg type="smn" address="0x1511ac" bitfield="UCLK_CGDis" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc1::ClkDivCtrl" recommend="0x0" />
	<reg type="smn" address="0x1511ac" bitfield="FCLK_CGDis" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc1::ClkDivCtrl" recommend="0x0" />
	<reg type="smn" address="0x1511b0" bitfield="PwrGtEn" recommend="0x1" access_method="reg_by_path" access_address="PPR::UMC::CTRL::socket0::die0::umc1::MstateCtrl" desc="UMC Dynamic Power Gating" />
<format type="break" />
<header comment="VCN Power Features" />
	<reg type="smn" address="0x20cb0" bitfield="DYN_CLOCK_MODE" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_CTRL" desc="SW Controlled Clock Gating" />
	<reg type="smn" address="0x20d94" bitfield="DYN_CLOCK_MODE" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::JPEG_CGC_CTRL" desc="SW Controlled Clock Gating" />
	<reg type="smn" address="0x20ca0" bitfield="LMI_MC_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD LMI MC memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="MPC_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD MPC memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="MPRD_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD MPRD memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="WCB_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD WCB memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="UDEC_RE_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD UDEC RE memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="UDEC_CM_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD UDEC CM memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="UDEC_IT_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD UDEC IT memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="UDEC_DB_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD UDEC DB memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="UDEC_MP_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD UDEC MP memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="SYS_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD System memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="VCPU_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD VCPU memory shutdown, 0 when UVD powered down" />
	<reg type="smn" address="0x20ca0" bitfield="SCPU_SD_EN" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVD::socket0::die0::UVD_CGC_MEM_SD_CTRL" desc="UVD SCPU memory shutdown, 0 when UVD powered down" />
<format type="break" />
	<reg type="smn" address="0x1fb04" recommend="0x2AAAAA" desc="UVD SW Controlled Power Gating (Static)" />
	<reg type="smn" address="0x1fb10" bitfield="UVD_POWER_STATUS" recommend="0x1" access_method="reg_by_path" access_address="PPR::UVD::UVDPG::socket0::die0::UVD_POWER_STATUS" desc="UVD dynamic Power Gating" />
<format type="break" />
</verify>
