

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_143_4_VITIS_LOOP_145_5'
================================================================
* Date:           Mon Jul 31 18:29:09 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    61442|    61442|  0.614 ms|  0.614 ms|  61442|  61442|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_143_4_VITIS_LOOP_145_5  |    61440|    61440|         2|          1|          1|  61440|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       50|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|       95|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_64_p2         |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln143_fu_58_p2        |      icmp|   0|  0|  23|          16|          14|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          34|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |indvar_flatten_fu_38                  |   9|          2|   16|         32|
    |zero_padding2d_input_blk_n            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  45|         10|   35|         70|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_38     |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_143_4_VITIS_LOOP_145_5|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_143_4_VITIS_LOOP_145_5|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_143_4_VITIS_LOOP_145_5|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_143_4_VITIS_LOOP_145_5|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_143_4_VITIS_LOOP_145_5|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_143_4_VITIS_LOOP_145_5|  return value|
|zero_padding2d_input_din     |  out|   15|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_full_n  |   in|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_write   |  out|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

