
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 244487                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488728                       # Number of bytes of host memory used
host_op_rate                                   283266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16125.33                       # Real time elapsed on the host
host_tick_rate                               64079617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3942426274                       # Number of instructions simulated
sim_ops                                    4567750388                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   108                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6284655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12569139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.990919                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       148765251                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    163494614                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1680012                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    283074072                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     12103540                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     12270200                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       166660                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       376016415                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        33427368                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         639817065                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        627196604                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1623946                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          362687156                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     135157654                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     15935383                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     85821166                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1942426273                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2249741472                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2466788282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.912012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.114295                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1869215581     75.78%     75.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    188046456      7.62%     83.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    106332318      4.31%     87.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     39782535      1.61%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     62385197      2.53%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20149106      0.82%     92.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21900820      0.89%     93.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23818615      0.97%     94.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    135157654      5.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2466788282                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     31930428                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1887823048                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             422086168                       # Number of loads committed
system.switch_cpus.commit.membars            17705681                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1297852366     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     67229654      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     29446797      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     19476584      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      8015886      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     26558756      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     31962393      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4472900      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     27731235      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1770514      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       110656      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    422086168     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    313027563     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2249741472                       # Class of committed instruction
system.switch_cpus.commit.refs              735113731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         263380490                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1942426273                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2249741472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.275698                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.275698                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1969452153                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         56087                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    148232370                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2351841151                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        137158406                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         302719330                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1660103                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5479                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      66957693                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           376016415                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         256621894                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2218382370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        420934                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2054406495                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3432338                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.151745                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    257849109                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    194296159                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.829075                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477947688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.956988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.313651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2027061759     81.80%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         50486290      2.04%     83.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         36431414      1.47%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         61323925      2.47%     87.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         45340763      1.83%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24777991      1.00%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         40148382      1.62%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         21115678      0.85%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        171261486      6.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477947688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1917038                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        369001151                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.939384                       # Inst execution rate
system.switch_cpus.iew.exec_refs            782498933                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          316177902                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       242594958                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     435764466                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     15992365                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    318686509                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2335531095                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     466321031                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2545477                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2327745058                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1241945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17847626                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1660103                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20212126                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     64332217                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        57733                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     31886608                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13678288                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5658939                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        57733                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       905940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1011098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2293863662                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2294683733                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594284                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1363207455                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.926042                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2295131097                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2531749670                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1492484633                       # number of integer regfile writes
system.switch_cpus.ipc                       0.783885                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.783885                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1319377811     56.62%     56.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     67262134      2.89%     59.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     31231473      1.34%     60.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     19477366      0.84%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8440207      0.36%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     27416778      1.18%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     31962401      1.37%     64.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5353614      0.23%     64.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     34295549      1.47%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1770514      0.08%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       110659      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    466358526     20.01%     86.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    317233443     13.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2330290539                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            51288053                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022009                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4400616      8.58%      8.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3511691      6.85%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            66      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3273613      6.38%     21.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2063443      4.02%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             2      0.00%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       875342      1.71%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18680326     36.42%     63.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      18482954     36.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2056610799                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6554330217                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2010644192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2054623781                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2319538727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2330290539                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     15992368                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     85789547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8992                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        56985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    172229793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477947688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.940412                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.774678                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1694876932     68.40%     68.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244996541      9.89%     78.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    156409895      6.31%     84.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    111073940      4.48%     89.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    101168331      4.08%     93.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     61958090      2.50%     95.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     51943290      2.10%     97.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     31036478      1.25%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     24484191      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477947688                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.940411                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      324967729                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    635495590                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    284039541                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    366754329                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     25816149                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20696969                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    435764466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    318686509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3279438997                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      183674420                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       280421348                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2443073431                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       55002599                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        169252562                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      248500973                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        178238                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4362069046                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2341615678                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2559333343                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         336405525                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      300558273                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1660103                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     642018914                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        116259820                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2518120207                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1048189233                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     21790819                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         366813780                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     15992422                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    405999720                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4667191862                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4682287732                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        336310333                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       211996600                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          113                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7012354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4025674                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14024708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4025787                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6264238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2125940                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4158539                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20422                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6264238                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9429641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9424158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18853799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18853799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    537022720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    539534080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1076556800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1076556800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6284660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6284660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6284660                       # Request fanout histogram
system.membus.reqLayer0.occupancy         17566470872                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17765193532                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        59518362420                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6971085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4574043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10031631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41269                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41269                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            51                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6971034                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21036909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21037062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1210931968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1210945024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7593371                       # Total snoops (count)
system.tol2bus.snoopTraffic                 272120320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14605725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.275651                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.446859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10579761     72.44%     72.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4025851     27.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    113      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14605725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9931824108                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14620652171                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    402334848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         402337536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    134685184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      134685184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3143241                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3143262                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1052228                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1052228                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    389367097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            389369699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     130344114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           130344114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     130344114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    389367097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           519713812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2104412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6221199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000161576964                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       119865                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       119865                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           10583184                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1986226                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3143262                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1052228                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6286524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2104456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 65283                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   44                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           282015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           156076                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           171440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           146502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           198387                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           162388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1394838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           277258                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           303471                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           555231                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          698307                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          462460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          437237                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          287269                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          330056                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          358306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           102000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            88152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            90512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            84488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            82460                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           103178                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            84754                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           115243                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           157133                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           382734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          172542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          149718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          155056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           96472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          111741                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          128214                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                141296981652                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               31106205000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           257945250402                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22712.03                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41462.03                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3862477                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1132938                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.09                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.84                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6286524                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2104456                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3031390                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3029109                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  80414                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  80322                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 86300                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 88807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                118216                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                118996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                120063                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                119999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                120039                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                120073                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                120289                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                120729                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                121021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                121719                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                121930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                121979                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                121232                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                119964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                119882                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                119874                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    51                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3330214                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   160.001614                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   141.009539                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   124.327172                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       172895      5.19%      5.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2733342     82.08%     87.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       242714      7.29%     94.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        72561      2.18%     96.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        34689      1.04%     97.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        21081      0.63%     98.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        14712      0.44%     98.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        11017      0.33%     99.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        27203      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3330214                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       119865                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     51.902015                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    49.125592                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.938485                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           183      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         2258      1.88%      2.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         8763      7.31%      9.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        17143     14.30%     23.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        22469     18.75%     42.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        22055     18.40%     60.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        18321     15.28%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        12735     10.62%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         7848      6.55%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         4262      3.56%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2171      1.81%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          971      0.81%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          417      0.35%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          164      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           73      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           22      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       119865                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       119865                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.556393                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.526544                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.016980                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           31016     25.88%     25.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2285      1.91%     27.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           79975     66.72%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2368      1.98%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4009      3.34%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             105      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              98      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       119865                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             398159424                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4178112                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              134681408                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              402337536                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           134685184                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      385.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      130.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   389.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   130.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304269296                       # Total gap between requests
system.mem_ctrls0.avgGap                    246289.29                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    398156736                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    134681408                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2601.362429974090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 385323651.142675757408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 130340459.370242521167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6286482                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2104456                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1455804                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 257943794598                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24115652629372                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34662.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41031.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  11459328.51                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   60.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         14510586300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          7712544345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        24506886180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7065844200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    434954549490                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     30511359360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      600829414995                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       581.463939                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  75599209126                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 923201401150                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          9267205920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4925617785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        19912774560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3919108140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    438171120480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     27802773120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      585566245125                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       566.692720                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  68495135996                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 930305474280                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    402095104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         402098944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    137435136                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      137435136                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3141368                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3141398                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1073712                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1073712                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    389135081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            389138797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     133005431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           133005431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     133005431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    389135081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           522144228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2147390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6221978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000171537486                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       122218                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       122218                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           10610819                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2026809                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3141398                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1073712                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6282796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2147424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 60758                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   34                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           239772                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           149566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           180509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           173646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           171901                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           156875                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1393139                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           257375                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           270767                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           570689                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          712375                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          532443                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          418147                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          286166                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          324662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          384006                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            91851                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            83272                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           110843                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           110070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           131248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           102108                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           103066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            83997                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           133678                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           370814                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          188137                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          148860                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          122674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          109726                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           96815                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          160214                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                140274333367                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               31110190000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           256937545867                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22544.76                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41294.76                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3884236                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1149299                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.43                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.52                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6282796                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2147424                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3045289                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3043114                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  66814                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  66735                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     40                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 88622                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 91330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                120653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                121480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                122400                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                122358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                122446                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                122478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                122622                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                122993                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                123333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                124020                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                124215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                124408                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                123680                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                122317                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                122231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                122228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3486                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    65                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3335869                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   160.570104                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   141.450994                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   123.711814                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       176880      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2717242     81.46%     86.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       255483      7.66%     94.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        77247      2.32%     96.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        35945      1.08%     97.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        21476      0.64%     98.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        14893      0.45%     98.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        10989      0.33%     99.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        25714      0.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3335869                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       122218                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     50.909326                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    48.185152                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.610487                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           223      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         2606      2.13%      2.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         9638      7.89%     10.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        18442     15.09%     25.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        23552     19.27%     44.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        22659     18.54%     63.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        18331     15.00%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        12212      9.99%     88.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         7365      6.03%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3924      3.21%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1888      1.54%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          849      0.69%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          329      0.27%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          126      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           45      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           21      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       122218                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       122218                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.570022                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.540407                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.013428                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           30842     25.24%     25.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2472      2.02%     27.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           82065     67.15%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2487      2.03%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4085      3.34%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             128      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             132      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       122218                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             398210432                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3888512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              137431872                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              402098944                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           137435136                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      385.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      133.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   389.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   133.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.05                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033303170084                       # Total gap between requests
system.mem_ctrls1.avgGap                    245142.63                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    398206592                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    137431872                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3716.232042820129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 385371900.222031712532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 133002272.508113145828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6282736                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2147424                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2608276                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 256934937591                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24118851746767                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     43471.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40895.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  11231527.52                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   60.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         14503960380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7709018790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        24984680700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6947391960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    435572339430                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     29990925120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      601275961500                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       581.896092                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  74270438402                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 924530171874                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          9314194260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4950604065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        19440670620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4261895100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    437001154440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     28788008640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      585324172245                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       566.458449                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  71054856168                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 927745754108                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       727693                       # number of demand (read+write) hits
system.l2.demand_hits::total                   727693                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       727693                       # number of overall hits
system.l2.overall_hits::total                  727693                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6284610                       # number of demand (read+write) misses
system.l2.demand_misses::total                6284661                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6284610                       # number of overall misses
system.l2.overall_misses::total               6284661                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4693335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 581171828727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     581176522062                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4693335                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 581171828727                       # number of overall miss cycles
system.l2.overall_miss_latency::total    581176522062                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7012303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7012354                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7012303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7012354                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.896226                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.896227                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.896226                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.896227                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92026.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92475.400817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92475.397171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92026.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92475.400817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92475.397171                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2125940                       # number of writebacks
system.l2.writebacks::total                   2125940                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6284609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6284660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6284609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6284660                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4257356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 527460366563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 527464623919                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4257356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 527460366563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 527464623919                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.896226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.896227                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.896226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.896227                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83477.568627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83928.907361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83928.903699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83477.568627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83928.907361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83928.903699                       # average overall mshr miss latency
system.l2.replacements                        7593371                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2448103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2448103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2448103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2448103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2716895                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2716895                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        20847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20422                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2001648372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2001648372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        41269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.494851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.494851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98014.316521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98014.316521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1827082244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1827082244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.494851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.494851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89466.371756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89466.371756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4693335                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4693335                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92026.176471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92026.176471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4257356                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4257356                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83477.568627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83477.568627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       706846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            706846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6264188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6264188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 579170180355                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 579170180355                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6971034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6971034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.898602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92457.343291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92457.343291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6264187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6264187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 525633284319                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 525633284319                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.898602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.898602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83910.854564                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83910.854564                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    11307995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7593627                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.489143                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.255801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   219.739451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.141624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.858357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 231985867                       # Number of tag accesses
system.l2.tags.data_accesses                231985867                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    256621825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2256826218                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204393                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    256621825                       # number of overall hits
system.cpu.icache.overall_hits::total      2256826218                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            934                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total           934                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5988536                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5988536                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5988536                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5988536                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    256621894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2256827152                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    256621894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2256827152                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86790.376812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6411.708779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86790.376812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6411.708779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4761722                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4761722                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4761722                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4761722                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93367.098039                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93367.098039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93367.098039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93367.098039                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    256621825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2256826218                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           934                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5988536                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5988536                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    256621894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2256827152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86790.376812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6411.708779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4761722                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4761722                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93367.098039                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93367.098039                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2256827134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2463785.080786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.310263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.633521                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.041079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88016259844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88016259844                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718235994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    630195691                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1348431685                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718235994                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    630195691                       # number of overall hits
system.cpu.dcache.overall_hits::total      1348431685                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7282369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24881638                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       32164007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7282369                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24881638                       # number of overall misses
system.cpu.dcache.overall_misses::total      32164007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2187204154951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2187204154951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2187204154951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2187204154951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    655077329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1380595692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    655077329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1380595692                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023297                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87904.347574                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68001.606732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87904.347574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68001.606732                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       126692                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5082                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              40                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   104.617671                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.050000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5284511                       # number of writebacks
system.cpu.dcache.writebacks::total           5284511                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     17869414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17869414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     17869414                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17869414                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7012224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7012224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7012224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7012224                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 596612329587                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 596612329587                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 596612329587                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 596612329587                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85081.755744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85081.755744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85081.755744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85081.755744                       # average overall mshr miss latency
system.cpu.dcache.replacements               14294515                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411987411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    333239855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       745227266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6833275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     24745186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      31578461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2175424647726                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2175424647726                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    357985041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    776805727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.069124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87913.044894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68889.508191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     17774230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17774230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6970956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6970956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 594375228420                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 594375228420                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85264.521598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85264.521598                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306248583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    296955836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      603204419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       449094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       136452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       585546                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11779507225                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11779507225                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    297092288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    603789965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86327.113014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20117.133795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        95184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        95184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2237101167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2237101167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54209.100683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54209.100683                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15935269                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     31962944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          171                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          270                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14753877                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14753877                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15935440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     31963214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86279.982456                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54643.988889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           92                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           79                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5175387                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5175387                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 65511.227848                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65511.227848                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15935275                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     31963049                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15935275                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     31963049                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1426652449                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14294771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.802400                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.468225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.531094                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.556517                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.443481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       46238997331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      46238997331                       # Number of data accesses

---------- End Simulation Statistics   ----------
