// Seed: 338315721
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8,
    input tri id_9,
    output tri1 id_10,
    output tri1 id_11,
    input supply1 id_12,
    output uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wor id_17,
    output tri1 id_18,
    input wire id_19,
    output tri0 id_20
);
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    output wire id_6,
    output tri0 id_7
);
  wor id_9 = 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_3,
      id_5,
      id_5,
      id_5,
      id_1,
      id_3,
      id_2,
      id_6,
      id_7,
      id_5,
      id_6,
      id_1,
      id_6,
      id_2,
      id_4,
      id_7,
      id_5,
      id_7
  );
endmodule
