/*
 * Copyright (C) 2017 Turing Computer.
 */

/ {
	memory {
		reg = <0x80000000 0x20000000>;
	};
	
	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};
	
	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_gpio_dvfs: reg_gpio_dvfs {
			compatible = "regulator-gpio";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_dvfs>;
			regulator-min-microvolt = <1300000>;
			regulator-max-microvolt = <1400000>;
			regulator-name = "gpio_dvfs";
			regulator-type = "voltage";
			gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>;
			states = <1300000 0x1 1400000 0x0>;
		};
		
		reg_usb_otg: reg_usb_otg {		
			compatible = "regulator-fixed";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			reg = <1>;
			regulator-name = "otg_pwr_en";
			gpio = <&gpio4 26 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-off-in-suspend;
		};
	};
	
	sound-spdif {
		compatible = "fsl,imx-audio-spdif";
		model = "imx-spdif";
		spdif-controller = <&spdif>;
		spdif-out;
	};
	
};

&iomuxc {
	
	imx6ul-turing {

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX		0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX		0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX		0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX		0x1b020
			>;
		};
		
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__I2C1_SDA 			0x4001b8b0
				MX6UL_PAD_CSI_PIXCLK__I2C1_SCL 			0x4001b8b0
			>;
		};
		
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__I2C3_SCL 		0x4001b8b0
				MX6UL_PAD_UART1_RX_DATA__I2C3_SDA 		0x4001b8b0
			>;
		};
		
		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_DATA0__I2C4_SDA 		0x4001b8b0
				MX6UL_PAD_ENET2_RX_EN__I2C4_SCL 		0x4001b8b0
			>;
		};
		
		pinctrl_lcdif: lcdifgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  	0x79
				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  	0x79
				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  	0x79
				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  	0x79
				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  	0x79
				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  	0x79
				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  	0x79
				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  	0x79
				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  	0x79
				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  	0x79
				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  	0x79
				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  	0x79
				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  	0x79
				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  	0x79
				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  	0x79
				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  	0x79
				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  	0x79
				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  	0x79
				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  	0x79
				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  	0x79
				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  	0x79
				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  	0x79
				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  	0x79
				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  	0x79
				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    	0x79
				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  	0x79
				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    	0x79
				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    	0x79
			>;
		};
		
		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO04__PWM3_OUT   		0x110b0
			>;
		};
		
		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO05__PWM4_OUT   		0x110b0
			>;
		};
		
		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK		0x17088
				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC		0x17088
				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA		0x11088
				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA		0x11088
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__UART1_DCE_TX		0x1b0b1
				MX6UL_PAD_GPIO1_IO03__UART1_DCE_RX		0x1b0b1
				MX6UL_PAD_GPIO1_IO06__UART1_DCE_CTS		0x1b0b1
				MX6UL_PAD_GPIO1_IO07__UART1_DCE_RTS		0x1b0b1
			>;
		};
		
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 	0x1b0b1
			>;
		};
		
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 	0x1b0b1
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 	0x1b0b1
			>;
		};
		
		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 	0x1b0b1
				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 	0x1b0b1
			>;
		};
		
		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     		0x10071
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x17059
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x17059
			>;
		};
		
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     	0x10071
				MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     	0x17059
				MX6UL_PAD_CSI_DATA00__USDHC2_DATA0 		0x17059
				MX6UL_PAD_CSI_DATA01__USDHC2_DATA1 		0x17059
				MX6UL_PAD_CSI_DATA02__USDHC2_DATA2 		0x17059
				MX6UL_PAD_CSI_DATA03__USDHC2_DATA3 		0x17059
			>;
		};
		
		pinctrl_spdif: spdifgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__SPDIF_OUT 		0x1b0b0
			>;
		};
		
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO		0x100b1
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI		0x100b1
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK		0x100b1
			>;
		};
		
		pinctrl_ecspi4: ecspi4grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO		0x100b1
				MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI		0x100b1
				MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK	0x100b1
			>;
		};
		
		pinctrl_gpmi_nand: nandgrp {
			fsl,pins = <
				MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
				MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
				MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
				MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
				MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
				MX6UL_PAD_NAND_CE1_B__RAWNAND_CE1_B     0xb0b1
				MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
				MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
				MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
				MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
				MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
				MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
				MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
				MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
				MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
				MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
			>;
		};
		
		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY   0x30b0
			>;
		};
		
	};
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	dc-supply = <&reg_gpio_dvfs>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&csi {
	status = "disabled";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x2>;
	fsl,cpu_pupscr_sw = <0x1>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
};

&i2c1 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
	
};

&i2c3 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
	
};

&i2c4 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";
	
	tsc2007@48 {
		compatible = "ti,tsc2007";
		reg = <0x48>;
		interrupt-parent = <&gpio1>;
		interrupts = <18 0>;
		ti,x-plate-ohms = <400>;
	};
	
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;
	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>, <&clks IMX6UL_CLK_SAI2>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0>, <12288000>;

	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
	vbus-supply = <&reg_usb_otg>;
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <4>;
	cd-gpios = <&gpio3 4 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio2 15 GPIO_ACTIVE_HIGH>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	no-1-8-v;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
	status = "okay";
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";
};

&ecspi4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	status = "okay";
};

&spdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spdif>;
	assigned-clocks = <&clks IMX6UL_CLK_SPDIF_SEL>, <&clks IMX6UL_CLK_SPDIF_PODF>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0>, <98304000>;
	status = "okay";
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand>;
	status = "okay";
	nand-on-flash-bbt;
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,wdog_b;
	status = "okay";
};

