.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000110000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000010110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000011100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000000000000000000
000000000000011001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001111000110010
000000001000010000
000000000000000100
000001110000010001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001010000110110
000000001000110100
001000000000000100
000000000000000000
010000000000000000
101100000000000000
010000000000000000
001000000000000000
000000000000000100
000000000000000001
000001010000000000
000000001000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
001100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000010001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
001000000000000100
000000000000000000
000000000000000000
101100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000001111000000010
000100001000010000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000010000
000000000000000000
000000000000000000
000001011000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000001111100000001001001110110000110000001000
000000010000001111000000000001010000110000110010000000
011000000000001000000111111101011010110000110000001000
000000001110001011000011100011010000110000110010000000
000000000000000111000011101001101100110000110000001000
000000000000000000100110010011110000110000110010000000
000000000000000111100110100001011010110000110000001000
000000000000000000100110010011000000110000110010000000
000000000000000111000010000101011110110000110000001000
000000000000001001100100000011100000110000110010000000
000000000000000111100010101101011110110000110000001000
000000000000000101000000001011100000110000110010000000
000000000000001111100111100111111010110000110010001000
000000000000000111100010101111110000110000110000000000
000000000000010001000000010111011000110000110000001000
000000000000101001100011100111010000110000110001000000

.logic_tile 1 1
000000000000100111100111101011001011100000000000000000
000000000000010111100100001011101011111000000010000000
000000000000000111100111101101011100100000010000000000
000010100000000000100100001001111010010000010000000001
000000000000000000000111000001011101101000010000000000
000000000000010111000111110001111101000100000000100000
000000001010000111100111100011101111100000010000000000
000010100000000001000000000101101000010100000000000001
000000000000000011100111001101001011101000000000000001
000000000000000000000000001111101101100100000000000000
000000000000000011100111010011111010100000000000000000
000000000000000000100011010011101010110000100000000001
000000000001010011100000000101111101101000010000000001
000000000000000000100000000001001101000100000000000000
000010100000000011100111000011111110110000010000000000
000001000000000000000100000001101010010000000000000001

.logic_tile 2 1
000000000000000000000000001111100000000000000000000000
000000000000000001000000000001100000000010000010000000
000000001110001011100000011000011000000000000010000000
000000000000000111100011011111010000000100000000000000
000000000000000000000000001111100000000000000000000000
000000001100000000000000001001100000000010000000100000
000000000000000111000000001001100000000001000000000000
000000000000000000000000001111000000000000000001000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000101111000000010001000000
000000000000000111000000001001011011101000000000000000
000000000001010000000000001111001100100000010000000100
000000000000000000000011000111100000000000000000000000
000000000000000000000100001111100000000010000000100000
000000000000100011100000001001011111100000010000000001
000000000001010000100010001111001000101000000000000000

.logic_tile 3 1
000000000000000000000010000000000000000000000000000000
000000000000000000000110011001001011000000100001000000
000000000000100000000111000000001010000000000000100000
000000000000000000000100001001010000000100000000000000
000000000000000000000011100000001000000100000000000000
000000000000000000000011100000011011000000000000100000
000000000000000000000000000101000001000000000000000000
000000000000000000000000000000101001000000010001000000
000000000000001000000000000101011100101000010000000001
000000000000000011000000000011101011000100000000000000
000000000000100111000000000001001010000000000000000000
000000000001000000100000000000110000000001000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101001111000000100001000000
000000000000000000000000000111001010000000000000000000
000000000000000000000000000000110000000001000000100000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000011011010000000000000000
000000000000000000000000000000001100000000000001000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000000000000000000
000000000001000000000000000011000000000001000000000010

.logic_tile 5 1
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
011000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110001000000000000000000000011100000000000000100000001
010010000000000000000000000000100000000001000001000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000011011000000000000000000000
000000000000000000000000000000110000000001000001000000
000000000000000111100011100101000001000000000000000000
000000000001010000000000000000001001000001000000100000
000000000000000111000000000001111000000000000000000000
000000000000000000000000000000100000001000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001101100000000000000100000
000000000000000000000000000000110000001000000000000000
000000000000000000000000001000011100000100000000000000
000000000000000000000000001001010000000000000001000100

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011011011000000000010000000000000
110000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000100000000001000000100000
011000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000010000000010000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011110000100000100000100
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100100
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000001
100000000000000000000000000111000000000010000000000010

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001111000000100100000000
000000000000000000000000000000001100000000000000000000
010010100000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000111111011000000000001000100000000
110000000000000001000110000001100000000000000000000000
000000000000000000000000000000000000001100110000000000
000000000000000000000000001101001010110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000000010000000000000
100000000000000000000000000000000000000000000001000000

.logic_tile 17 1
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000011000000001000000000000000000
000000000000000111000011111011001011000000100010000000
000000000001010000000011100011111000100000000010000000
000000000000100000000000000101101011110100000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000001000001110000000000000000000
000000000000000000000011100011010000000010000001000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 22 1
000001000000000000000011100000011010000000000000000000
000010000000000000000000001111010000000100000000000100
000010100000000111000000011000001110000000000000000000
000001000000000000000011111101010000000010000000000001
000000000000000111000000000000000000000000000010000000
000000000000000000000000001011001111000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000010000000000000000100001000000
000000000000000000000011001111001010000000000000000000
000001000000000000000000001111011000100000000000000000
000000100000000000000000000001111001110000100001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001111001010000000100000000010
000000000000100000000000000011001110000000000000000001
000000001100010000000000000000110000000001000010000000

.logic_tile 23 1
000000000000000000000000000011011011101000010000000000
000000000000000000000011110011011101001000000001000000
000000000000000000000111001101011101100001010000000010
000000000000000000000110010011111111100000000000000000
000000000000000000000010001000000001000000000000000001
000000000000000000000100001111001101000000100000000000
000000000000000000000000001000011100000000000010000000
000000000000001111000011111001010000000100000000000000
000000000000000001000000001101101101101000000000000100
000000000000001111100000001001001101011000000000000000
000000000000000001000000000011100001000000100010000000
000000000000000000000010010000101001000000000000000000
000000000000000000000000010011001111101001000000000000
000000000000000000000011001001011101100000000001000000
000000000000000000000010010011111110000100000000000000
000010000000000000000011010000110000000000000010000000

.logic_tile 24 1
000001000000000000000000001101001110100000010000000000
000000000000000000000010010101011111100000100001000000
000000000000001111100000011111011110101001000000000000
000000000000001011000011010001101111100000000001000000
000000000000000111100111101011101110100000010000000000
000000000000001001000000001111111111010000010001000000
000000000000000111100000000001001110101001000000000001
000000000000001001100000000011101111010000000000000000
000001000010000011100010001111101110100000010000000000
000000000000000000100000000001011111100000100001000000
000000000000000000000010001101001110101000000000000000
000000000000000000000100001111111111011000000001000000
000000000000000001000111000101101110101000010000000100
000000000000000000100011101111011010000000100000000000
000000000000001001000010000111011000101000010010000000
000000000000001011000110011011111111001000000000000000

.ipcon_tile 25 1
000000010000000000000111101111011010110000110000001000
000000010000000000000100001001000000110000110001000000
011001000001000111000111010011111110110000110000001000
000010100000000000100111011111000000110000110000100000
000000000000101111000011110111101000110000110010001000
000000000000011011000011110101110000110000110000000000
000000000000000111100110100011011010110000110010001000
000000000000000111000100001101000000110000110000000000
000000000001000000000111011011011000110000110010001000
000000000000100111000111111011100000110000110000000000
000000000001000111100111010111001110110000110010001000
000000000000000111000011110101010000110000110000000000
000000000001010011100111000001111100110000110010001000
000000000000001101000010111011100000110000110000000000
000000000000100101000000011101101010110000110010001000
000000000001000000100011101011110000110000110000000000

.ipcon_tile 0 2
000000000000001001000111100101011010110000110000001000
000000001000000111000000001111010000110000110010000000
011000000000000001000111100001101100110000110000001000
000000000000001001100011100001010000110000110010000000
000000000000001000000110100001011000110000110000001000
000000000000000111000111100111110000110000110010000000
000000000000001011000111111101111100110000110000001001
000000000000001011000111100001010000110000110000000000
000000000000000111100010011101111100110000110010001000
000000000000000000000111111001010000110000110000000000
000000000000001000000010000101011010110000110010001000
000000000000001011000111111111110000110000110000000000
000000000000000001000111000101001100110000110000001000
000000000000000000000010010001100000110000110010000000
000000000000000000000011100111111100110000110000001001
000000000000000000000000001011100000110000110000000000

.logic_tile 1 2
000000000000000000000000010111001010000000000000000000
000000000000001111000011110000100000001000000000000100
000000000000000000000111100001001111100000010000000000
000000000000000000000000000011011001101000000010000000
000000000001001000000000010111000000000000000000000000
000000000000001111000011010000101001000000010000000000
000000000001010011100000000101100000000001000000000000
000000000000000000100000001111000000000000000000100000
000000000000000111100000000000001111000000100000000000
000000000000000000000000000000011010000000000000000000
000000001000000000000000000001011110101000000000000000
000000000000000000000000000011011011100000010010000000
000001000000000000000011110111000000000000000000000000
000000001010000000000011011001100000000010000010000000
000000000000010000000111000000000000000000100000000000
000000000000100000000000001111001010000000000000000000

.logic_tile 2 2
000010000000000000000111100001011011100001010010000000
000001000000000000000111101001111100100000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100000000000000000000101100000000001000000000000
000000000000000000000000001111100000000000000000100000
000000000000000000000000001111000000000000000010100000
000000000000000000000010001101100000000001000000000000
000000000001010111100000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000010000000000001000000000000000100000000100
000010000000101111000000001101001100000000000000000000
000000000000000000000010000011011010000000000000000000
000000000000000000000100000000010000001000000000000001
000001000000000000000000000011011001101000010000000000
000000000000000000000000001001001011000100000010000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000001100110000000000000000000000000000000000000000
000000100001000000000000000000000000000000100100000000
000001000000000000000010010000001110000000000000000100
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000100001000000000000000000000000000000000000000000

.logic_tile 5 2
000000001010000000000000010011100000000000000100000000
000000000000000000000011110000000000000001000010000000
011001000000000000000111000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000100000000000000010000101100000000000000100000000
000000000000000000000000000000100000000001000010100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000010000001000000000000001100000100000100000000
000010100010000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000001
100000000000000000000000001001000000000010000001000000

.ramt_tile 6 2
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000011101000000000000000000000000000000000
000011100000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000010000000001010000100000100000001
110000000010001001000100000000000000000000000000000100
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000111100010011101111100010111100000000000
000000000000000000100111111011001010001011100010000000
011010000000000001000000000111100001000011110010000000
000001000001011111100010100111001000000011010000000000
010000000000000111100010110111011101010000100100000000
010001000000000000000010000000011000000001010000000000
000000001010000000000011100101011010000110000000000000
000000100000000001000000001001110000001010000000000000
000000000000000011100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010010111100110001101011100000110100000000000
000000000000101111000011110101101100001111110000000100
000000000000000000000000001001011011000110100000000000
000000000000000001000011110011001001001111110000000000
110000000000100001000000000101100000000011010000000000
100010100000010000000000001101101111000010000000000000

.logic_tile 9 2
000000000110000000000110101000001010000100000100000000
000000000000000111000010111001001110000110100000000000
011000000000001000000000000001000001000010000000000000
000000001000001111000011110011101100000011100000000000
000000000000000111000110010011000001000010000000000000
000000001000000111100010101111001101000011010000000000
000000000000010000000111110001100000000010100000000000
000001000000100000000011001111001100000010010000000000
000010100000001101000000011111001010000010000000000000
000001000000000001000010000111011100000000000000000000
000000000001000011100000010011001010010100100100000101
000000000000100000100010010000101010001000000000000000
000001000000000001100010010101100000000001100100000100
000010000000001111000111011101101000000001010000000001
110010100000000011100000000101100000000001000100000000
100001001000000000000000000101101001000011010000000001

.logic_tile 10 2
000000000000000001100000010000000000000000100110000011
000000000000000000000011110000001110000000000011000100
011000000000001101100111111001001101000010000000000000
000000000000000101000010100011111000000000000000000000
000000000001111101000010111101101011000010000000000000
000000000000100111100110001101101001000000000000000000
000000001100001011100110111011111110000101000100000000
000000100000000001000011101001010000000110000000000101
000000000100000011100000010011011110010010100000000000
000000000000000000000011010000001010000001000000000000
000000001011011001100000000101111111000100000100000101
000000100001110011000000000000011010001001010000000000
000000000001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100001000000010000101011000100000000000000000
100000000000000101000000001101101000000000000000000000

.logic_tile 11 2
000000000100000000000010010101100000000000000100000000
000000000000000000000011100000100000000001000000000000
011101000000000000000000010011000000000010100000000000
000010100000000000000011101001001100000010010000000000
010100000000000000000000010000000001000000100100000000
010000000000000111000011110000001001000000000000000000
000000001000000000000000010000011110010010100000000000
000000000000000000000011111101011100000010000000000000
000000000000001101000000000111100000000000000100000000
000000000000000001100010010000000000000001000000000100
000001000000000011100000001000011100010000100000000100
000010000000001111000000000011001010010100100011000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000001000000
110000000100101001000110000011000000000000000100000000
100000000001010011000000000000100000000001000000000000

.logic_tile 12 2
000000000000000101100000000000001101000100000100000000
000000000000000000000011111001001001000110100001000100
011000001110000000000110010111100000000001100100000001
000000000001010000000010000111101100000001010000100000
000000000000001111000110110101011100000110100000000000
000000000000001111000010100111111001001111110000000001
000001000110010000000110100101000000000001100100000000
000010000000100000000000000101101100000010100001000000
000000000000000101000000001111111000000100000000000000
000000000000000000000010001111110000001100000000000001
000001000000001111000010000000011100010100000110000000
000010100000001111100100000011001000000110000001000000
000000000000000111100000000011101010000010000000000000
000000000000000001100000000101010000000111000000000000
110000000000000000000110101011011010010111100000000000
100000000001000000000010001011111010000111010000000000

.logic_tile 13 2
000000001010000000000000001000011000010100000000100001
000000000000000000000010011001011110010100100000000101
011000000000100000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000101110000000000111001101101110001001000010000000
000001000100100000000100001011100000001101000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111010000000000000000000100000001
000010100000100011000111001011000000000010000010000000
000000000000000111000000000000000001000000100110000000
000000000100000000100000000000001101000000000010000000
110000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 14 2
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000110100001000000000000000100000000
110000000000001111000000000000000000000001000000000100
000001000000000111100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000001010000000000000000000000000000000001000000
000001000000000000000000000000000000000000000110000000
000000100000000000000000000101000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110010000000000000000000000101100000000000000110000000
100001000001001001000000000000000000000001000000000010

.logic_tile 15 2
000000000000000111000110010111001001000010000000000000
000000000000001111000010010111111000000000000000000000
011010000000000000000011101000000000000000000100000000
000001000000001001000000000111001010000000100000000000
110000000000000101000111100011001010000000000100000000
110010000000000001000010110000100000001000000000000000
000000000000000000000000010000001010000000000100000000
000010100000000000000010000101010000000100000000000000
000000000000001000000010110001011010000000000000000000
000000000000000001000010100101011001000001000000000000
000000000000001000000000001001001000101111010000000100
000000001100000001000000001001011010011111110000000000
000000000000000001100011100101000000000001000100000000
000000000000000000000010011011000000000000000000000000
110000000000001000000000000011101100001000000000000000
100000000000000101000000001101000000000000000010000000

.logic_tile 16 2
000000000000000000000110100000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000000000000010111000000000000001000000000
000000100000000000000010100000001100000000000000000000
000000000000000101100000000011101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000111001000001100111010000000
000000000000010000000000000000001001110011000000000000
000000000000000001100000000011101000001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000001001000000000011101001001100111000000001
000000000000000011100000000000001100110011000000000000
000000000000001001000110100011101000001100111000000000
000000000000000101100000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001110110011000000000000

.logic_tile 17 2
000000000000001101000000000000000000000010000000000000
000000000000000011100000000101000000000000000000000000
011001000001010001100000010101100001000000000100000000
000010101001110000000010100101101111000010000000000000
010000000000001001100011100000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000110100000011110000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001011001011111110010000000
000000000000000000000000000101001101111111110010000100
000000000000000000000010111001100000000000100100000000
000000000000000000000111101111101010000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000001100110001001000001000000000100000000
000000000010000000000010001111001101000001000000000000

.logic_tile 18 2
000000000110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000001
000000000000000000000000000000010000000000000001100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000111000101
000000000000000000000000000011000000000010000001000001
110000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000110000011000000000000001000000000
000010001100000000000000000000000000000000000000001000
011000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100111001000001100111100000000
110000001110000000000000000000100000110011000001000000
000000000000000000000110010000001000001100111100000000
000000000001000000000010000000001001110011000000000001
000010000001000101100000000111101000001100111100000000
000001000000000000000000000000000000110011000010000000
000000000000000000000000000111101000001100111100000100
000000000001001101010000000000000000110011000000000000
000000000001000000000000010101101000001100111100000000
000000000000100000000010000000100000110011000000000000
110000000000001001100000000101101000001100111100000000
100000000000000001000000000000100000110011000001000000

.logic_tile 23 2
000001000000010000000000000000000001000000100000000000
000000100000010000000011111101001010000000000001000000
011000000000000111100000001000000000001100110100000000
000000000000000000000000000001001100110011000001000001
010001000000000000000010000011100000000000000000000000
010100000000010000000100001101000000000001000000000001
000000000000000111000000001000001010000000000000000000
000000000000000000100000000011010000000100000000000001
000010000000000001100000000000000001000000000000000000
000001000000000000000000001101001010000000100010000000
000000000000000011100000000101000000000000000000000000
000000000000000000100000000111100000000010000000000001
000000000000000000000000000111000000000000000010000000
000000000000001011000000000000001011000000010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000001100000100000000000000011001010000100000000000000
000000001000001111000000000000110000000000000000000000
000000000000000000000000000000000001000000000000000000
000000000000000111000000001011001110000000100000000010
000000000110000000000000000000001100000000000000000000
000001000000001001000011110001010000000100000000000000
000000000000000111000010000101111000101000000000000000
000000000000000000100000000101001101011000000001000000
000000000000100000000111000101001100000000000000000000
000000000001000000000000000000110000001000000000000000
000000001110000000000010000001000000000000000000000000
000000000000000000000000001011000000000001000000000000
000000000100100000000000000111101100000000000000000000
000000001010000000000000000000010000000001000001000000
000000000000000000000000001001111010101000010000000000
000000000000000111000000001011011101001000000000000001

.ipcon_tile 25 2
000000000001010111100000000001111010110000110010001000
000000000000110111000011110101100000110000110000000000
011000000000001111100111100011101000110000110010001000
000000000000001101100100001011110000110000110000000000
000000000000000111100011100101111000110000110000001000
000000001100000000100000000001100000110000110000100000
000000000000001111000111111111011110110000110000001000
000000000000000101000111111011100000110000110001000000
000010100001000011100111001011001110110000110000001000
000000000000101111000000000101010000110000110001000000
000010100000001000000111011001111100110000110000001000
000000000000001011000010110111000000110000110000000100
000010000000001000000011101001001110110000110000001000
000011000000000111000110111101000000110000110010000000
000000000000000011100000011101001100110000110000001000
000000000000000111100010111111100000110000110010000000

.ipcon_tile 0 3
000000000000000000000111100011101010110000110000001000
000000001000000000000010011001000000110000110000000010
000000000000000001000111010111001100110000110000001000
000000000000000111100111110011100000110000110000000010
000000000000001001000011110001011010110000110000001000
000000000000000111100011100111100000110000110000000010
000000000000000001000111010101011000110000110000001000
000000000000001111100111011111000000110000110000000010
000000000000000001000111011001101010110000110000001000
000000001000001111100111011001110000110000110000000010
000000000000000111100000000101101100110000110000001001
000000000000000001100000001011110000110000110000000000
000000000100000111100010000001111010110000110000001000
000000000000100000000011111101010000110000110000000010
000000000000000000000000001101111100110000110000001000
000000000000000000000010011111000000110000110000000010

.logic_tile 1 3
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000000000000100000
000000000000000000000000001111010000000100000000000000
000000000000000000000011110000000001000000000000000000
000000001000000000000111011101001011000000100000100000
000000000000000000000011100101100000000001000000100000
000000000000000000000000000011100000000000000000000000
000000000000000011000011111000000000000000100000000000
000000000000000000100111011101001011000000000000100000
001000000000000000000000000101100000000000000000000000
000000000001010000000000001111100000000010000000000100
000000000000000000000000000000001101000100000000000001
000000000000000000000011010000001011000000000000000000
000000000000000000000000000101101100110000010000000000
000000000000000000000000001101111101010000000010000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000001000000
110000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 5 3
000000000001000000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000011110000010000000000000000000010
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000110110000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001001000000000000000000
011000000000000000000111100000000000000000000000000000
000010101001010000000100000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001110000010100000000000
000000001100000000000000001001011110000110000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110010000000000000000000000000000000000000000100000000
100001000000010000000000001011000000000010000000000000

.logic_tile 8 3
000000000000000000000011100011011000010111100000000000
000000000000000111000110001001111000001011100000000010
011000001100001111000111101101111000000101000100000000
000000000000000111000111110101100000000110000010000000
000000000000001000000000011101111110000001000000000000
000000000000000101000011100111111111000001010000000100
000010100000001101100110000101111000010100100110000000
000001001110001011000010100000001100000000010000000001
000000000000000111000111001000001110000000000000000000
000000000000000000100100001001010000000100000000000000
000010100001101001000000001001011110010111100000000100
000001001000010101000000000011111001000111010000000000
000000000000000000000010000111001010000000000000000000
000000001000000000000010010000100000001000000000000000
110000000001100011100010010000011101000110000000000000
100010100000110000000110001101001000000010100000000000

.logic_tile 9 3
000000000000000101100000000001100000000000001000000000
000000000001000101000000000000100000000000000000001000
000000000000000000000111000011000001000000001000000000
000000100000000000000100000000101111000000000000000000
000000100000000111100000010111101000001100111000000000
000000000000100000100011110000101000110011000000000000
000000001000010000000000010101001001001100111010000000
000000000000100000000011010000001111110011000000000000
000000000001110000000000010001001001001100111000000000
000000000000110000000010010000001101110011000000000000
000000001110000000000000010111001001001100111000000000
000000000000000000000011000000001111110011000001000000
000000000000000101000000000101101001001100111000000000
000010000000000000000000000000101101110011000000000010
000010100000000000000000010011101000001100111001000000
000010100001000000000011000000101011110011000000000000

.logic_tile 10 3
000000000000000101000000010000000000000000000100000000
000000000000000000100011110111000000000010000000000000
011000000000001000000010100000011111000110100000000001
000010100010001111000000000000011001000000000011000011
010000000000000000000111110000011100000100000100000000
010000000001010000000110000000010000000000000000000000
000000000001000000000000000111001010000010000000000000
000001000000100000000000000001011111000000000000000000
000000000000001001000000001101001101010111100010000000
000000000000001001000000001011101000000111010000000000
000000000001010000000110010011000000000000000100000000
000000100010100000000111100000000000000001000000000000
000000000000000101000000000111100000000000000100000000
000000000000000000000011110000100000000001000001000000
110010001010000000000110100000000000000000000110000000
100001000000000000000111101111000000000010000000000000

.logic_tile 11 3
000000000000000111100000011000000000000000000100000000
000000000000000101000010000001000000000010000000000000
011010100110001000000000000000011011010000000000100000
000000000000001111000000000001011110010110100001000010
110000001101011101100000000111111100000110100000000000
010000000000000011000000000011011000001111110000000000
000000000110000000000011100000001110000100000100000000
000000000010000000000011110000010000000000000001000100
000000000000001000000000010101111101000000010000000000
000010000000000001000011101001101100010000100000000001
000001100010001101100111000111100000000000000100000000
000011000000000101000100000000100000000001000000000000
000011100000000111000010000000000000000000000100000000
000000001000000000100000000111000000000010000000000000
110000001010000000000010010101000001000011100000000000
100000001100000001000011110101001111000001000000000001

.logic_tile 12 3
000000000000000101000111100000000000000000000100000000
000000000000000101000100001101000000000010000000000000
011000001110000101000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
110000000000000111100010101000001111010110000000000000
110000001110000000000010010101011111000010000000000010
000000001110100011000010000001000000000000000100000000
000000000001010000000000000000000000000001000000000000
000000000001000001100110001101001100000110100000000000
000000000000000000000010100111101010001111110000000000
000000000100100000000000000000000001000000100100000000
000000000001000000000000000000001000000000000000000000
000001000000000000000011100001000000000000000100000000
000000000000001101000011110000000000000001000000000000
110001000000000111100010000011011010010111100000000000
100000100000000000100000001001111101000111010000000000

.logic_tile 13 3
000000000000010000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
011001001000000000000000000001100000000000000100000000
000010100000001111000000000000000000000001000011000100
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 14 3
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000001000000000000000000100000000
100010000000000000000000001101000000000010000000000010

.logic_tile 15 3
000000000000000001100011101000011111000100000100000000
000000000000000000000110101011001100000110000000000001
011000001100100000000010101000011100000010000000000000
000000000000000000000100000111000000000000000000000001
110000000000001111100010100000001101000010000000000000
110010001000000001000110111001011111000000000000000000
000001000000000001000000001000000000000000000100000000
000010100000000000100000001001001000000000100000000001
000001000110000000000010100001000000000000000100000000
000000000000000000000000000000001011000000010000000000
000000000000000000000000010000000000000000000100000000
000000000000000101000010001101001000000000100000000000
000000000100000000000010001101000000001100110000000000
000000000100000000000100000101000000110011000000000000
110000000000001011100010100111101010001011000010000000
100000000000000011100000001001000000001111000010000110

.logic_tile 16 3
000001000000000101000000000001001001001100111000000000
000000000000010001100000000000001000110011000000010000
000000000000000000000010100101001001001100111000000000
000000000000001001000100000000101010110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000001001000100000000001100110011000000000000
000001000001010000000000010001101000001100111000000000
000000100000101001000010010000001111110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000101100110100001101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010011101001001100111000000000
000000000000000000000010010000101000110011000000000000
000000001110000000000000000001001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 17 3
000000000000000000000110010000000000000010000000000000
000000000000000000000010001001000000000000000000000000
011000001000001000000000000001011011100000000000000000
000000001100000101000000001001111010000000000000000000
010000000000000000000010010101001110000000000100000000
110000100000000000000010100111110000000010000000000000
000000000111011000000010111000001110000100000100000000
000000000000100001000010101101001111000000000000000000
000010000000000111100000000011001111000000000100000000
000001000000001101000000000000011000000001000000000000
000000000000001000000000000011100000000010000000000000
000000001110000001000000000000000000000000000000000000
000000000000000111100000010011001110000000000110000000
000000000000000000000011100000011100000001000000000000
000000000000000000000000000000000000000010000000000000
000000000001000000000000001001000000000000000000000000

.logic_tile 18 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000010001101010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000010101000000000000000100000000
000000000000000000000011100000100000000001000000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000100000000010000000000000000000000000000000
010010000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000001000000110011001111011100000000000000000
000000000000000001000110011101001001000000000000000000
011000000110001001100111010001001010100000000000000000
000000000000000001100110011111011011000000000000000000
110000100000000011100110001001011100100000000000000000
010000000000000000100011110001111001000000000000000000
000000000000001000000110001111111111100000000000000000
000000000000001001000100001111101110000000000000000000
000000000000000101100000011000000000000010000100000000
000000000000000000000011100001000000000000000000000000
000000000000000000000011101001101011000110100000000000
000000000000000000000000001001101111001111110001000000
000000100000000000000000010011011001000110100000000100
000001000001010000000010000101011000001111110000000000
110000000000111101100110110000000000000000000000000000
100000000000000101000010100000000000000000000000000000

.logic_tile 22 3
000000000001100001100000000111001000001100111100000000
000010000001110000000000000000000000110011000000010001
011000000000000001100000010000001000001100111100000000
000000001110000000000010000000001000110011000000000000
010000000110000000000110100000001000001100111100000000
110010000000000000000100000000001101110011000000000100
000100000000000000000000000000001000001100111100000000
000010000000000000000000000000001101110011000000100000
000000100000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000001
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000000000000101000000000000000001001001100111100000000
000000000001000001000000000000001001110011000000000000
110000000000001000000000000000001001001100111100000000
100000000000000001000000000000001101110011000001000000

.logic_tile 23 3
000001001110001101100110110000000000000000000000000000
000010000010100101000010100000000000000000000000000000
011000000000000011100000000000000000000000100110000011
000000000000000000100000000000001100000000000001100100
000100000000000101000000000101111000001001000000000000
000000001100000000000000000101100000001101000010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001001000100000000010000000
000000000000000000000000001001011000000000000000000000
000001000000100000000000000101111000000100000001000101
000000000001000000000000000000100000001001000010000000
110000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000001000000000000000000000000000001000000000000000000
000000000110001111000000000001001001000010000000000010
000000000000000000000111011001100000000000000000000000
000000000000000000000111010101100000000010000000000010
000010000000100000000000001001100000000001000000000000
000001000000000000000000001001100000000000000000000000
000000000000001000000000000000011000010000000000000000
000000000000001111000000000000011101000000000000000010
000000100000100000000111000000000001000000000000000001
000000000000010000000100000001001001000000100000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000001001100000000010000000000010
000110100000000000000000001000011010000000000000000001
000001000000000000000000001001000000000100000000000000
000000000000000000000000000000011000000000000000000000
000000000000000000000000001011010000000010000000000001

.ipcon_tile 25 3
000000000000000000000000010001101010110000110000101000
000000000000000000000011010011110000110000110000000000
000000000000000000000011110011101000110000110000101000
000000000000001111000111010011110000110000110000000000
000000000011011000000000010101011010110000110000101000
000000000000101111000010111111000000110000110000000000
000000000000001111100000000111011010110000110000001000
000000000000001101100000001011000000110000110000100000
000010001010001111000111110011101110110000110000001100
000000000000001011100011001011000000110000110000000000
000000000000001111100111110111111000110000110010001000
000000000000000011000011101111000000110000110000000000
000000000000000111100111111111111110110000110000001000
000000000000001111100011001111010000110000110010000000
000000000000001111100111111011111000110000110000001000
000000000000000011000011111011010000110000110000000100

.ipcon_tile 0 4
000000000000000000000000000000001100110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000011100110000110000001001
000000000000000000000000000000010000110000110000000000
000010100000000000000000000000001100110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011100110000110000001001
000000000000000000000000000000010000110000110000000000
000000010000000011100000000000001110110000110010001000
000000010000000000000000000000000000110000110000000000
000000010000000000010000010000001110110000110010001000
000000010000000000000011000000000000110000110000000000
000000010000000001000000000000000000110000110000001000
000001010000000001000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000010000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001010001010000000000000000000000000000000000000000
000000110000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000101100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010101000000000000000100000000
000000000000000000000011110000000000000001000010000000
010000000000000001000011100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001011000000000000000001
000001010000000000000000001000000000000000000100000000
000010110000000000000000001001000000000010000010000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000010000000000000000000000000000000000000000
100000110000100000000000000000000000000000000000000000

.logic_tile 5 4
000000100000000000000010001101100001000010100000000000
000000000000100000000000000011001111000010010010000000
011001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000000101000000000000010000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010111110001001000000000000000000000000000000000000
000000010000000000000111100001000000000000000100000000
000000010010000000000000000000100000000001000010000000
110000010110100000000011100000000000000000000000000000
100000010001000000000100000000000000000000000000000000

.ramt_tile 6 4
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000100000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 7 4
000000000000001001100011111011001010000110100000000000
000000000000000001000110000111101100001111110000000000
011000001000000000000000000101111110000110100000000000
000000000000000000000000000011111101001111110000000000
010000000010001111100111100001000000000000000100000000
110000000000001101000100000000100000000001000000000001
000000000000001000000010101111001111001001010000000000
000010100000000001000000000101011101000000000000000001
000000010000001111000010010001000001000001000000000000
000000010000001011000011000101001101000001010000000000
000000011010000001100111101001001101000110100000000000
000000010000000111000110011011111111001111110000000000
000000010000000101100111110011101111001001010000000000
000000010000000000000111010001011100000000000000000010
110000010000000111100111100000000000000000000000000000
100000010001010000100011110000000000000000000000000000

.logic_tile 8 4
000000100000000000000000001011111000010111100000000000
000000001100000001000000001101111110001011100000000000
011000000000010111100010011001001100010000100000000000
000000100000101111100110000101011011000000010000000000
110000100000000000000110011000000000000000000110000000
110001000000100000000011001111000000000010000000000000
000000000000000001000110001000000000000000000100000000
000000100000000101000010010001000000000010000000000000
000010010001010000000000010111100000000000000100000000
000001010010100000000011100000000000000001000000000000
000010110000000000000010001101011000010111100010000000
000001010000000000000000001101111111001011100000000000
000000010000000111000111111000000000000000000100000000
000000010000100000100011000001000000000010000000000000
110001011000110000000010000000011010000100000100000000
100000110000110001000100000000000000000000000000000000

.logic_tile 9 4
000001100000010000000010000111001000001100111000000000
000000000000000000000100000000101011110011000000010010
000000001010001000000000000101001000001100111000000001
000000000001010111000000000000101011110011000000000000
000001100001000000000011100001001000001100111010000000
000010000000100000000011100000101011110011000000000000
000000000000001000000000000101001001001100111000000000
000000000001001011000000000000101100110011000000000000
000000110000000000000000000101101001001100111000000000
000000010000000000000000000000001111110011000000100000
000000011110000101100000000111101001001100111000000000
000000010000000000000000000000001010110011000000100000
000001010000100011100000000101101001001100111000000001
000010010000000000100010000000001000110011000000000000
000000010000100001000010000111001001001100111000000001
000000010000010000000000000000001010110011000000000000

.logic_tile 10 4
000000000000000101000000000101001101000110100000000000
000000000000000000000000001011001011001111110000000010
011000000000001000000111010001111111010100100100000000
000000001110101011000011100000111010000000010010000000
000000000000000111000110100001001101000010100000100000
000000000000010101100000000000001101001001000000000000
000000000000001000000011110101000001000000000000000001
000000000000001111000110010000001011000000010000000000
000001010000000111100000000001011000000010000000000000
000010110001011101100010011101010000001011000000000000
000011110000100000000110001111111000000100000100000000
000001110000000000000010110111100000001101000010100000
000000010000001000000000001101111100000001000110000000
000000010000000011000000001111110000001011000000000000
110010110111011000000010000011000000000010100000000000
100001010011000001000100000111001000000001100000000000

.logic_tile 11 4
000000001100101000000111110011101011010100000100000000
000000000000001111000111110000101101001001000000100000
011010001010000101000000000111111011000000100100000000
000000000000000000000000000000001101001001010001000000
000000000101000111100000010011001101000110000000000000
000000000010100101100010000000011100000001010000000000
000001000000001001100000000000011111010100100100000001
000010000000000111000000001101011000000000100010000000
000000010010000001100111110001111010010111100000000000
000000010000101111100011010011001111000111010000000000
000000011010000001100011110000001010010010100000000000
000000010000010001100010001001001100000010000000000000
000000010000000000000010000011001110000010000000000000
000000010110001001000000000001000000001011000000000000
110000110000010101100011100001001101000110100000000100
100001010000110000000000000111111100001111110000000000

.logic_tile 12 4
000000000000000111100000011101100001000000100000000000
000000000000000101100011110111101111000000110000000000
011000000011011011000010101001000000000001000000000000
000000100001110111100010100101001000000010100000000000
010010100000000000000010000001101111100000000000000000
110001001000001101000100001011101000100000010000000000
000001000000001001100000000011101101001000000000000000
000010100001010101000011100101001101010100000000000000
000000110000001000000111010001111110010000000010000000
000000010000000001000111000000001001101001010001000000
000010011010000001000110101000000000000000000100000000
000001010001010111000010011111000000000010000000000000
000000010000001111100000001011100001000001000000000000
000001010100100111000000000101001101000001010000000000
110000011111111101100110000001101111000110100000000000
100000010001111011000010001011101110001111110000000000

.logic_tile 13 4
000000000100000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
011000000110000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000010000101101110000000000011000000
110000000000010000000100000000000000000001000011000000
000000000000000000000000001000000000000000000100000000
000000000000001001000011011011000000000010000000000000
000000010010000000000000001111011010111100000000000100
000001010000000000000000000111111001111100010000000000
000000010110101011100111100000001110000100000000000000
000000110000000101000100000111000000000000000011000000
000000010000000011100000000011100001000010000000000101
000000011010000001000011110000001100000000000000100011
111000010000000111100111101000000000000000000100000000
100000010000000000100011111111000000000010000000000000

.logic_tile 14 4
000000000100000000000011100001111011000000000100000000
000000100000000000000100000000111101100000000001000000
011010100000000101000010100111111011100000000100000000
000001000000000000100000001001101000010110100000000010
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000111100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000001000000000000000000110000101
000000010000000000000000000111000000000010000000000001
000010110000000000000000000000000000000000000000000000
000001010000000000000011000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110001010000100011000011100000000000000000000000000000
100010110001010000000100000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000101000000000000001000000000
000000000000001101000000000000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000100000001101000000000000001111000000000000000000
000000000000000000000010100001101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000100000000010100000001001001100111000000000
000000001100010101000100000000001010110011000000000000
000000010100100000000000000000001001001100111000000000
000000010001010000000000000000001011110011000000000000
000000010000100000000000000001001000001100111000000000
000000010000010000000000000000000000110011000000000000
000000010000000000000000000000001001001100111000000000
000000011000000000000000000000001000110011000000000000
000000010001010000000000000101001000001100110000000000
000000010001010000000010100000100000110011000000000000

.logic_tile 16 4
000000000000000101000000010011101001001100110000000000
000000000000000000100011000000001101110011000000010000
011000000110001101000000010001100000000001000100000000
000000000000000111000010010101000000000000000000100000
010000000000000101000010000000000001000000000100100000
010000000000000101000000001101001000000000100000000000
000000101001100000000000000001101010000000000100000000
000000000000010000000010110000000000001000000000000000
000000010000000000000000001001011011000000000000000000
000000010000000000000000000111011100001000000000000000
000000011100001001000000011011111110000010000000000000
000010110000001001000010001101000000000000000000000000
000000010000000000000000001000000000000010000000000000
000000010000000000000000001001000000000000000000000000
110000010000000001100000001000011000000000000100000000
100000011001000000100000000001000000000100000000000000

.logic_tile 17 4
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
110000000000000000000000000000001100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000010000011101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000001001000000000000000000001101101010111100000000000
000010000000000000000010110101111011001011100000000000
011000000000010000000111100000000000000000000000000000
000000000000101111000000000000000000000000000000000000
110000000000001111000000000011001110010000100000000000
110000000000011111100010001001011101000000010000000001
000000000000000000000010000111111001000110100000000000
000000000000000000000100000101001111001111110010000000
000000110000000001000011100111101010000010000100000000
000001010000000000000011100000010000000000000010000000
000001010000000000000110000000000000000000000000000000
000010110000001001010000000000000000000000000000000000
000000010010000101000111110111111101011110100000000001
000000010000000000100111110101111100011101000000000000
000000010000011011100000010000001110000100000100000000
000000010000101011000011000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000100100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000010100000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000001010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000011011010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 4
000000000000000000000110000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000001000000000000000000000000000000000000000
000000001111011011000000000000000000000000000000000000
110000000000001101000000010011100001000010110000000000
010000000000000111100011110111001010000000010010000000
000000001110000111100111100011100000000000000100000000
000000000000000000100000000000100000000001000000000000
000000010000001000000010011000000000000000000100000000
000000011000000001000111101101000000000010000001000000
000000010001010111000000000101011000000001000010000000
000000010000100000100010001001001111001001000000000000
000000010000001111100000010111101111000000000000000000
000000010000000111100010100000101110101001000000000000
110000010110000111100000000001101100010111100000000000
100000010001010000100011111011001010000111010000000000

.logic_tile 21 4
000000000000010000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000000000000010111001110100000000000000000
000000000000000000000011110111011111000000000000000000
000000000000000101000000010111001100000000000000000000
000000000000000000000011100000110000001000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000011000000001100111000101111110000100000010000000
000000011110000101000100000101110000001100000000000000
000000010000001101100110111011111101100000000000000000
000000010010000101000010100011011101000000000000000000
000000011010001101100110111011011010100000000000000000
000000110000000101000010100111001000000000000000000000
000010111010001001100000010001101101000110100000000000
000000010000000011000011001101101110001111110001000000

.logic_tile 22 4
000000000000000000000000000111001000001100111100000000
000000000000000000000010010000000000110011000001010000
011000000000000000000000000111001000001100111100000000
000000000110000000000000000000000000110011000000000100
010000000000000000000110000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000010000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000100
000010110000000000000000010000001001001100111100000000
000001010000000000000010000000001100110011000000000100
000000010000001000000110000111101000001100111100000000
000000010000000001000000000000000000110011000000000000
000000010000001001100000000101101000001100111100000000
000000010000000001000000000000100000110011000001000000
110000010000000001100000000000001001001100111100000000
100000010000000000000000000000001101110011000000000001

.logic_tile 23 4
000010000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
011000000100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000001000000000000000110000111
000000010000000000000000000000000000000001000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000100000000000000000000000000000000000000000
100000010001000000000000000000000000000000000000000000

.logic_tile 24 4
000010000001000000000000001000001010000000000000000000
000010001000100000000000001001000000000100000000000001
000000000000000000000000010000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000010100000000000000000000101001010000000000000000000
000000001100001111000011100000100000000001000000000010
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000001000001010000000000000000000
000000010100000000000000001001000000000010000000000010
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101001010000000000000000000
000000010000000000000000000000010000001000000000000010
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011100110000110000101000
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000010000110000110001000000
000010100000000111000000000000011100110000110000101000
000001000000000000000011100000010000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000010000110000110000100000
000000010000000000000000000000001010110000110000001000
000000011100000000000000000000010000110000110000100000
000000010000000000000111000000001010110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000
000000010000000000000111000000000000110000110000001000
000000010000000000000000000000000000110000110000100000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000000001100000100000110000010
000000010000000000000011110000000000000000000000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011010100000000000000000000111001100111011110000000000
000001000000000000000000001001101110110010110000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000010000000000100
000000010000000000000000000000001001000000000000000010
000000010000000000000010000000001010000100000100000000
000001010000000001000100000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001100000000000000000001010000100000100000000
000000000000110000000000000000000000000000000010000000
010000000000000001000111100000000000000000000100000000
110000000000000000000000001111000000000010000010000100
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000010000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000011110000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000010100000
011000000000000000000000000000000000000000000100000000
000010100000000000000000001111000000000010000010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000000000000000000000001000000100100000001
000000000000000000000000000000001110000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000111000000000111100000000000000100000000
100000010000000001000000000000000000000001000010000010

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000100000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000001001001110000110100000000000
000000000001010000000000001111111100001111110000000000
110000000000000000000000000011100000000000000100000000
010000000000000000000000000000100000000001000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000010000001110000100000100000000
000000010000000000000011100000000000000000000001000000
000000010000000000000010000000000000000000000000000000
000010010000000000000100000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000001001000000000000000000000000000000000000
110010110000100000000000000000000000000000000100000100
100000110001010000000010011001000000000010000000000000

.logic_tile 8 5
000001001010001101100010000000000000000000100100000000
000000100000000111000000000000001000000000000000000000
011000000000000101000111000111001100000001000000000000
000000000000100101100111100001100000000110000000000000
010000000000000111100011100011011011001000000000000000
110000000001000101000000000101001110101000000000000000
000000000000001011100111111000000000000000000100000000
000000000000001011100111110001000000000010000000000000
000000010000001001100010001000011011010110000000000000
000000010000000001000100000011011001000010000000000000
000000010000001000000000000111111010000001000000000000
000000010000000101000000000101111101000010100010000000
000000110000000000000010000000011110000100000110000000
000000010001010000000000000000000000000000000000000000
110000010000100111100010000101111001001001010000000000
100000010001011001000100001001001001000000000010000000

.logic_tile 9 5
000000000000000111000011100001001001001100111000000000
000000001000100000100100000000001001110011000000010000
000000000000000000000000010101001000001100111000000000
000000000000000000000010010000001110110011000000000000
000000000000000111000010000011101000001100111000000000
000000000000000000100000000000001010110011000000000001
000000000110010000000000010101001000001100111000000000
000000000110000000000011100000001001110011000010000000
000000110000000000000110100001001000001100111000000000
000000010000000000000000000000001111110011000000000000
000000010000000111000000000101001000001100111000000000
000000010010000000100000000000001101110011000000000000
000000010000011000000010100001001000001100111000000000
000000010000000101000100000000001011110011000000000000
000000010110000000000000000101001001001100111000000100
000000010000000000000000000000001011110011000000000000

.logic_tile 10 5
000000000000000111000110001000011101000000100100000000
000000001000000000100100001011001011000110100001000000
011000000000000011100111110001101101000010000000000000
000000000000001101100011100101101011000000000000000000
000000000000001101100111000111111001000000010010000000
000000000011001001000000001011001111010000100000000000
000000000000001101100111100101111111010100000100000000
000000000000000001000110100000101010001001000000100000
000001010110001111100010010011000001000011100000000000
000000010000000001100011100111101010000001000000000000
000000010001010001100000000101000000000010000000000000
000000010000101111000010001011001100000011100000000000
000000011000000001000110001001011001010111100000000000
000000010000000000000000000011011000000111010000000000
110010010000001001000111000101001111000010000000000000
100001010000001011000110001001111111000000000000000000

.logic_tile 11 5
000000000000000101000000000000001100000100000100000000
000000000001000001100000000000010000000000000000000000
011000000001000000000010110101111000001000000000000000
000000000000100000000110100001111111000000000000000000
110000000000100000000110010000001110000000000000000000
110000100001011111000011001011000000000100000000000000
000000000000101000000110010001001101000110100000000000
000000000000000011000010000101011011001111110000000000
000000110000000000000110101000011100010000100000000000
000000010000000000000010100011001011000000100000000000
000000010000010001100000011000000000000000000100000000
000010111100101001000011111001000000000010000000000000
000000010000001000000010010000001010000100000100000000
000000010000000001000010000000010000000000000000000000
110000010100100000000000001001011101000110100000000000
100000110000000000000010100101011111001111110000000000

.logic_tile 12 5
000000000000001001100010101111101111000110100000000000
000000101100001111100000001111001110001111110000000000
011000000000011001100111110011111001001001010100100000
000000000000100101000011101101101011101001010000000000
000000000000000101000010101001011100010111100000000000
000000000000001111000110100101001011000111010000000000
000000001101000001100000000111001101000100000100000000
000010000000100001100010100000011000001001010001000000
000010010000101000000111100001011011010000110100000000
000000010000000011000110000101101101110000110000000001
000000010000000101000000010001001110000010000000000000
000000011100000000100011001011010000001011000000000000
000000010001011001000010110001111110010000000010000100
000000010000100011000010000000111100101001010010000000
110001010000001101100011100011111000001001010100000000
100000110000001011000111111111111010101001010000000000

.logic_tile 13 5
000000000000000111000010101001011110010010100000000000
000000000000001001000000000101111100110011110001000000
011000000110000101000000000000011110000000000000100001
000000000101000000000000001111010000000010000010000000
110000000000000000000010100001101100001001000000000000
010000000000000000000100000001010000001110000010000000
000000000000011111100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000010000001000000111100000011110000100000110000000
000000010000101111000110000000000000000000000000000001
000010110110000000000110100000000001000000100100000100
000000010000000000000100000000001101000000000000000000
000000010000000001000000000001011010111001010000000000
000000010000000000000010100111001011110000000000000000
110000010100000000000111110000000000000000000000000000
100001010000000001000110000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000100000011100000000000000000000000000000000000
000000000001000101100000000000000000000000000000000000
110100000100010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000100100000000
000001000000000000000000000000001100000000000010000100
000000010000000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011001000000100010000100
000000010000000000000000000000001000000000000001000001
000000010000000000000011100000000000000000000000000000
000000011110000000000000000000000000000000000000000000
110001010000100000000000000000000000000000000100000000
100010010001000000000000001011000000000010000000000100

.logic_tile 15 5
000000000000000000000000000011000001000000000100000000
000000000000000000000000000000101010000000010000000000
011000100000000000000000010011111011010000000000000000
000000000000000000000010000101011101000000000000000000
110000000000001000000000001000001011000000000000100000
110000000000000001000000001001001011000010000000000000
000010000000000101000110000000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000000010000000000000010000011011010000000000100000000
000000010000000000000000000000110000001000000000000000
000010010000001000000010000101111000000000000000000010
000001011110000001000000000000111010001000000001000100
000000010001000000000010101011100001000000100000000000
000001010000000000000000000011101111000000000000000000
110010011000000000000110100000000001000000000100000000
100001110000000000000000001011001010000000100000000000

.logic_tile 16 5
000000000000000011100010110000011101000010100000000000
000000000000000000100110100101011111000010000000000000
011100100000000000000000000101000000000001000000000000
000000000000000000000000000001000000000000000000000000
110000000001011101100111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000101000010110101001100101000010000000000
000000001100000000000110001001101000010110100000000000
000000010010000000000000000101000001000010100010000000
000000010000001001000000000000001011000000010000000000
000000010000000000000011100111011010000110000000000000
000000011000000000000000000000000000000001000000000000
000000010000000001100110000000011010000010000100000000
000000010000000000000000001001010000000000000000000000
110000010000000000000110000101100000000000000000000000
100000010000000000000000000000001000000001000000000000

.logic_tile 17 5
000010100000000000000000000000000001000000100100000001
000000000000000000000010000000001010000000000000000000
011000000001000000000000000001001100000010000000000000
000000000000100000000000000000100000000000000011000000
010000000000001000000010000000000000000000000000000000
110000000100000101000000000000000000000000000000000000
000010100001010101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000001000001010000110000000000000
000000010000000000000000000101000000000010000001000000
110000011111000000000000000000000000000000000000000000
100000011100100000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000001011111010010111100000000000
000010100000000000000000000101011011000111010000000000
011000000000001000000000000000000000000000000000000000
000000000111000111000000000000000000000000000000000000
000010100000000111100011100101111100000000000000000000
000001000000000101000000000000000000001000000000000000
000010000000001001000000010000000000000000000000000000
000001000000001111100011110000000000000000000000000000
000010110000001000000000000000000000000000000000000000
000001010000000011000000000000000000000000000000000000
000000010000000001000000001001101100000100000100000001
000000010000000000000000001111000000001100000000000000
000000010000001000000000000111001011001001010110000000
000000010000000011000000000101001111101001010000000000
110000010000000000000111000000000000000000000000000000
100000010000000000000111100000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000

.logic_tile 20 5
000000000000001001000011110001111101000000000000000000
000000001110000001100111100000101101001001010000000000
011000100000000000000010100111111011111111000000000000
000001000000000000000010100001011100010110000000000000
010000000000001001000111100111001000001000000000000000
110000000000001011000000000001011010010100000001000000
000000000000000000000110011000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000001000111100001001110010111100000000000
000000010000000000000010000111101010000111010000000000
000000010000000001000000000000011011010000100000000000
000000010000011111000000000111011001000000100000000000
000000010000000001000000000000001100000100000100000000
000000010000000000000000000000010000000000000000000000

.logic_tile 21 5
000000000000000111000110111111111101100000000000000000
000000000000000111000010001011011110000000000000000000
011000000000000111000000000001011010000001000000000000
000000000000000000000011111111111100001001000000000000
010000000000000000000111000001011000000111010000000000
110000000000000000000110011111101000101011010000000000
000000000000000001100010000000000000000000000100000000
000000000000000000100011101101000000000010000000000000
000000010000000001000110110011001110100000000000000000
000000010000000000100010100111101101000000000000000000
000000010000000000000110110101111111010111100000000000
000000010000000001000010100001001011001011100000000000
000000010001001101100110000001011111000110100000000000
000000010000100101000011101011011100001111110001000000
110000011000001101100011110001111111010111100000000000
100010110001010101000111001111111000001011100000000000

.logic_tile 22 5
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000000000110011000000010000
011000000000100000000000010111001000001100111100000000
000000000000000000000010000000000000110011000001000000
110000000000001000000110000000001000001100111100000000
010000000000000001000000000000001001110011000000000000
000000100000001001100000000101001000001100111100000000
000011000110000001000000000000100000110011000001000000
001010110000000000000000000101101000001100111100000000
000000010000000000000011110000000000110011000000000000
000000010000000000000110000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000001100000000000001001001100111100000000
000000010000000000000000000000001001110011000010000000
110000010000000000000000001000001000001100110100000000
100000010000000000000000001011000000110011000010000000

.logic_tile 23 5
000010000100000011100000010000000000000000100100000000
000000000000000000100010000000001010000000000000000000
011000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001111000000010000001010000100000100000000
010000000000000001100011010000010000000000000000000000
000000000000000000000000000001001100010111100000000000
000000000000000000000000000001101110001011100001000000
000000010000000000000000010000000000000000000000000000
000000010000001001000011000000000000000000000000000000
000000010010000111000000000000000000000000000000000000
000000010000000000000000000101001110000000100000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
110000010100000000000000000000000001000000100110000000
100000010000000000000000000000001100000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000010010001110000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010100000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000110000000000000000000000100000001
000000000000000000000010011111000000000010000000000000
011010000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000001000000010000000000000
000000000110000000000000000001010000000000000000000100
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000101000000000001000001000001000110000000
000000000000001111000010001001001000000010100000000000
011000000000001000000000000011000000000001000100000000
000000000000000001000010111101100000000000000000000000
000000000000000101000000000000000001000000000100000000
000000000000000000100010111011001010000000100000000000
000000000000000101000010100101101100000000000100000000
000000000000000001100110100000110000001000000000000000
000000000000000000000000010101111011011111100000000000
000000000000000000000011000001011111111110100000000000
000000000000000000000000000011001010000000000100000000
000000000000000000000000000000100000001000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001001101000000100000000000
110000000000000000000110100000000001000010000000000100
100000000000000000000000000000001011000000000000000010

.logic_tile 4 6
000000000000000000000010000000000000000000000000000000
000000000010100000000100000000000000000000000000000000
011000001100000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
110000100000000000000000000111100000000000000100000000
110000000000000000000000000000100000000001000000000100
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000001000000000000000000000001110000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000011010000100000100000100
100000000000000000000011110000010000000000000000000000

.logic_tile 5 6
000000000000000000000000010000000000000000000000000000
000001001000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000001000010000000000000
010000000001000000000000001011001000000000000011000100
000000000000000000000000000000000000000000000100000000
000000001110000000000000000011000000000010000010000000
000000101100001001000000010000000000000000100100000000
000000000000001011000011000000001100000000000010000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000101000000
000000000001010000000000001011000000000010000000000000
110000000001010000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000010000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
011001000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000010100000
000000000000000000000000000000011001000010000010000001
000000000000000000000000000000011011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110010000000000000000010000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000001000111000011001111000001000000100100000000
000000000000000000000000001111001110000001110010000000
011000000000000000000111001101111100001001010110000000
000000000000000111000100000011101011010110100000000000
000000000000000111100011101001001100000111000000000000
000000000000000000000010101011000000000001000000000000
000000000000000000000111010000001101010100000110000001
000000000000000101000011100111001010000110000000000000
000000100000000101100000010001011010000110100000000000
000000000000000001000010000111111010001111110000000000
000000000110001111000000010011000000000000100100000000
000000000001000001100011110111101001000010110010000000
000000000001000001000110101111111000001001010100000000
000000000000000001000011110001011011010110100000000000
110000000111000111100110000000001110000110100000000000
100000000000100001100000001111011000000000100000000000

.logic_tile 9 6
000000100000001000000000010011101001001100111000000000
000000000000000101000011000000101011110011000000010000
000000100110000101000000000101101001001100111000000000
000000100000000000100000000000001101110011000000000000
000000001000100000000000000001101001001100111000000000
000000000000010000000010110000001100110011000000000000
000001000000010101100010110001001001001100111000000000
000010101010000000000111110000001101110011000000000000
000000100000000000000010100011101000001100111010000000
000000100011000000000100000000101001110011000000000000
000000100000000000000010000011101000001100111000000000
000001000000001001000100000000001101110011000000000000
000001000000000000000000000101101001001100111010000000
000010000000000000000000000000101100110011000000000000
000000000010000000000000000011101000001100110000000000
000000000010000000000000000000001011110011000000000000

.logic_tile 10 6
000000001001000000000000011001101100100000000000000100
000001000000000000000011001111101010000000000000000000
011000000000000000000010101011001101000010000000000000
000000000000000000000000000011011101000000000000000000
010010001010000101000011100000001100000100000100000000
010000000010000111000110000000010000000000000000000000
000001000000100111100010100111000000000000000100000000
000000100000010000100100000000100000000001000001000000
000000000000000001100110110000000000000000100100000000
000000100001001111000011100000001100000000000000000000
000000000000000101000010100111111010010111100000000000
000000001100000000100100001101001010000111010000000000
000000001000000001000111001000011111010100000010000001
000000000110000001000110111101001110010100100000000000
110000000000010001000110000111001010000010000000000000
100000000000100001000000000111011111000000000000000000

.logic_tile 11 6
000000000000000101000010100001100001000011100000000000
000000001010100000000100001101101000000010000000000000
011010000000000101000111110001111110010111100000000000
000001000001011111100111111101101001001011100000000000
000000001000011111100011110001011101001001010100000000
000010000010001111100010101111001010010110100000000000
000000000000000101100011100101101100010000100100100001
000000000001010001000011100000111001000001010000000000
000000001000010111100000001101111010010000110100000000
000000000000100000000010001011101111110000110000000000
000000000000000111000000001101000000000000000010000000
000000000000000000000010110001001111000000100000100010
000100001000011000000010000101011000000000000000000000
000000000000100001000011100101000000001000000001100101
110000000000000001100000000101100000000000100100000000
100010100000000000000000000111101100000001110011000000

.logic_tile 12 6
000001100000001000000000011000000000000000000100000000
000001000000000111000010010101000000000010000000100000
011000001000010000000000010011101110111001010000100000
000000000000100000000011011111011110110000000000000000
010000000000000000000000000011111100000000000010000000
010000000000000000000000000011101000000000010001100000
000000000000000011100010110000011000000100000110000000
000000000000000000000010110000010000000000000000000000
000000100000001111000000000000000000000000100110000000
000000000110000111100000000000001110000000000000000000
000000001100101001000010000000011110000100000100000000
000010100001000101100111110000010000000000000011000000
000000000000001001000111110000011110000100000000000100
000010000000000011000111100000001100000000000000100100
110000000000001000000111101011111010000010000000000000
100000001110000101000100001101111100000000000000000010

.logic_tile 13 6
000000001010000000000000001011111000000100000010000001
000000000010000000000010101111000000000000000010000000
011000000000000111000000000111111011000000000000000000
000010100000000000100000000011101100001000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000001110000100000100000000
000000000110000111100000000000010000000000000000000000
000000000110000111100011101101111100000000000001000001
000000000000000000100100001111000000001000000000000101
000000000000000011100110100000011111000000100010000000
000000000000000000100000000000001101000000000001100000
000000000000001000000111000011011110010100000000000001
000000000000000001000100000000111010101000010011100010
110000001001010111100011100111100000000000000010000000
100000000000100000100010000111000000000010000001100000

.logic_tile 14 6
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010010100000000000000011101011011100000100000010000000
110001000010000000000100001111000000000000000010000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000011110000100000100000000
000000000000000000000000000000000000000000000001000000
000110000000000001010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000000000011100111100001000000000000000001
100000000000001001000100000011101100000000100010000000

.logic_tile 15 6
000000001100000000000000001011111110000000000000000000
000000000000000000000000001101000000001000000011000000
011000100100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010000001000011000000000000000000000000000000000000
000000000000000000000010001011000001000000100010000000
000000001010000000000000000111101100000000000010100001
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000001000000000000000000111000000000000000110000000
000000000110000000000010000000100000000001000010100010
110000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000001000000000000000011101101000000000000000000000000
000010000001000000000010000101100000000010000010000000
000000001010001101100000000101001110111110110000100000
000000000000000111000000001111111101111001110000000000
000000000000000000000111000101100000000000000000000000
000000001000000000000010000000001101000000010011000100
000000001000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010010101100000000000000100000000
000000000000000000000010010000000000000001000000000000
000000000000000000000000000101000001000000010000000100
000000000000000000000000001111101100000000000000000000

.logic_tile 17 6
000001000000100111100000000000000000000000000000000000
000010000001010000100011110000000000000000000000000000
011000000000001000000000000000000000000000000100000000
000000000000001011000000000001000000000010000000000000
010000001010000000000000000000000000000000000000000000
010000000001010000000010110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000011101000000000000000001001001011111001010000000000
000000000001010000000000000011011000111111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000010001000000110000000000000000000000000000000
000010101100000111000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001101010000000011010000000000000000000000000000
000000000000100101000011000000000000000000000000000000
000011000000000011100000010111001010000110100000000000
000010100000000000100011101011111110001111110000000000
000010100000000000000010000001111100000000000100000000
000001000000000000000010000000011101001001010000000000
000000000000000000000110000001011010011100000110000000
000010100000000000000000001001001010111100000000000000
000010100000001000000011100000000000000000000000000000
000000000111001111000100000000000000000000000000000000
110000000000000000000000001101001110001111110000000000
100000000000000000000000001101111011000110100000000000

.ramt_tile 19 6
000010000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000010100000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000001000001100000010000000001000000100100000000
000000000000100000100011110000001110000000000001000000
000000000000000000000000011101011011010000110100000000
000000000001000000000011101101111100110000110000100000
000000000000000101000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000101000000000001011001111010000110100000001
000000000000000101000000000101001100110000110000000000
110000000000000000000000001001111100011100000100100000
100000000000000011000000000001101000111100000000000000

.logic_tile 21 6
000010000110001000000010100000001101010100000000000000
000001000000000111000100001011011011000100000000000000
011000100001001000000010101101111000001001010000000000
000000000000001001000100001111001110000000000001000000
110000000000010111000011111101001101010110000000000000
110001001100100001100010001101001110111111000000000000
000001000000001001100011100111111100000000100000000000
000010100000100001000100000000111001100000010000000000
000010001010010001000110000000000000000000100100000000
000001000001100000100010000000001110000000000000000000
000000000000000000000000001011101011010110110000000000
000000000000100000000011110111111010100010110000000000
000000000000011111000010000001101010000100000000000000
000000000000100111100000000000111000101000000000000000
000000000000000111100110010000001010000100000100000000
000000000000001111000010000000000000000000000000000000

.logic_tile 22 6
000000000000000000000010000111001101000001000000000000
000000000000000000000100000011111010001001000010000000
011000000000001000000000010101011000000110100000000000
000000000000000001000011010101111011001111110001000000
110000000000001000000110011101001011010111100000000000
110000000000000111000011111111011000001011100000000000
000000000001001001100000000000000000000000100100000000
000000000010001011100000000000001001000000000000000000
000000000001011000000111100000000001000000100100000000
000000001111010101000100000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000100000000000000010001000000000000000000100000000
100000000000000000000000000101000000000010000010000000

.logic_tile 23 6
000010100000010000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 24 6
000010000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000101100000000000000100000001
000000000000000000000010110000100000000001000010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000011101000011111000000000000
100000000000000000000000000101011110111111010000000000

.logic_tile 2 7
000010100000001000000110010001100001000000100100000000
000000000000000011000010001011001010000000110010000000
011000000000000001100011101011100000000001000100000000
000000000000000101000000001011000000000000000010000000
000000000000001111100000000111101010001100110000000000
000000000000000101000000000000000000110011000000000000
000000000000000111000110101001101011111010110000000000
000000000000000101000011101001001011111001110000000000
000000000001000000000000010000011100000000000100000000
000000000000100000000011001001010000000100000000000000
000000000000001011100010001001001011011111100000000000
000000000000000101100000000011001011101111100000000000
000000000000000000000000001000001001000000000100000000
000000000000000000000000000101011011000110100010000000
110010000000001000000000001000000000000010000000000001
100001100000000001000000000101000000000000000000000000

.logic_tile 3 7
000000000000000101000010110101100000000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000011000000111110101101000001100111000000000
000000000000101001000011010000001110110011000000000000
000000001100000001100000000001001001001100111000000000
000000000000000000100010100000001001110011000000000000
000000000000001101000110000101001001001100111000000000
000000000000000101000110100000001101110011000000000000
000000100000000000000000000001101000001100111000000000
000000000000001111000000000000101001110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000001110000000000000000101101001001100111000000000
000000000000000111000000000000101111110011000000000000
000000000000000000000011100001101000001100111000000000
000000000000000000000100000000001001110011000000000000

.logic_tile 4 7
000000100000000000000110101011111010011110100000000000
000001000000000000000000000101111010101111110000000000
011000000000000000000011100111101100000000000100000000
000000000000000111000100000000100000001000000000000000
000000000000001101000011100000000001000010000000000000
000000000000000011000010100000001011000000000000000001
000000000000101111100111101000000000000010000000000000
000000000000011011100111101001000000000000000000000100
000000000000000000000000001000011101000000000100000000
000000000010001101000000000001001101000110100010000000
000000000000000001100111011101011010001011110000000000
000000000000000000000010001001101011011111110000000000
000000000000000000000000001101101010111011110000000000
000000001000000000000000000101001011010111100000000000
110000000000000000000010000111100000000001000100000000
100000000110000000000000001001100000000000000000000000

.logic_tile 5 7
000000000000001000000011101011011100111111010000000000
000000000000001111000000000011111100111110000000000000
011000000000001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000001000000000000111001001010000100100000000
000000000000000101000000000000011111000000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000011101101101111110000000000
000000000001011111000011111011111001101101010000000000
000001001100000000000010000001111110010100000100000000
000010000000001111010000000000011010001000000010000000
000010100000001000000000000000000000000000100101000001
000010100000000001000000000000001000000000000000000011
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010000000100000000000000000000000000000

.logic_tile 7 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011001001100100101000000010000000000000000000000000000
000000100001000000000010010000000000000000000000000000
010010000000000000000000001101111100000010000010000000
010000001000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111100000000000000001000000100100000000
000000000000010000100000000000001000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000001000000000111100000000000000000000000000000000000
000000000110000000000011110000000000000000000000000000
011000000000101000000111101001001010010111100000000000
000000000001010011000100000101101110001011100000000010
000000000000001101000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000100001100110011101000001000001100110000000
000000000001000001100010001101001001000001010000000000
000000000000000011100000000000001101001100110000000000
000000000000000000100000000000001011110011000000000000
000000000000000111100000001000011001010110000000000000
000000000000000000100000000111001100000010000000000000
000000100000000000000000001000001011000010100000000000
000000001000001111000000000001001010000110000000000000
110000001001101001100000000111100001000001100100000000
100000001010100001000000000001001001000010100000000010

.logic_tile 9 7
000000000110000000000010100001011011000110100000000000
000000001010000101000110011101111110001111110000000000
011000000000001101000010100111101100000110000000000000
000000001110000111100000001101100000001010000000000000
000000001000000001100111101000001010010100000100000000
000000000011011101000010100101001111000110000000100000
000000000000000011100000010001001101000110100000000000
000010100000000000000011100000101001001000000000000000
000000000000000000000010001111111111010111100000000000
000000000001000001000000001111101000000111010000000000
000000000001010000000000010101011010010100100100000000
000000000000100000000010000000001001000000010000000000
000000000010000000000110000011000000000010100000000000
000000000000100000000000000001101100000010010000000000
110010000000000011100111000011111011010100100100000000
100001000000000001000010010000101000000000010000000000

.logic_tile 10 7
000001000000000111100111111011001001010111100000000000
000010000000000000000010001011011001000111010000000000
011000100000001101100110110000000001000000100100000000
000011100000000101000011100000001001000000000000000000
010000000000101000000111100000011000000100000100000000
110000000000010101000100000000000000000000000000000000
000010100000000111000000001011001101000100000000000000
000000000000001111000000000011101110001100000000000000
000000000000001111000000000000011010000000000000000000
000000000001000001100011100111000000000100000000000000
000000101110000001000000010000000001000000100110000000
000011100000000000000010100000001111000000000000000000
000000000000000001100000000101011011000000010000000000
000000000000100000000000001001001000100000010000000000
110010100000001000000000010101100000000001000010000000
100000000000000001000011110001000000000000000000000111

.logic_tile 11 7
000000000000000000000111110111111001010110100000000000
000000000000001011000011110101111011001001010000000000
011010000000000001100110100111001110000010000000000000
000001001110000101000000001001011011000000000010000000
010000000001010011100110100101111000100001010000000000
010000000000101011100010101101001000010110100000000000
000000000110000000000110000111100000000000000100000000
000000000000011101000011100000000000000001000000000000
000001000001001000000010101011011101000010000001000000
000000000000000011000100000011111000000000000000000000
000000000000010000000010000011101100000000000000000000
000000000000101111000010100000100000001000000000000000
000010000010000111000111000000011010000100000100000000
000000000000000000100100000000010000000000000001000000
110000000100000001000010001111100000000001000000000000
100000000000000000000110000001101010000000000000000000

.logic_tile 12 7
000000000000001000000010000000001110000100000000100000
000000000000001111000010001101010000000000000010100000
011000000100000111100000001001001101000010000000000000
000000000000000000100010010011001101000000000010000000
000000100000000000000011011101101111000110100000000000
000000000000001101000110101001011110001111110000000000
000001000110000000000000000111011110111101110100000001
000010000000001101000010111001011110111111110000000000
000000100001001001000000010101011110010001110000000000
000000100111111111100010001101001101110110110000000000
000000000000001001100111110011111100011100000100000000
000000000000000001000110100011011011111100000000000000
000000000001011001000000010101111000000000000010000000
000000000000000111000010101001101011000100000010100100
110000001000001111100111000101000000000000100000000000
100000000000000101100100000000101010000000000011000100

.logic_tile 13 7
000101000000100000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
011000000000001000000010101011001010111000110010000000
000000000000010011000110110101011111110000110000000000
010000000000000000000111100111100001000000000010000000
010000000000000000000100001011101101000000010010000001
000001000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000000011000000000000000000110000000
000001000000001101000011010001000000000010000000000000
000000001000000000000000000000000000000000000000000000
000010000000000101000011100000000000000000000000000000
000000000000000000000000011001100001000001000000000000
000000000110000000000011100011101001000000000011000001
110000000000000000000000000000000000000000000000000000
100010100000000000000010110000000000000000000000000000

.logic_tile 14 7
000000001010001000000000000101000000000000000000000000
000000100000000001000000000000101110000000010000000000
011000000000001011100000000011111101010000000100000000
000000000000000111100000000000101010000000000010000000
000000000000001101000010100000011000000000100000000000
000000000000001011100111101111001010010100100000100000
000000000000000001100000000011111101000000000010000000
000000000000001101000011100000011010000001000010000000
000000000100100000000000001101011110110000100100000000
000000000001000000000000000101001011100000010001000000
000000000100000000000000000001011001001111100000000000
000000000000001101000010111111001000001111110000000000
000000001111010001000010000101011011111000110010000000
000010000000100000000111101101011111110000110001000000
110000000010001000000111110101000001000000010100000000
100000000000011011000111000101101111000000000001000000

.logic_tile 15 7
000000000110001101100000001101100000000011010000000000
000001000001000111000011110101101010000011000000000000
011000000001000000000110000011111010010100100000000000
000000000000001101000011100000001110100000010000000000
000000000010000101100000000011101100001111000100000000
000000000000000011000010001011010000001101000000000000
000000000000000001000000010111001001111011110100000000
000000000000001001000010011101111100111111110000000000
000010000000000000000110101001101110000111000100000000
000000100000000000000011110011100000000110000000000000
000000000010000001100111100011111011001000000000000000
000000000001010101000000000001001011000000000000000000
000000001110101000000011101101101011111011110100000000
000001001101000001000100000001001111111111110000000000
110000000000000000000110101001011000000000000000000000
100000000000000000000000001011011101000010000000000000

.logic_tile 16 7
000000000000000000000000000000001110010000000010000000
000000000000100000000000001011001110010010100000000000
011000000000000111000000000001111100000001000000000000
000000000000000101000010100011000000000110000000100000
010000100000000111100010001101101111000000000000000000
110000001101010000100000001001011010001100000000000000
000010100000000011100010011001111010010000000000000000
000001000000001101000011100101101111100000010000000000
000000100000000101100000010000000001000000100100000000
000000001011000000000011010000001011000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001011000000000000000000
000000100000000111100000001111111000111000110000000000
000001000000000001000011110001001010110000110001000010
110000001000000000000000001001111010000000000000000000
100000000000000001000000000101101111110000000000000000

.logic_tile 17 7
000010000000000111000000001101011011111111010100000000
000011100000000000100000000001101110111111110000000000
011000001000001000000000000001101010110111110000000000
000000000110001001000010011111101110110010110000000000
000010100000000101000000010001000001000000010010000000
000001000000000000000010100111001111000000000000000100
000001000000001000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000010101011000000000000001000011100000000000100000000
000001000000100000000000000011001110010000000000000000
000000000100000111100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
110000000000000111100010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000010100000001111100000001111111010001001000000000001
000001001100001111000011101011000000001101000010100000
011000000000000000000000000111100000000000000100100001
000000000000000000000000000000000000000001000011000000
000000000000000111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000001001010010000110100000001
000000000000001111000000000101001000110000110000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000001000110000000000000000101111110001101000010000100
000010000000000000000000001001000000001100000001000010
110000000000001011100000000000000000000000000000000000
100000001110000111000000000000000000000000000000000000

.ramb_tile 19 7
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000101010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000001010000000000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
011000001010001000000000010000000000000000000100000000
000000000000010111000011011011000000000010000000100000
110000001010000000000000010000001011000000100010000001
110000000000000000000011110000011000000000000001100000
000000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000100111100010001011111010010110110000000000
000000000000010000000000001001011001100010110001000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010001000001100000000000010000000
000000001110001001000000000011000000000100000000000000
110000000000000000000000011101100000000001010000000100
100000000000000000000010001111101110000001110001000110

.logic_tile 21 7
000000000000000111100000001011011010001001000000000000
000000001110000000100010010111110000001101000001000101
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000100000000
010000000000000000000000000000000000000000000000000000
000100000110000000000000010011011111001011100000000000
000000000000000000000010100111101101101011010000000000
000010101010000000000011110000000000000000000000000000
000001000000000000000110000111001111000000100000000010
000000000000000011100110100000000000000000100100000000
000000000000000000100000000000001000000000000000100000
000000000000000001000010100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000111000111000111100000000000000100000000
000000000000000000000100000000100000000001000000000000

.logic_tile 22 7
000000000000010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100000010000011010000100000100000000
010000000000000000000010000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010101100000000101001110000111010000000000
000010001100000111000000000111101010010111100010000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 23 7
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000101000000000000000100000000
000010000000000000000000000000000000000001000000000000
010000000000000111100111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000001011101111101111000000000000
000000000000000000000000001001101010111111010010000000
011010100000000000000000010000000000000010000000000000
000001000000000000000011110000001110000000000011000000
010000000000000000000111101000000000000000000100000000
110000000000000101000000001011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110001000000000000010000010000000
000000000000000000000010001011000000000000000000000100
000000000000001000000000000101011100001100110000000000
000000000010000011000000000000000000110011000000000000
000000000000000000000011100000011110000100000100000000
000000000000000000000100000000010000000000000000000000

.logic_tile 2 8
000000000000000000000000000111001010000000000100000000
000010000000000000000000000000110000001000000000000000
011000000000000000000000010000011110000000000100000000
000000000000000000000010101101000000000100000010000000
000000001100000000000000000101000001000000000100000000
000000000000000000000010000000101101000000010000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101011001011000000100000000000
000010000000000000000110100101011100000000000110000000
000001000000100000000000000000110000001000000000000000
000011000000001000000110110001101110000000000100000000
000011000000000101000010100000100000001000000010000000
000000000000000001000000010000001011010000000100000000
000000000110000000000010100000011100000000000000000000
110010100000000101100000001111000000000001000100000000
100001000000000000000000001101000000000000000001000000

.logic_tile 3 8
000000000001001001100000010001001001001100111000000000
000000000000000111100010010000001111110011000000010000
000000000000001011100111100001001001001100111010000000
000000000000100011100000000000001010110011000000000000
000000100000101001000110110101001000001100111000000000
000000000000000101000010100000001001110011000000000000
000000000000001000000111010101001001001100111000000000
000000000000000111000010100000101000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000110000111100000000101101001001100111000000000
000000000000000000000000000000101001110011000000000000
000000001000000000000000000101001001001100111000000000
000000000001000000000000000000101110110011000000000000
000010000000000001000110000001101001001100111000000000
000001000000000000000100000000001100110011000000000000

.logic_tile 4 8
000000000001001000000010010111000001000000001000000000
000000000000000011000011010000101100000000000000000000
000000000000001000000111100111001000001100111000000000
000000000001011011000011100000001001110011000000000000
000000000000000000000000000001101001001100111000000000
000001000000100000000000000000101111110011000010000000
000000000000010000000000010001001001001100111000000000
000000000000100000000011110000101011110011000001000000
000000000000000000000110100111001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101100110110001101000001100111000000000
000000000000001111000010100000101101110011000000000000
000000000000001101100000010011101001001100111000000000
000001000000000101000011100000001101110011000000000000
000000000000000000000111100001001001001100111000000000
000000000000010000000000000000001101110011000000000000

.logic_tile 5 8
000000100000000000000000011000000000000000000100000000
000000000000000000000011110001001110000000100000000000
011000000000001111000110110111001010000000000100000000
000000000000000101100010100000000000001000000000000000
000000000000000101100000000001100000000000000100000000
000000000000000000000011100000001101000000010001000000
000000000000010101100000000111011010000000000100000000
000000000001110000000000000000000000001000000000000000
000010100001000000000000010000001010000000000100000001
000001000000000001000011110011011001010000000000000000
000001000000000111100000001000000000000010000000000100
000010000000000000000000000011000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000010000000100000001001001110000000100000000000
110000000000000000000000001111000000000001000100000000
100000000001000000000000001001000000000000000000000000

.ramt_tile 6 8
000001000000000000000000000000000000000000
000010100010000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000011100000001000000000000000000100000000
000000000001000000100000000001001100000000100010000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010001100000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100111100000001000001111000000000100000000
000000000000010000100000001011011011010000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000110110101001000101001010000100000
000000000000001111000111110001011010111001010001100001
011000000000000000000000001000000000000000000100000000
000000001100000000000000001101000000000010000000000000
010000000000001111000000000000000000000000000000000000
010000000000101111100000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000101101100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
100011100000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000101000000000000000100100000
000000000100000000000000000000000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001011011000000000000011100000000000000100000000
000000000000101011000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000100001000000000000000000000000000000000000
100011101101010000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
011000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000001000001000000010100000000
000010000001010000000000001001101100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000010000000001000000000000000000
000000000000000101000011110111001011000010000000000000
011000000000011000000000000001001100000110000010000000
000000000000100111000000000000000000001000000000000000
010001001010001000000000010101001011000000000010000100
010010100000010111000011100000011000000001000001100000
000000000000000111100111000101101100101001010010000000
000010100000000000100100000111011111110110100001000000
000000000000001000000000000111111101111001010000000000
000000000000000001000010011011101011110000000000000000
000000001010000111000000000001100000000000000010000000
000000000000000000000000001101001010000000100001000000
000000000000100101100000010000000000000000100100000000
000000000001010111000010000000001100000000000000000010
110010000010000000000000010000000000000000000000000000
100011100000000000000010000000000000000000000000000000

.logic_tile 12 8
000001000100000000000111101001100000000000000000100000
000010000000000111000100001111000000000001000000000001
011001000000000101000000001000000000000000000100000000
000010000000000000100000001101000000000010000000000000
000000000000000000000000001011100000000001000000000000
000000000000000000000000000111100000000000000000000001
000000001010000000000000011001001110000010000000000000
000000000001000000000011101111001001000000000010000000
000000000010000000000000000001100001000000000000000000
000000000000100000000000000000001111000000010000000110
000000000000000000000011101000000000000000000110000101
000000000000000000000011001011000000000010000010000001
000000000000000001000000000000000001000000100100000000
000000000010000000000000000000001101000000000001100110
110000000000000101100010000000000000000000000000000000
100000000000010000000010000000000000000000000000000000

.logic_tile 13 8
000101000011000011100110001111101000000100000000000000
000100100100100000000000001011010000000000000001000000
011000001100000001100000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000001010000000000000111000000000010000001000000
000000000000000000000000000111100000000000000100000000
000000000001010000000000000000100000000001000000000000
000000000000000001100000010001001100000010000000000000
000000000000000000000010001011100000000000000000000000
000000001010000111000000011000000000000010000110000000
000000000000000000100010000001000000000000000000000000
000000001100000000000000000011100000000000000100000000
000000000000100000000000000000000000000001000000000000
110000000110101001000111000011000000000000000000000000
100000000001000101000100000011101001000010000000000000

.logic_tile 14 8
000000000000000001100000010011001101000010000000000000
000000000000000001100010001101101101000000000000000000
011000000000000101100110110000000001000010000100000000
000000100000000000000010100000001000000000000000000000
000000000000000101000111100111101011001001000110000001
000000000000000000100111111001111010000111010011000001
000000000000001101000111011001111100000001000000000100
000000000000000101100111010101100000000000000010000000
000000001110000111110110100000000000000000000100000000
000000000000000000100011101011000000000010000000000000
000000000000001000000000010011111001010000000010000001
000000001111000001010010000000011001000000000010100000
000000000000001000000110000101100000000000010100000000
000000000000100001000000001111101010000000000000000000
110000000000000000000000010001011010111111110100000000
100000000000000000000011000111011000111111010000000000

.logic_tile 15 8
000001000000000101000010101001001000000110100010000000
000010100000000101100000001111011010001111110000000000
011000000000000101100110100000000000000000000100000000
000000000000000101000010101111000000000010000010000000
000000000000000001100000001011001100011111100110000000
000000000000001111000011110011101000111111100000000000
000000000000000011100010101111111011110000100100000000
000000000000001101100110111011001000100000010000000000
000000000000000001100111110001101010100000000100000000
000000000000000000100111110111001101101001010000000000
000001001010001000000110100101111111010111100000000000
000010000000000101000000001101111001000111010010000000
000000000000000101100000001101011011000110100010000000
000000000000000000000011101001111111001111110000000000
110001000001010001000111100111111001010111100000000000
100010000000100000000100001101101010001011100010000000

.logic_tile 16 8
000000000000001101000000000111111011000000100010000000
000000100000001001100010110000111101000000000000100000
011000000000000101000011101001100000000001000000000000
000000000000000000100110111001101010000001010000000000
000000000110001101100000010111001010010111100000000000
000000000000000011000011100001011010000111010000000000
000000100000010101000000000001001010000110100000000000
000000000001000000000010011101101111001111110010000000
000000000001011000000000000000000000000000000100000000
000000000000101111000000000011000000000010000000000000
000000000000000000000000010111001010010111100000000000
000000000001000000000010000001001011000111010000000010
000000001000000111100000011101011000010111100000000000
000000000000001101000010011111101010000111010000000000
000000000000001000000111101000011010000000000000000000
000000100000001011000110000111001010000110100000000000

.logic_tile 17 8
000000000000000000000000000000000001000000100100000000
000000100000000000000000000000001111000000000000000000
011000000001011000000011100001111010000100000000000010
000000000000100111000000000000010000000000000000000000
000000000000000000000000010001101110000100000000000010
000000000000100111000010100000110000000000000001000000
000000000000000000000011101000011100000000000000000010
000000000000000000000100001111000000000010000000000001
000001000110011000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000001000010000000000000000000000000000000
000000100000100000000000010000001010000000000000000101
000010100001000000000011100011000000000010000000000000
110010100000100000000010010000011100000000000010000001
100001000000010000000011101101010000000010000000000000

.logic_tile 18 8
000000000000000111100000000000000000000000100110100000
000010100000000000100011110000001110000000000000000000
011000000000101000000000010001111111111100010000000000
000010100001010111000011110001011011111100000010000000
010000100000000000000000000000000000000000000000000000
010001001110000000000000000000000000000000000000000000
000000000000001000000000000000011000000100000000000010
000000000000001111000011110000011101000000000000000100
000000000000000111000010000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000000000000
000000000000010000000000000101001100000000100010000000
000000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000100000100000000010000000000000000000000000000000
100000000000010000000100000000000000000000000000000000

.ramt_tile 19 8
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000110000000000000000000000000000

.logic_tile 20 8
000000000001000000000000000101000000000000000100000000
000000100001010000000000000000000000000001000000000001
011000000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000111100000011100000100000100000000
110000000000001111000111110000000000000000000000000000
000000000000000011100000000000011010000000000010000000
000000000001010000100000001101000000000010000001000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 8
000010000000000101000000010000000000000000001000000000
000001000010000000100011000000001100000000000000001000
011000000010000111100010100011100000000000001000000000
000000000000000000000100000000100000000000000000000000
010000000000000000000000000001101000001100111000000000
010000000000000000000000000000100000110011000000000000
000000001010000000000000000000001000001100110000000000
000000000000000000000000000001000000110011000000000000
000010000000001000000000000001100000000000000100000000
000001000000000111000000000000000000000001000000000010
000000000000000000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000001000000000000000011110000001000000000000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000000000000001000000100100000000
000000000001000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000101111100011010001111110000000000000000100
000000000000011011000111010000110000000001000000000010
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000110000011111101000010000000000000
100000000000000000000000000111101101000000000000000000

.logic_tile 23 8
000000000000000000000000001001101110000000000111000000
000000000000000000000000001101000000000001000001000101
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000000000001101100100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000000000000000000001100110
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000001110000111000000000101000000000010000011100000
110000000000000000000000000000001011000100000100000000
100000000000000000000000000000011101000000000000000001

.logic_tile 24 8
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000010000000000001
000000000000000000000000000000001011000000000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100000111000000000010000010100000
110000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 2 9
000000000000000111000000010111111100000000000100000000
000000000000000000000011110000010000001000000000000000
011000000000001000000000000111001100101111010000100000
000000001110001111000000000001001101010111110000000000
000000000000000000000000000111111110000000000100000000
000000000000000000000000000000010000001000000000000000
000000000000000000000000000000000001000000000100000000
000000000000000001000000000011001110000000100000000000
000000000000001101100011100000011010000000000100000000
000000000000001101000100001001000000000100000000000010
000000000000010101100110100000000001000000000100000000
000000000000100000000000000111001110000000100000000000
000000000000001011100000000011111110000000000100000000
000000000000000101100000000000000000001000000000000000
110000000001010000000000011000011000000000000100000000
100000000000101001000010100101000000000100000010000000

.logic_tile 3 9
000000001110001000000110110111001001001100111000000000
000000000000000101000010100000101010110011000000010000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000000111100111010101001001001100111010000000
000010101000010000000111100000101111110011000000000000
000001000000001101100000010011001001001100111000000000
000010000000000111000010100000101110110011000010000000
000000000000000000000000010101101001001100111000000000
000000000000000000000011100000001101110011000010000000
000000000000000111000010000101001001001100111000000000
000000000000000000000010000000101011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000011110000101001110011000000000000
000000000000001000000111000001001001001100111000000000
000000000000000111000100000000001100110011000000000000

.logic_tile 4 9
000000100000000000000000010111001001001100111000000000
000001000000000000000011000000001000110011000000010000
000000000000001011100000000111101001001100111000000000
000000000000000111000000000000001101110011000000000000
000000000000001000000011110011101000001100111000000000
000000000000001011000111010000001011110011000010000000
000001000000010000000111110101101001001100111000000000
000000100000100000000011100000101111110011000000000000
000000000000000000000000000101001000001100111000000000
000000001110000000000000000000101111110011000000000000
000000000000001001000110110001001001001100111000000000
000000000000000101000011100000101011110011000001000000
000000000000001000000110100101001001001100111000000000
000000000000000101000000000000001101110011000001000000
000000000000000001000000010011101001001100111000000000
000000000000000000000010100000001000110011000000000000

.logic_tile 5 9
000000000000001101100000000111100000000000000100000000
000000000000000101000000000000001000000000010000000000
011000000000000000000000000000011100010000000100000000
000000000100000000000000000000001101000000000001000000
000000000000000000000110100111001100000000000100000000
000000000000000000000000000000010000001000000001000000
000000000000001000000110101000000001000000000100000000
000000000000000101000000000111001010000000100000000000
000000000000000000000111101000011110000000000100000000
000000001000000000000000001101000000000100000000000000
000010000000001000000000000000011100010000000100000000
000001000000001111000011110000011101000000000010000000
000000000000001000000000000111100000000000000100000000
000000000000000111000000000000001011000000010000000000
110000001000000000000000000000000001000000000100000000
100000000000001111000000000001001110000000100000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000010000000000000000000000
000000000001000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 9
000010100001000001100000000111011000000000000100000000
000000000000100000000000000000111101100000000001000000
011000000000000000000111101011011000101111110000000000
000000100000010111000000001111001011011110100000000000
000000000001001111100000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000000000101001100000000100001000000
000000000000101111100000010000000000000000000000000000
000000000000011011100011010000000000000000000000000000
000010100000000000000010000011101010000100000110000000
000001000000000001000000000001000000001100000000000000
000000000000000000000010000101011100000000000100000000
000000000000000000000010010000010000001000000000100000
110001000000000000000000000000001110010000000100000000
100010101101000000000010000000011010000000000000100000

.logic_tile 8 9
000000000000001111000000000000001010010000000010000000
000000000000000111000010010001001100000000000011000000
011000000000000101100110000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000101000110001001011111001000100000000000
000001000000000001100000001011001100000100100000000000
000000000000000000000000000001001001001011100000000000
000000000001011101000011100001011010010111100000000000
000000000000001000000000010111011010100000000110000000
000000000000010101000010000101111101101001010000000000
000000000000000000000000000001000000000000000100000000
000000000000000111000011100000000000000001000000000000
000000000000000000000000001111011000101000000100000001
000001000000000000000011101001111011001001010000000000
110000000000000000000000001011111001010011110000000000
100000000000001001000000000001011010010001110000000000

.logic_tile 9 9
000000100000001000000111101000000001000000000000000000
000000000000000001000100001111001110000000100000000000
000010100000000000000111101011001111100000000000000000
000000000000000000000100000111011001000000000001000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001011101110111100010010000101
000000000000000111000000001101101110111100000001000000
000000001000010000000011100000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000001111100111100111001001101001010000000001
000000000000100011000000000001011011111001010000000000
000000000000000111000011100000000000000000000000000000
000000001100001001000000000000000000000000000000000000

.logic_tile 10 9
000000000001000111000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000001010000000000000000001011010001000000100000000
000000001100000000000000000001100000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101101000000000000100000000
100000000000000000000000000000011100100000000010000000

.logic_tile 11 9
000000000000100000000111110000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010100000000011100000001000011110000100000000000001
000001000000000000100000000011010000000110000001100000
000000000000000111000000000000001101010100100000000000
000000000001000000100000000000001011000000000010100000
000000000000000000000010000001001011111000110010000000
000000000000000000000000001001101100110000110000100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000100000000111001000000001000010000010000000
000000000000010000000100000011001000000000000000100100

.logic_tile 12 9
000000000010000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011010000000100000000000000011000001000011010100000000
000000000000001111000010100111001011000011000000100000
010100000010000001000111100011101100111000110100000000
110000000000000111000000000011001000110100010000100000
000000000000000000000000011011001100101000110100000000
000010000000000000000010000011101010111000110000100000
000000000000000011000000000000000000000000000000000000
000000000001010111100011100000000000000000000000000000
000000000000000111000000010101011000000000000010000000
000010000000000000100011000000010000000001000001100000
000000000000001000000000000111111101010111010000000000
000000000000000011000000000011101101010111100000000000
000000001000001000000000011011011001111101010100000000
000000100000000111000011010111001100110100000001000000

.logic_tile 13 9
000000000001100000000000000011000000000000000100000000
000000000000000000000000000000100000000001000010000000
011000001110000000000111101101000000000010000000000000
000000000000000000000100001001100000000000000001000000
110010000000000000000111100000000001000010000000000000
010001001100000000000000000111001010000010100000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000010100000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000001010000000000000111101011010110110000000000
000000000000100000000010001101111100010101110010000000
011000001000000000000111110001100000000000000100000001
000000000000000000000110110000100000000001000000100000
010000000000000000000011100000000000000000000000000000
010000000000010000000010100000000000000000000000000000
000000000000100000000000000000000000000000100100100000
000000000001000000000010000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001000000000011011111100101001000000000000
000000000000001011000011111001101111100000000000000000
000000000000000000000000010000011010000100000100000000
000000000000000001000011110000010000000000000000100100
110000000000010000000000010000000000000000000000000000
100010100000100000000011110000000000000000000000000000

.logic_tile 15 9
000000001010100000000111110011011000110000000100000000
000000000001010000000111010101101101110110000000000000
011000000010000111000111011011011000111101110100000000
000010100000000000100010000111111101010100100000000000
010000000000100001100000000001011011000010100000000000
010000000000010001000000001111111101000010000000100000
000001000000001001100111011101111101000110000010000010
000000000000000001000111101101011001000001000000000000
000000000110000000000010010101001101110100010100000000
000000000000001001000010111111011011110110110000000000
000000001010101000000110000011011100001101000100000000
000010100000000111000010011111100000000100000000000000
000000000000000000000110110011101100100000010100000000
000010001110000000000011011011111100010001110000000000
110000000000000011100000000111101101101001110100000000
100000000000001001100000001011011010101010110000000000

.logic_tile 16 9
000000000000001001100111010001101010010000000100000000
000000000000000101000111110000101111100001010000000000
011000000000001000000110000101101100101101010100000000
000000000000001111000000001011111001000100000000000000
010000001010001000000000000001011101110000000100000000
010000000000000011000011110001101011110110000000000000
000000000000010101100111000000011001010000100100000000
000000000000100000000000000101001110010100000000000000
000000000110000000000011011101001110001101000100000000
000000000000100111000110000111000000000100000000000000
000010100001000111000111000101111110111000100100000000
000001000000100000100000001001111000101000000000100000
000000000000001001000111010101001110101111110000000000
000001000000000001000111010111111100010110110000000000
110000001000001011100111101000011010000100000100000000
100000100001010001000000001011001010010100100000000000

.logic_tile 17 9
000000000000000000000111011101011010000010000010000001
000000001010000101000011110001011100000011000000000000
011000000000000000000110100001101101000010100000000010
000000000000000111000010011001001010000001000001000001
110000000000001011100111110000000000000010000011100011
110000000000000101000111000000000000000000000011000101
000000000000001111100000010001011010000000000000000000
000000000001010101100011000000000000000001000000000000
000000000000000001000000000011011111111001010100000000
000000100000000111000000000101011001110110000000100000
000000000000000000000111001011011000000110000000000100
000000000000000000000000001001001011000010000001000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000011101001000001000000100000000
000000100001010000000011001011110000001110000000000010

.logic_tile 18 9
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010111011010010000000010000000
000000000000000000000011011001101010000000000001000000
110000000001001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000101000001000101000000001000000000000000000100100010
000110100000000001100010010101000000000010000000000000
000000000000000000000000000101100000000000000111000000
000000000000000000000010110000100000000001000000000000
000001000000000000000000000000011000000100000110000000
000010000000000000000000000000010000000000000000000001
000000000000000000000010001000000000000000000100000000
000001001000000000000000000111000000000010000000100000
110000000000000101000000000111011010000010000000000000
100000000000000000100000000101101001000000000011000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000100001000000000011010000000000000000000000000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000011100000
110000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000010100000000000000010100000000000000000000000000000
000001000000000000000010100000000000000000000000000000
011000000000000000000000000111100000000000000100000000
000000000000000000000000000000001001000000010010000000
110000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111000000000001011110000000000100000000
100000000000000000100000000000100000001000000001000000

.logic_tile 22 9
000000000000000000000011100000001010000100000100000000
000000000000000000000000000000000000000000000010000001
011000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000101000000000011010100000000
000000000000000000000000001001001100000011000000100000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000001000000000111101010000010000010000110
000000100000000000100000000000000000000000000000000001

.logic_tile 23 9
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001110000000000000000000
011000000000000000000110110101000000000000000100000000
000000000000000000000011010000100000000001000000000010
110000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000011000011101101010000000100000000
000100000000000000000100000000101001101001000000000010
000000000001001011100000000000000001000000100100000000
000000000000101111000011100000001001000000000000000010
000000000000000000000000000111011011000100000100000000
000100000000000000000010000000011001101000010000000010
000000000000000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000001000011000010000100100000000
000000000000000000000000001001011100010100000000000010

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000001100100000000000000000000000000000000100100000
000000000001000011000010010001000000000010000000000000
011000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000001
000000000000000000000000000000001101000000000000000000

.logic_tile 2 10
000101000000000000000000000000000001000000000100000000
000110100000000000000000001111001101000000100000000000
011000000000000001100110110111111001101001110000000000
000000000000001111000111110101011010011111110000000000
000000000000000101100000000000000000000010000010000000
000000000000000011000000000000001010000000000000000010
000000000000000000000000000000001111010000000100000000
000000000000000111000010010000011110000000000000000000
000000000000001000000000000111000000000001000100000000
000000000000001011000000001111000000000000000000000000
000000000000000000000000010101001101110111110000000000
000000000000000000000010100101001010101011010000000000
000000000000001001100010000001111000000000000100000001
000000000000000101000000000000101110001001010000000000
110000000000001011100000001001100000000001000100000000
100000000000000101100000001101000000000000000010000000

.logic_tile 3 10
000000000000001000000010100101101000001100111000000000
000000000001010101000100000000001101110011000000010000
000000000000001000000000000101101001001100111000000000
000000001110001011000000000000001111110011000000000000
000000000000001101000110100001001001001100111000000000
000000000000010111100010110000101000110011000000000000
000000000000001101000111000101101000001100111000000000
000000000000000101100100000000101011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010000000101011110011000000000000
000000001010000000000010000101001001001100111000000000
000000000000000000000010010000001110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000011101000001100111010000000
000000000000001001000010110000101010110011000000000000

.logic_tile 4 10
000000000001001000000111000111001001001100111000000000
000000001010001111000000000000001111110011000000010000
000000000000000000000000010011101000001100111000000000
000000000000000000000011100000001100110011000000000100
000000000000000000000111100011101000001100111000000000
000000000000000000000100000000101111110011000000000100
000000000000000000000011100001101001001100111000000000
000000000000000000000000000000101110110011000010000000
000000000000000011100110100001001000001100111000000000
000000000000000000000000000000101011110011000010000000
000000000000001101100111110101101001001100111000000000
000000001110000011000011100000101100110011000000000000
000000000000000000000111010111001001001100111010000000
000000000110001111000010100000101101110011000000000000
000000000000001000000010100001001000001100111000000000
000000000000000111000100000000001101110011000000000000

.logic_tile 5 10
000000000000000000000000000000011101010010100100000000
000000000000000000000000000000001001000000000001000000
011000000000000101100000001111001101101111000010000000
000000000000000000000011111111111010111111100000000000
000010100010000000000000000000000001000010000010000000
000001000000000000000000000000001101000000000000000000
000000000000001000000110100000011010010000000100000000
000000000000000011000000000000011100000000000000000000
000000000000000111100000000000000000000000000000000000
000000100000100000000011110000000000000000000000000000
000000000000000011100000010000000001000000000100000000
000000000000000000000011010011001000000000100000000000
000000000000100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000100000000000010000000000000000000000000000
100000000000010000000011010000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001010000000000001000100
011000000000000000000000010000000000000000000000000000
000000001100000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000100000000000000001001001001000000000000100110
110001000000000000000000000000000000000000000000000000
100000100001010000000000000000000000000000000000000000

.logic_tile 8 10
000000000001010111100010100111111000000100000000000000
000000001110100000000100000000100000000000000000000000
011000000110000101000111100111101100010111110000000000
000000000000001111000100000001001111011111100000000000
010000000000001000000010000101101000000110100000000000
110000000110001001000000001111011100001111110000000100
000000000000000001000000000000000000000000100100000000
000000000000001101000000000000001110000000000000000000
000110000000000001000000000101101101101000110000000000
000101000000001111100000001111001010100100110000000000
000010100000000001000000001111101111111000110000000000
000000000000000001000000001001001100110000110010100100
000000000000001011100110011011101111111101010000000000
000000000000000001000011100011001111111101110001000000
110000000000010001000110010001111110000000000000000100
100000000000100000000011010000001010100000000000000000

.logic_tile 9 10
000000000000000000000000011000011000000000100100000000
000010100000000000000010001001001011010100100000000000
011010000001010011000000000101100001000001010100000000
000000001110111111000011000111001000000001100000000000
110010100000001000000110010001111110000100000100000000
010001000000000111000011010000000000000000000000000000
000000000000000001100000000011101001000100000100000000
000000000100000000000000000000111000101000010000100000
000000000000001000000000000001101110000100000100000000
000000000000000001000011110000010000000000000000000000
000010000000000000000000001011000001000000010100000000
000000000000000000000011000001001111000001110000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011000000000000000000000000000000
110000000000001000000000000011011000000010100000000000
100000000000100001000010001101001010000001000000100011

.logic_tile 10 10
000000000000000101100011111001100001000001010100000000
000000000000100000000010010001101100000001100000000000
011000000000000000000110011011100000000001110100000000
000100000000001001000011011011001010000000100000000000
010000100000001111100000001000011111010000100000000000
010000001010000001100010000111001010010100000000000000
000000000000001001100111111101001111000110000000000000
000000000000001111000111101101001010000010000000000100
000000000000000000000000011001111010000110000000000100
000000000000000000000011001001111010000001000010000000
000000001010010000000010000111011010000010000000000000
000000000000100001000000001101110000000111000000000000
000000000000000001100010000001001010000110100000000001
000000000000000000000100000101101101000000000000000000
110000000000001001000000000000011101010000000100000000
100000000000000101100010000001001111010010100000000000

.logic_tile 11 10
000000000001010101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000110001111000000001101011100000110100000000000
000110101100011011100010011011001111000000000000000001
010000000001000101100000011001000001000001010100000000
010000000000010000100010000111001000000001100001000000
000011100010000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000110011100000010001111010000110100000000000
000000000000100000000011010000011111001000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000000000000000111000000001011000100000100000000
000000000000000000000010001011011000010100100010000001
110010000110000001000111001001111110110110110010000010
100001000000000000000000000011111100110100110010000111

.logic_tile 12 10
000000000000001000000111101101111110001011100000000000
000000000000000001000100000111111100011111100000000000
011000000000000000000010001011011111011110100000000000
000000000000000000000100000101101011011101100000000000
010001000010010001100111111101111101001011100000000000
110000000000000000000010000111111010011111100000000000
000000000100000001000000010001011110010110100100000000
000000000000001111000011100000001111100000000000100000
000000000000000000000000010001011011101001010100000000
000000000000001011000011011111111110111001100000100000
000000000000000000000111100000011110000110000110000000
000000000000000000000010010111001011010110000000000000
000000000000000000000011101101100001000011010100100000
000000000000000001000011101111101101000011000000000000
000000000000000011100011000101011111010110100100000000
000010000000010000000111100000001001100000000000100000

.logic_tile 13 10
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110001000000010000000010000000000000000000000000000000
010010100000001101000100000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010011101010001011000110000000
000000100000000000000011001101100000000011000000000000
000000000110000000000010000000000000000000000000000000
000001000000010000000100000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000001011100111100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
110000000100000111100000000101100000000010000000000000
110000100000000000000000000000100000000000000000000000
000000000000001000000000011000000000000010000000000000
000000000000000111000011110001000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000100000000111100001100000000010000000000000
000010100001010000000000000000100000000000000000000000
000000000110100000000000001101011000000110000000000000
000000000000010000000000000101001000000001000001000100

.logic_tile 15 10
000000000001011000000000000101100001000000001000000000
000000000000101111000000000000001110000000000000001000
000000001000000000000000010101001001001100111000000000
000000000000000011000010100000001110110011000000000001
000001000000000001000110110111101000001100111000000000
000000100000100000100010100000101100110011000000000100
000001001110000000000000000001101000001100111000000000
000010000010000111000000000000001011110011000000000100
000000000000001011100000000111001000001100111000000100
000000000000000101000000000000101000110011000000000000
000000001010000011100011100111001001001100111000000000
000100000000000000100000000000101100110011000000000100
000000001110000000000110110011101001001100111000000000
000000000100000000000011100000101001110011000001000000
000001001010001111000000000101001000001100111000000000
000000000000000101100010010000101100110011000000000100

.logic_tile 16 10
000000000000001000000110010000011010000010000000000000
000000000000000011000110000000000000000000000000000000
011000000001000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000001000000001000000000001001110111101010000000000
010000000000000000000000000101101000111101110000000000
000000000000000001000110000111100000000010000000000000
000000000000001111000000000000000000000000000000000000
000000000100000000000011100000000001000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101101110010110000000000
000000000001010001000000001101111010111011110000100000
110000000000100001000010000000000000000000000100000000
100000000000010000000100001001000000000010000000000000

.logic_tile 17 10
000000000000001111000010100000000000000000000000000000
000010000000001111100100000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101011110101001010000000000
000000000000000111000000000001011111111001010000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110100000
000001000000000000000000000001000000000010000001100000
000010000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110000001110000001000000010111101110000000000100000000
100000000000000000000011110000011001100000000000100000

.logic_tile 18 10
000000000000000000000111100001101111110011110000100000
000010100000000000000100000111001111110001110000000000
011000000000000001100000000111011110000100000010000000
000000000000000000000000000000110000001001000000000000
110000000000000000000000001001000001000001110010000111
010000000000000000000000001101101111000000110001000100
000000000000110000000011100000000000000000000000000000
000000000100011111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000000000000000000000001000001110000000000100000001
000000000100010000000000000101000000000100000010000000
000000000000000011100010001001000001000010000000000000
000000000001010111100100001101101111000011000000100101
110000000000000000000010000111100000000011000010000000
100000000000000000000000000111100000000001000000000001

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 10
000000000010000000000000010000000001000000001000000000
000000000001010000000010000000001000000000000000001000
011000000000011000000000000000000001000000001000000000
000000000001000001000000000000001011000000000000000000
110000000001010000000000000000001000001100111100000000
010010001000100000000000000000001001110011000000100000
000000000000000000000000000000001000001100110100000000
000000000001010000000010111011000000110011000000000100
000000000000000000000110011011100000001100110100000000
000000000000010000000011110001100000110011000000000100
000000000000100000000111000000011110000010000010000000
000000000000010000000100000000000000000000000000000000
000000000110000000000000010011101110001100110010000000
000000000000000000000011100000110000110011000000000000
110000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011100000110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000100000010000000100000000000000000000000000000000
110000000110000000000000001001000000000000000110000000
100001000000000000000000001011000000000001000000100000

.logic_tile 22 10
000000000000001000000000000101111100000001000100100000
000000000000000001000010000001111101000011100000000000
011000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000001111001100001011000000000000
010000000000000000000000000011101100001001000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010101010000011100000010000000000000000000000000000
000001000000001001100010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000001000000000000000000011011111111010000100110000000
000000100000000000000011011001111101000010100000100000
000000000000000000000000011001111011010000100100000000
000000000000000000000011001011111001101000000000100000

.logic_tile 23 10
000000000000000000000000000000011100000100000100000100
000000000000000000000000000000000000000000000000000010
011000000000001000000000000000001100000100000100100000
000000000000001111000000000000000000000000000001000000
110000100000000000000111101011100001000001110100100000
110001000000001101000000001011101110000000100000000000
000000000000000011100000001011100001000001010100000000
000000000000010000100000000011001101000001100000000010
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000101111100110000001111110000010000000000101
000100000000000111100111110000011010000000000000000000
000000000000100000000010001011100000000001110100000000
000000000000000000000100000101101011000000100000000010
000001000000000111000010000000000000000000000000000000
000010100000000000100000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000011100000000000000000000100100001
110000000000100000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000010000000000000
000000000000000000000100000011000000000000000010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000001111000000000000001000001100110000000000
000000000010000001100000000000000000110011000000010000
011000000000000101000000001000000000000000000100000000
000000000000000000000000000001001000000000100000000000
000001000000001101000010100001000000000001000100000000
000000000000001001000010101101000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010011101001000000000100000000000
000000100000000000000000000001000000000001000100000000
000000000000000000000000000001000000000000000000000100
000000000000000000000000000101000000000001000100000000
000000000000000000000000000001000000000000000000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000101110000000010000000000
110000000000000000000000000000000001000000000100000000
100000000000000000000000000101001011000000100000000000

.logic_tile 4 11
000000000001000000000000000001101001001100111000000000
000000000000000000000000000000001110110011000000010000
000000000000000101000010100011101001001100111000000000
000000000000000000100100000000001011110011000000000000
000000000000000111100000000011101000001100111000000000
000000000000100000000010110000001100110011000000000000
000000000000000111000111110101101000001100111000000000
000000000000000000100010100000101110110011000000000000
000000000000000000000110100011001000001100111000000000
000000000000000001000000000000101010110011000000000000
000000000000001101100000000011101000001100111000000000
000000000000000111000010110000101011110011000000000000
000000000000001000000010100111101001001100111000000000
000001000000000101000100000000001010110011000000000000
000000000000001101000000000111001001001100111000000000
000000000000000101100000000000101001110011000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000100000000
000000000100000000000010001101001001000000100000000000
011000000000000000000000011001111101000010000000000000
000000000000001111000010101011011100000011000010000010
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000001001000000000001000100000000
000000000000000101000000000101100000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000100000000000001001001001000000100000000000
000000000000000001000010000001000000000000000100000000
000000001100000000000010010000101011000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000011000000
011000101010100000000000000111000000000000000100100000
000001000000000000000000000000000000000001000000000000
110010000000000000000000000000000000000000000000000000
110001100000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000001100000
000000000000001000000110100000000000000000000000000000
000000000001011011000100000000000000000000000000000000
000000000000000001000010000000000001000000100100000000
000000000111010000000100000000001100000000000001000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000010001000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000010000000000010000000000000000100100000000
000000000000000000000011100000001010000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000010100000000111000000001001111101000110000000000010
000001000000000000100000000011011111000001000000000001
011010100000000101000000010101011101000010100000000000
000001000000000101000011010011001101000001000000100001
010000000000000101000011101001011110000001000101000000
110000000000000000000010101001010000000011001000000000
000010000010000000000000000011111001000110100000000000
000000000000000000000000000111001101000000000010000100
000000000000001001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001010001000000010001011101100000010100000000100
000000000010001011000000001011001011000010000001000100
000001000000000000000000000000000000000000000000000000
000010000010000001000000000000000000000000000000000000
110000000000010000000010000000000000000000000000000000
100000000000100000000011110000000000000000000000000000

.logic_tile 10 11
000000000000001000000010001101111001101000110000000000
000000000000000001000010100101011101011000110000000000
000001000000000101000010001011111010001001000000000000
000000000000000000000100000101010000001010000000000000
000000000000000000000111100101001000010010100000000000
000000000000000000000011100000111111000001000000000000
000100000000001101000010010000001100000000000000000000
000101001100100001100111101111000000000100000000000000
000000000000000000000110000111011010010000000000000000
000010000000001001000000000000011100101001000000000000
000000000000001000000000001001001010000100000000000000
000000001000000101000011101001111101011110100000000000
000000000000011000000010010001101110000100000000000000
000000000000000101000110000000011100101000010000000000
000000000010001000000000001001001001000010100000000000
000000000110000101000000001001011110011111100000000100

.logic_tile 11 11
000000000001111000000000001000011000000110000000000000
000000000000011111000010001011001000000010100000000000
011000000000000111100000001101001100001101000000000010
000000000000000101100000001111110000001000000000000000
000000000001010000000110000111100001000001110000000000
000000000000100000000000000011001000000000100000000000
000000100000001001100000010000011100000000100000000000
000001000001001111000010100111001101010100100000000000
000001000010001000000110110111101111010100000000000000
000000000000000001000010000000001010100000010000000000
000000000000000000000010001001011100000110000000000000
000000000000000011000011100101110000000101000000000000
000011100001001000000000000000011011000100000000000000
000011000001100101000000001011011111010100100000000000
110000000000000000000111000000000001000000100100000000
100000000000000011000010010000001101000000000010000000

.logic_tile 12 11
000001100010000000000000010011111000010010100000000000
000001000000000011000011110000001001000001000000000000
011000000000010011100000000101011010101001010100000000
000000000000000000100000001011011010110110010000000010
110000000000110111000000001000011111000100000000000001
110000000000000111100000000111001100000000000010000000
000000000000000000000111100001001000000110000000000000
000000000000000000000100000011010000000101000001000000
000000100000000011100011100111101011101001010100000000
000001000000100000100000000111101011110101010001000000
000010000100000111110010000011111111000000000000000000
000001000000000111000110010000001110000001000000100000
000000000000000011100010001111100001000000000000000000
000010000000000000000000000111001100000000100010000000
000000000000001011100000000011111011111001110100100000
000000000000001011000011100101111101110000010000000000

.logic_tile 13 11
000000000000001000000011000001101101001111110000000000
000000000000000111000010010001001110001001110000000000
011000001000000001000000000011101000010100000110100000
000000100000000000100000000000011101100000010000000000
010100000101000111100111100000000000000000000000000000
110100000001110000000100000000000000000000000000000000
000000000000000000000010001101000000000000010110000000
000000000000000000000100000111001110000001110000100010
000001000100000011100010000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000001011000010000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000010000011110000000000011000001001000100000110000000
000001000000001001000011011101011100010100100000100000
000000000000001001000000011000000000000000000000000000
000000000000010011000011101111001111000010000010000000

.logic_tile 14 11
000011100000000000000111100000000000000010000000000000
000001000000000000000100000111000000000000000000000000
011000001000000000000000010101000000000010000000000000
000000001110000000000011110000000000000000000000000000
000000000000000111100110100000000000000000000100000001
000000000000000000100100001101000000000010000000000000
000000001000100000000000000111100000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111010000000000001100000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000001100000000010000000000000
000000000000010000000000000000100000000000000000000000
000000000101100111100010000000001000000010000000000000
000000000000100000000100000000010000000000000000000000
000011100000100111000000000000001110000010000000000000
000011100000010000000000000000010000000000000000000000

.logic_tile 15 11
000001000000000101100110100101101000001100111000000010
000110000000000000000000000000101101110011000000010000
000000000000001000000110100001101000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000001001000000000001001000001100111000000000
000010100000001111100000000000101010110011000000000001
000000000000000000000111110111101001001100111000000000
000000000000010000000111110000001111110011000000000000
000011000000000001000011110011001001001100111000000100
000001001110001111100110100000101111110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000101010110101100000000001001001001100111000000000
000010101110100000000000000000001011110011000010000000
000000000110000001000010010111001000001100111000000100
000000000000000000100010100000001100110011000000000000

.logic_tile 16 11
000000001010000000000111001111011110101101010000000000
000000000000000000000000000001011011111101110001000000
011000000000001000000111100000000000000010000000000000
000000000000001011000111111111000000000000000000000000
110000000000010001000111100101100000000010000000000000
110000001100100000000100000000100000000000000000000000
000000000000000000000000010101011001111101110000000000
000000000000000000000011111001011001111100110000000000
000011100001010000000000000000000000000000000000000000
000011001100000000000000000000000000000000000000000000
000001000000000000000111100001100000000000000100000000
000010000001000000000100000000100000000001000000100000
000000000000011000000110010000011100000010000000000000
000000000000100011000011110000010000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011001001010000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
010000000000010111000000000011011110000010100010000000
010000000000100000000000000000111110001001000000000000
000000000000000000000111010101100000000000000110000000
000010100000000000000110000000100000000001000000000000
000010000000010000000011100011111010001100110000000000
000001001100100000000100000101010000110011000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000011000000000010000010000000
000000000000000000000000000000100000000000000000000000
110001000000000000000000000000000000000000000000000000
100000100000000000000010000000000000000000000000000000

.logic_tile 18 11
000000000000000000000110001011100000000001110110000000
000000100000000000000011100111101010000000010000000000
011000000000001000000000001101111110001001000100000000
000000000000000001000000001111100000000101000000000000
010000000010000001100000010000000001000000000100000000
010000000010000000000010000011001110000000100000000000
000001000010100001100110000000011110000000100100000000
000000000001010000000000000011001011010100100000000000
000010101110000101000010101001001110001000000100000000
000000000000000101000000000111110000001101000000000000
000000000010000101000010110111111000010100000100000000
000000000000000000000010000000001101100000010000000000
000000000000000000000000001000011111010000100100000000
000000000000000000000010100111001010010100000000000000
110000000000000111100000001011111110001001000100000000
100000000000000101000010100011100000000101000000000000

.ramb_tile 19 11
000001000000000000000000000000001010000000
000010010000000000000010000000010000000000
011000000000001000000000000000001000000000
000000000000000111000000000000010000000000
110000000000001000000000000000001010000000
010000000000001111000010010000010000000000
000000000000000001000000000000001000000000
000000000110000000100000000000010000000000
000001000000000000000000011000001010000000
000010000000000000000011000001010000000000
000000000110001000000000000000001000000000
000000000000000101000000001111010000000000
000000001000000000000010010000011110000000
000000001100000000000111101111000000000000
010000000000001000000000000000011100000000
110000000000000101000000000101000000000000

.logic_tile 20 11
000001000000000111000111110101001110000000100000000001
000010000000000000000110000000001010101000010000000000
011100000000000000000111110011100000000010000000000000
000000000000000101000110001001001000000011100000000000
110000000000000001100000000111101000000110100000000000
110000000000001111000000000000011101001000000000000000
000001000000000000000011100111011001010000100000000000
000000100010000000000000000000001001101000010000000000
000000000010000000000000010000000000000010000000000000
000000000000001111000011010000001110000000000000000000
000000000000100000000000000011000000000010000000000000
000000001101000111000000000000000000000000000001000000
000000000000001011100110001000000000000010000100000000
000010100000000011100000001001000000000000000000000000
110010000000000000000000000001011010010000000000000000
100000000000001111000000000000111110101001000000000010

.logic_tile 21 11
000000000000000000000010010000001111000000100000000000
000000000000000000000110101001011111010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000000011111100000000010000000000000
000000000000000000000010001001101110000011010000000000
000100000000000111100000000101100000000001010000000000
000000000000000000000000001101001111000001100000000000
000000000000000000000111000111001000000000100000000000
000000000000000000000100000000011111101000010000000001
000000000000000000000000000001111110000001010000000000
000000000000000000000010000111001001000010010000000100
000001000000001011100110010101001111010000000000000000
000000000000000001000011010000111111100001010000100000
000000001110000011100110000000011101010010100000000000
000000000000000000100011111011011111000010000000000000

.logic_tile 22 11
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000101110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000100000000000010000001011000100100100000000
010000000000000000000010000000011101000000000000000010
000000000000100111000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000001011111111111101110000000000
000000000000000000000000000101001101111100110000100000
000000000000000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000010000100000001
000000000000000000000000000000001101000000000000000000
110000000000101000000000000000000000000000000000000000
100000000001010101000000000000000000000000000000000000

.logic_tile 23 11
000010000110100000000000001101000000000010000100000000
000000000111010000000011111001100000000011000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000111000000010000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000001000000000000
000000000000000000000000000101100000000011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111101011000001000001010100000000
110000000000000000000100001011101010000010010000000100
000000000000001111000000000001000001001100110000000000
000000000000001011000000000000101010110011000000000000
000000000001000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000011010001100110000000000
000000000000000001000000000000001001110011000000000000
110000000000010000000000001000011010000100100000000001
100000000000100000000000001011001110010110100010000000

.logic_tile 3 12
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111001101000000100000000010
011000000000000001100110000111011100000000000100000000
000000000000000000100100000000100000001000000000000010
000000000000001000000000000000001110000000000100000001
000000000000001001000000001111000000000100000010000000
000000000000000000000000001111000000000001000100000000
000000000000000000000000001001100000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000001000000000000101010000000010000000000
000000000000001000000010000001100000000000000100000000
000000000000000101000000000000001111000000010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000001000001100110000000000
000000000000000000000011110000000000110011000000010000
011000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100000000000000100000000
010000000010000000000011000000100000000001000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001000000000000000100000

.logic_tile 5 12
000000000000000111000011110001011110001110000000000000
000000000000000000000011100111000000000110000010000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000101111000000001001000000000010000000100000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 12
000010100000000000000000001101101100010110110010000000
000001000100000000000010110001111001010110100000000000
011000001100000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000001000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011110000000000000000001
000000000000000000000000000101010000000100000000000100
110000000000000000000000000101100000000000000100000000
100000000000000000000010000000000000000001000011100000

.logic_tile 8 12
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000001100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000010101100000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000100000000000010100000000000000000000000000000
000000000000000000000000000001001101010000000000000001
000000000000000000000000000000001101100001010000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000101000110000001000001000001010000000000
000000000000001001000000001011101110000010010000000000
000010000000001101000000001001100000000001010000000000
000011101110001001100000000011001111000001100000000100
000000000000000111000110000111100001000010000000000000
000000001111000000000000000001001111000011100000000000
000000000000001101000110000101000001000010100000000000
000000000000001111000010011011001011000010010000000000
000000000000000000000111110001000001000000100010000000
000000000010000000000010001111001010000010110000000000
000010100000000001100000001011011110001001000000000000
000001001101010000000000000101100000001010000000000000
000000100000000000000111000011101111010000000000000000
000000000000000000000110000000011011100001010000000000
000000000000010001000010000111101011010100000000000000
000000000000100001000000000000011000100000010000000000

.logic_tile 11 12
000000100000000000000111101000001001000100000100000100
000001000100000000000111101111011001010100100001000110
011000100000000101000010100101101000010000000000000000
000001000000001111000111100000111010100001010000000100
110000100000001111000010100111011011000000100100100100
110000000000000101000011100000101000101000010001000001
000000000001011001000110000001000001000000010000000000
000000000000101011100010100101101001000010110000000000
000000000000000000000011000000001011010000000000000000
000000000010000000000000001101011011010010100010000000
000110000001001000000000001000001011010000000101000001
000100000000100001000000000111001010010110000001100000
000000000000000111100111111000011011010100000000000000
000000000000000000000111000101011100010000100000000000
000000000000000000000011001000001110010000000000000000
000000000000000001000100000001001101010110000000000000

.logic_tile 12 12
000000100000111001000110000011101101110010110000000000
000000000000100001100010010101011010100001110000000000
011000000000001111100000010101011101000000100000000000
000001000000000001100011100000111000101000010000000000
000010000000011111000110111101101110111111010100000000
000000000000000111000011100001001000111111110000000100
000000000000001001000010010101011101010000000000000000
000000000000000111000110100000111110100001010000000000
000000100000000000000111011101101001010000110000000000
000000001010000000000111101101111100000000100000000000
000000000000001001000000000000011010010000100000000100
000000100110000011100011001001011011010000000000000000
000000000000001000000011100111100000000010000000000000
000000000000000101000100001011101111000011010001000000
000010000001010000000000010001101000010010100000000000
000001000001101101000011010001111010010100100000000000

.logic_tile 13 12
000000100001001111000000000000001110000000000000000000
000001000000001111000000000101000000000010000000000000
011000100000011111000111111101101111000011010000000000
000000000001111011000011111111101000000001010000000000
010000001111101111100111100000011000000010000000000000
110000000000000011100100000000010000000000000000000010
000000000000000011100011100001000000000001010000000001
000000000000000000100100001111001100000001000000000000
000000100000000111100000001001000001000000010110000000
000000000101000000000000001111001010000010110000000000
000101000000000111000000001101111111101111000000000000
000110000000000000100011010111101100101001010000000000
000000000000000101100000011001000001000000010100000000
000000000000001001000011011001001101000010110000000010
000000000000010011100111110000011000010100000100000000
000000001101100111100111010001001010010000100010000000

.logic_tile 14 12
000000001010000001100010100111111100101000000000000000
000000000010000000100110111101111111011000000000000001
000000000000000001100000001111011010100000010000000000
000000100001001101100000001011101011010100000000000000
000010000000100000000110001011101100101000010000000000
000000000001000000000110000011111001000000010001000000
000000001010000101000010101001101110100001010000000000
000000100000000000100110001011011110010000000001000000
000000000000000000000111010001001111110000010001000000
000000000000000000000011011111011111100000000000000000
000001000110000000000111001111011100101000000000000001
000010000100000001000110001011111001010000100000000000
000000000000000000000111011011111010101001000000000000
000000000000000001000011001101111111100000000000000000
000010000110010000000111011011001111100001010000000001
000001001110110000000111001011111000010000000000000000

.logic_tile 15 12
000010000000000000000000010111101001001100111000000000
000001000110000000000011110000001001110011000000010001
000000000000000000000110110001001001001100111000000000
000000000001010000000111100000101111110011000010000000
000000000000001000000000000111001001001100111010000000
000000000000001111000011100000101110110011000000000000
000000001100100000000111000011001000001100111010000000
000000000001000000000100000000001011110011000000000000
000000000000101000000000000001101001001100111000000000
000000000001001001000000000000101011110011000000000100
000000000001010101100010010111001000001100111010000000
000000000000101111000110100000001010110011000000000000
000000000000000001000000000011101001001100111000000100
000000000000000000000010000000001100110011000000000000
000000001110101001100000010011101001001100111000000010
000010100000000101100010010000101101110011000000000000

.logic_tile 16 12
000000000000000011100010011001011101000010110000000000
000000000100000001000011110101011110000000110000000000
011000001100001111000011100111101000010111110100000001
000000000000001111100000000101111001111011110000000000
000001000000001000000111000001111000000100100000000000
000000000000000001000100000000011111000000000000000000
000000001100101011100111000001101101111111110100000000
000000000000011101100100001111011010111110110000000001
000000000000001000000000010000000001000010000000000000
000000000000001111000010100000001011000000000000000000
000000001100100011100110000001000000000010000000000000
000000100000010001010000000000000000000000000000000000
000010100000000000000111010000000000000010000000000000
000001001010000000000110000000001100000000000000000000
000010001010000001000110101011101011100000000000000000
000011100001000000100010010011011111110000010000000000

.logic_tile 17 12
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000011100000001000000001001100110000000000
000010000000000101100000000101001000110011000000000000
000000000001000001000000001101001101100001010000000000
000000001010100000100010010111101111000001000000000000
000010100001011000000000000000000000000000000000000000
000000101010000011000000000000000000000000000000000000
000000100010010101100000000001011111100000000000000000
000000000000100000000000000101011000111000000000000001
000000001100000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000001000000101000111001000011110010000000000000000
000010100001010000000011100011011111010010100000000000

.logic_tile 18 12
000001000100000111100010001001001110001001000000000000
000000100000000000000000001101010000001010000000000000
000011000000100000000000001000001110000000100000000000
000000000000011101000011101101001110010100100000000000
000000000000000111100111100000011011010100000000000000
000000000000000000100100000111011000010000100001000000
000101001000000000000111110101001010001000000000000000
000000100000001001000011111111010000001101000000000000
000000000000001000000110001000011010010110000000000000
000000001110101011000000001001001100000010000001000000
000000001111010000010000000111000000000000010000000000
000000000001100001000000001011001110000010110000000000
000000001110001011100000000101101001000110000010000000
000000000000100001100010000000011100000001010000000000
000000000000000000000000000101011010010000000000000000
000000000000000000000000000000111111101001000000000000

.ramt_tile 19 12
000000001010000011100000000101011010000000
000000000000000000100010000000100000000000
011000000000001000000000010011111000000000
000000000000001001000010010000000000000000
010000001010000111000011100001011010000000
110000000001000001000010000000000000000000
000000000000001111100000000011011000000000
000000000000001001000000000000100000000000
000000000000000001000010011011011010000000
000000000000000000000011001011100000000000
000011001010001000000000001001011000000000
000010100000001101000010000111100000000000
000000000000000000000000001011011010000000
000000000000000000000000001001000000000000
010000000000010000000000000101011000000000
110000100000001001000000000101000000000000

.logic_tile 20 12
000000000000001111100000000001000000000000000100000100
000000000000001111100011110000000000000001000001000000
011000000110101011100000001111011100001101000000000000
000000000001001011100000001111010000000100000000100000
000010000000100111100010001011101110110010110010000000
000001100100001111000000000001011011100001110000000000
000000000000100001100010101001001011101011010010000000
000000000000010000000100000011101000011011010000000000
000000000110000000000000000000001110000010000000100000
000000000100000000000000000000000000000000000000000000
000000000000000111000110111101100001000001010010000000
000000100000000000100010101011101000000010010000000000
000000000000000011100000010001101010010100000000000000
000010001110000111000011010000001000100000010000000000
000001000000100000000000011101101110001001000000000000
000010000001010000000010001111000000001010000001000000

.logic_tile 21 12
000000000000100000000011111111100001000001110000000000
000000000000000000000010001101001010000000010000000000
000000000110100001100110000111101101010000100000000000
000000000000000111000000000000001010101000000000000001
000010000000001000000011110111001001000110100000000000
000010100000001111000011110000011101001000000000000000
000000000100001001100011101111011010001001000000000000
000010100000000001000000001001010000000101000000000000
000000000000001000000000001101000000000000010000000000
000000000000000001000011101101101001000001110000000000
000000000000000000000000000001101100000110100000000000
000010000000000000000010010000011001000000010000000000
000000000001000111000000010001100001000001010000000000
000000000000100111100011011001001011000010010001000000
000011000110001001000000000000001010010110000000000000
000010100000000101000000001111011010000010000000000000

.logic_tile 22 12
000000000000100000000000000111111011010110000000000000
000000000000000001000011110011001000111111100000000000
011000000000000000000000001101101001001011110010000000
000000000000001001000000000011111010001111110001000100
110010000000000111100000000101011011010110000000100000
010000000000000001000011101111001111111111010000000000
000000000010100000000111100000001100000000100000100000
000000000001010111000000000000001100000000000000000000
000000000000000001100000000000001010000110000010000000
000100001000000001000010010001011010000010100000000000
000000000000000111110000000000011101010110100100100000
000000000000000111000000000111001010010000000000000000
000000100000001000000011100000000000000000000000000000
000011100110000001000000000000000000000000000000000000
000000000000101000000010000000000000000000000000000000
000000001001011011000000000000000000000000000000000000

.logic_tile 23 12
000010000000010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
011001000000100000000000000101000001000000000010000001
000000100000010000000000000000001110000001000011000101
010000000000000001000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000011111110000100000100000000
000100000000000011000000000000011011101000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001000001000000010000010000001
000000000000000000000000000111010000000000000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000010101000000000000001000000000
000001000000000000000011100000100000000000000000001000
011000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000000000
010000000000001111100000000000001001001100111000000000
010000000000001011100010100000001010110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000100110110000001011110011000000000000
000000000000000000000000011000001000001100110000000000
000000000000000000000011001101000000110011000000000000
000000000000010000000000000011001010101101010000000000
000000000000000000000000001101101010101001110010000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000001001000000000000000000000000
110000000000000000000000000001111011000010000000000000
100000000000000000000000001101101011000000000010000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001010000000000010000000
000000000000000000000000000000000000000000100100000010
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000100000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000001000
011000000000000000000000000000000001000000001000000000
000000000110001101000000000000001101000000000000000000
010000000000000001000010100101101000001100111000000000
010000000000000000000100000000100000110011000000000000
000000000000000000000000000101001000001100110000000000
000000000000000000000010110000100000110011000000000000
000000100000100000000000000000000000000000000110000000
000000000001000000000000000101000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011000100000000000000
000000000000000000000000001101011101000000000001000001

.logic_tile 5 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000001100001111000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000001010001111100110000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001101111001100011110000000000
000000000000000000000000000111001010000011110010000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
110000000000000000000000000001111010000010000100000000
100000000000001101000000000000110000000000000000000000

.ramb_tile 6 13
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 7 13
000000000000100111100111101001011110101011010000000000
000000000001010000000011111011011101000111010011000000
011000000000000000000110001011100000000001000000000000
000000100000000000000000001111100000000000000000000010
010000000000000111100000010000011000000100000110100000
010000000000000000000010000000010000000000000001100100
000000000000000001100000010000000000000000000000000000
000010000001000000000010000000000000000000000000000000
000000000000000000000111110000011011010010100000000000
000000000000000000000010100000011010000000000000100000
000000000000000000000000000111101110100000000000000000
000000000000000000000010001011001011000000000001000000
000001000000010111100000010001011000000010000010000000
000010000001100000000010100000110000000000000000000000
110000000000000111100000000000001010000000000000000000
100000000000000000100011111111001011000010000001100100

.logic_tile 8 13
000000000000001000000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
010000000000001000000000000000000000000000100100000000
010000000000001101000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000000100000000000
100000000000000000000000000000001010000001010010000000

.logic_tile 9 13
000000000000000000000011111000011010010100000000000001
000000000000000000000011010001011110010000100010000000
011000001000000000000111010011111001000110100000000000
000000000000000111000110001001111001000000000000000100
010000000100001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000101100000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000001000000000011011000001000001010000000000
000000000000000001000010000111101111000010010000000000
000000000000000000000010101000001000010000100000000000
000000001110000000000010111011011110010100000000000000
000000000000001000000011101111000001000001010000000000
000000000100001111000111101101101111000001100000000000
000010000000010000000110011111011000111111100000000000
000000000000000111000011001101011011101111000000000000
000000000000000011100110101011000001000011010000000000
000000000000000000100000001111001011000001000000000000
000000000001010011000111101111000001000010000000000000
000000000100100000100100000011101010000011010000000000
000000000000001001000010010011111000010100000000000000
000000000000000001000010100000111000100000010000000000
000010000000010101100011100111001010000111000000000000
000000000100000000000100000101110000000001000000000000

.logic_tile 11 13
000000000001110000000110110111001100001101000000000000
000000100010010000000010001001110000000100000000000000
011010000000001101100110001000001100010110100100000010
000000000000000101000111001001001001000110100000000000
000011100100001000000011001101100000000011100000000000
000010000110000001000000001001101101000001000000000000
000000000000000000000111101000001011010010100000000000
000000000001010011000111100101011011000010000000000000
000000000001001000000110011111101010000100000000000000
000001001010100101000011100001000000001101000000000000
000000001010000000000011101000011011000010100000000000
000000000000000011000100001101011101000110000000000000
000010100000010000000000011101000001000001010000000000
000000000011010000000011111111001100000010010000000000
000000001110000001100110001111100000000001010000000000
000000000000000011000000000001001111000010010000000000

.logic_tile 12 13
000000000010000101000011101111101010101111000000000000
000000001010100111000100001011001110010110100000000000
011010000000000000000000001011001100001111110000000000
000000000000000000000000001111011110001001110000000010
000000000000010111000000000000000000000000100110000001
000000000010001001000000000000001111000000001101000000
000000000000001001000011110000011010000100000100000000
000000000000000101000010000000010000000000001100000000
000000100100000011000000001101101000001000000000000000
000011001010011111100011001111110000001100000000000000
000010101110000011100000000000011111000100000000000000
000000000000000000100010010001011011000110100010000000
000000100001000011000110010111011010001011000000000000
000000000000100111100011010001100000000001000000000000
010000000000000111100010001111101010011000000010000000
110000000000000001000010000011001100010100000000000000

.logic_tile 13 13
000001100101011000000111010011101010111000000000000000
000001000110000111000111101011111110100000000000000000
011000000000001001000000001011101011001111110100000010
000000000000000101100011000011001111101111110000000000
000000000000000101000110100101111111111111010100000000
000010000010000000000110011001101010111111110000000001
000000000000000101000011011101101010101100000000000000
000000000001010000000010010001111111110100000000000000
000000000000001011100111010001101101000100100000000000
000000000100100011100011010000001001000000000000000000
000000000110000111100011100111011000001111000100000000
000000000000000001100100000111100000001110000001000000
000010100001011001000110000011011000110110110000000000
000000001110000001100011100001101100111100000000000000
000000001100011000000000010000000000000010000000000000
000000000000100001000010000000001001000000000001000000

.logic_tile 14 13
000000000001000000000111100101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000000111100000000111101001001100111010000000
000010001011000000100010010000101111110011000000000000
000000000101001001000000000011001000001100111000000000
000000000000001111100000000000001111110011000000000000
000000000000000011100000000101101000001100111000000000
000000100000000000100010000000001001110011000000000000
000000001010000111100000000101101001001100111000000000
000000100110000000100010000000101110110011000000000000
000000000000100000000011100101001001001100111000000000
000000000110010000000100000000001000110011000000000000
000010000010000111000111100011101000001100111000000000
000000000000001001100000000000101101110011000000000000
000000001110000001000111000111001000001100111000000000
000000000000000000000111110000001110110011000000000000

.logic_tile 15 13
000010000001000111100000010001001000001100111000000000
000010100000100000100011110000001101110011000000010100
000000000000000000000000000111101001001100111000000010
000000000000000000000000000000101110110011000000000000
000001000000100000000000000011101000001100111000000000
000000001010010000000000000000101110110011000010000000
000000000000000000000000010001001001001100111000000100
000000000001011011000011100000101010110011000000000000
000000100110000111100011110111101000001100111000000000
000000001011010000000110100000101111110011000000000100
000001000110101000000011110011101000001100111000000001
000010100001000101000010100000101101110011000000000000
000000000000000101100110100011001001001100111000000000
000000000101010000000000000000001110110011000000000100
000000000000000101100110100011101001001100110000000100
000000000000001111000010010000001011110011000000000000

.logic_tile 16 13
000010101001010001000000001001011101101011010001000000
000001001010100000000000000101001000001011010000000000
000000000000100000000000000111100000000010000000000000
000000000001001011000000000000000000000000000000000000
000000000000000111100000000101100000000010000000000000
000010100010000000000000000000100000000000000000000000
000000101110011001000000010000000000000010000000000000
000010100000001011100011101111000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000100011000000000000000101000000000000000000000000
000100000000000011100000000000000000000010000000000000
000000000000000000100000000111000000000000000000000000
000000100100000000000000010111100000000010000000000000
000011000010000111000011100000000000000000000000000000
000000000001101011100000000000000001000010000000000000
000000000000100111100000000000001010000000000000000000

.logic_tile 17 13
000010000000000000000011100011101101100000010000000000
000001101110000000000111101001101011000001010000000000
000100000000000000000110000101101101010000000000000000
000000001000000000000110010000001110101001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001101010111100110001101111100001001000000000000
000000000001110000000000001001010000001010000000000000
000000000000001001100000000111101010001001000000000000
000000000000000101000000001101110000001010000001000000
000010000000100000000010000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000100000000000000000111101000010000100000000000
000000000100000000000000000000011100000001010000000100
000001000110100000000000010000011001010000000000000100
000000100000010001000010001001011110010110000000000000

.logic_tile 18 13
000000001100000000000011100101011101000100000000000000
000000000000000000000100000000001110101000010000000000
000101000000101000000111000001111111100000010010000000
000010000001010111000111101011011001010000010000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111000011100001100001000010010010000000
000010000000000111100100001001101010000001010000000000
000000000000001000000110000101001111000100000000000000
000000000000001111000000000000011010001001010000000000
000100000000001111000000010011111101000010000000000000
000000000000000001000011000000101010100001010000000100
000000100101010000000000010000011110010100100000100001
000001000000000000000011110000011100000000000000000000
000011100001000111100010011000011010010100000000000000
000010000001000000000011110101011001010000100000000000

.ramb_tile 19 13
000001001011110000000000000000000000000000
000000000110110000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 13
000010100000000001100010000101111100000110000000000000
000001000110001001000111100001100000001010000000000000
000000000000100000000110011000001110000110000000000000
000010000011000000000011010011001100000010100000000000
000000000110000111100000001000001010000010100000000000
000010000000000000000010000111011001000010000001000000
000000000000101000000111100001100001000001110000000000
000000000001000111000011101001101110000000100001000000
000001000000011011100000000001000000000001110010000000
000010000000000001000010010101001100000000010000000000
000000001100000111100000000011011011010000100000000000
000000000000000000000000000000111010101000010000000100
000001000000000001000111010001100000000001010000000000
000010001100000000100111100011101010000001100000000000
000000000000101101100000001000001110000010100000000000
000000000001000101000000000011011111000110000000000000

.logic_tile 21 13
000000000000000101100011101001000000000000010000000000
000000000110000101000100000001001101000001110000000000
000000000000001111000000010000011100000010000000000000
000000000000001111100010100000010000000000000000100000
000001000000000000000010100001011000000110000000000000
000010000000011101000000000000101110000001010000000000
000000000000000000000000000001101100001000000000000000
000000000100001001000000001111100000001101000001000000
000010100000001000000000011101101010101111010000000000
000001000000000001000010000001001101011101000001000000
000000000000100000000000000001001010010000000000000000
000000000001000000000010010000011111101001000001000000
000000100010010001000000010000001110000010000000000000
000001001100001111100011100000000000000000000000000010
000001000000000000000000000101011000010000000000000000
000010100000000000000000000000111111101001000000000000

.logic_tile 22 13
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000010101100000000000001000000000
000000001000000000000010100000101100000000000000000000
000000000010000101100000000011100001000000001000000000
000000000000000111000000000000101100000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000110010000101010000000000000000000
000000000001000111100011110011000000000000001000000000
000000000100100000000110100000101110000000000000000000
000001000000001101100111110011100001000000001000000000
000000100000000101000110100000101011000000000000000000
000000100000000001000010000111100001000000001000000000
000001000000000000000000000000101001000000000000000000
000001000000100000000000000101000001000000001000000000
000010100001001111000011110000001110000000000000000000

.logic_tile 23 13
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101100000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000010000000000000
000000000000010000100000000000001010000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000100000000000000000111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000010010111000000000010000000000000
000000000110000000000011100000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000000000111000001000000001000000000
000000000000000101000000000000101011000000000000000000
110000000000000000000010100011001001001100111000000000
010000000000000000000010100000101010110011000000000000
000000000000001001100110000111001001001100111000000000
000000000000001011000010100000101111110011000000000000
000000010000000000000111011000001000001100110000000000
000000010000000000000111111101001111110011000000000000
000000010000000000000000000111100000000000010100000000
000000010000000000000000001111001011000010110000000000
000000010000000000000111011000001000010100000100000000
000000010000000000000110000111011011010000100000000000
110000010000001111000000011001111110001001000110000000
100000010000000001000010000111000000001010000000000000

.logic_tile 3 14
000000000000000000000000010000000001000010000000000000
000000000000000000000011110000001010000000000000000000
011000000000000000000000000011001110000100000010000001
000000000000000000000000000000100000001001000000100100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000001000000000000000000001001100110000000000
000000010000000001000011110011001100110011000000000000
000000010100000000000000001000001100000010000100000000
000000010000001001000000000111010000000000000000000001
000000010000000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000011110000001000000000000000000000000000000000000

.logic_tile 4 14
000000000000100000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
011000000000000000000000000001000001001100110000000000
000000000000000000000000000000001010110011000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001111100000000101011010000000000100000000
000000000000000001100000000000100000000001000000000000
000000010000000001100000000000001101000100000100000000
000000010000000000000011110000001010000000000000000001
000000010000000000000000000000000000000000000000000010
000000010000000000000000000000000000000000000010100111
000001010000000000000000001000000000000000100100000000
000010010000000000000000000101001001000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
011000000000100000000000000000001000010000000000000000
000000000000010000000000000000011011000000000010000000
110000000000000000000000000000000000000000000000000000
010000000000001101000011100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000010001001000000000001110010000000
000000010000000000000000001011001010000011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100010000000000000000000000000000000000
000100010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000011000000100000100000000
000000000000000001000000000000000000000000000011000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000011100000000000000100000000
000000010000100000000000000000100000000001000010000000
000000010000000000000110100000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000100000000000000000011101000000001000000000000000000
000000000000010000000011111111001000000000100000000000
011000000000001000000110001011001000000110000011000001
000000000000001011000000000111011011000001000000000000
010110100000001000000111001001100000000001000000000000
110001000000000001000111100001100000000000000000000000
000000000000100000000000000011001001000110000010000000
000000000000000001000000000101011010000001000010100100
000000010001011000000000010000011111010000000000000000
000000010000101101000011010000011000000000000000000000
000000010000000000000111100011001001000110000010000000
000000010000000000000000001001111101000001000000000001
000000011000000000000000001000000000000000000100000000
000000010000000000000000001111000000000010000000000000
110000010000001000000110111000000000000000000100000000
100000010000000001000010001111000000000010000000000000

.logic_tile 9 14
000000000000000001100111000101001011000010100000000000
000000000000000000000100001101101001000010000000100100
011010100000000101000000010000001100000100000100000100
000001000000000000000011110000010000000000000000000000
110000000000001000000110110101111000000000000000000000
110000000000000011000110000000100000001000000000000000
000010100000001000000000001101011000000110000000000000
000000000000000001000011100101111001000001000011000100
000000010000001000000000000001011010000000000000000000
000000010000000111000011110000010000001000000000000000
000000110000000001100000000000001101010000000000000000
000001010000000000000000000000001011000000000000000000
000000010000000000000011101011101110000010100000000011
000001010000000001000100001001001011000010000000100000
110000010000100000000000000000000001000000100100000000
100000010000010000000000000000001000000000000000000000

.logic_tile 10 14
000000000000001111000000000101101101110000100000000000
000000000110001011100010101011001010100000000010000000
000010101010001011100111001111101100001001000000000000
000001000000100111000110101001000000000101000000000000
000000101100000101000000010101001111010000000000000000
000000000000000000000011010000101001100001010000000000
000000000000001111000000000001000001000000100000000000
000000000000000111100011110001001011000001010000000000
000000010000001001100000010111011000001110000000000000
000000011110000111000010000101010000001000000010000000
000000010001010000000000001001001110001010000000000000
000000010010100000000000001001100000000110000000000000
000000010001011001000000001111000001000001000000000000
000001010001010111100000001001001110000011100000000000
000000011000001001100000001101111001100000000000000000
000000010000000001000000000001001110100001010010000000

.logic_tile 11 14
000000000001011001000000011011100001000001010100000000
000001000000001111100011010111101101000010010000000010
011000100000000000000000001000011011000100000000000000
000001000100000000000000001101001111000110100000000000
110000000000000001100000001011100000000000010000000000
110010100010000000000000000101001001000001110000000000
000001000001010001000000000011101010000000000000000000
000000000000000000000010100000001100100001010010000000
000000110000000111000000010001000001000001010100000000
000001010000010000100011011011001101000001100000000010
000000010001011011000011000101101001010100000000000000
000000010000100111000111100000011011100000010000000000
000000010001010111000010011000011110000100000000000000
000000010000000000000010001111001110010100100000000000
000000010000001011000010010001001010000001010000000000
000000011100101001100010000011001111001001000000000000

.logic_tile 12 14
000001000010001000000010011011101000111110000000000000
000000000000001111000011100101011101101101000000000000
011000000110001101100011110101101011111111110100100000
000000000000000001000010000101101010111101110000000000
000000000001001011000000010000011110000100100000000000
000000001000100001000011110001011110000000000000000000
000000000000001111100110111001111111101100000000000000
000000000000001101000010100111001000001000000000000000
000010010010001000000000000101111001010000000000000000
000000010000000111000011100000111100101001000000000000
000000010000101001000000010011111000111011110110000000
000000010001011111000011101101111111111111110000000000
000001010001000001000111010011101000111110000000000000
000010011100100000100010000111011111101101000000000000
000010110000001111000000011001001100001001000000000000
000001010111000111100011000111100000001000000000000000

.logic_tile 13 14
000001000011001000000111111111011000100001010000000000
000000000000101111000011111011111111100000000000000000
011000001110011111100011101101011000110111110100000000
000000000000101011100011111111011011101011110010000000
000001100010111001000110110111111010001100000000000000
000001000000000111000010111011010000000100000001000000
000000000000001011100011110111111000001011000100000010
000000000000000001100111000101000000001111000000000000
000000010100000111100111011000001000000100000000000000
000000010100000000000011101101011110010100000000000000
000000010000100000000010010000001011010110000110000000
000000010000000000000110100111011000010110100000000000
000000110001011111100010001011101100111110000000000000
000001011010000001100010000101111001011110000000000000
000001010000000111100000011001000000000011010100000000
000010111100000001000010000101001100000011110010000000

.logic_tile 14 14
000010100000000000000111100111101001001100111000000000
000000000010000000000000000000101110110011000000010000
000000000000001011100000010101001001001100111000100000
000000000000001111100011010000001101110011000000000000
000000000001001011100000000001001001001100111000000000
000001001010101111100011010000101101110011000010000000
000000000000101000000000000001101001001100111000100000
000000000000010111000000000000001010110011000000000000
000000010001010000000000000001101001001100111000000000
000000010000000000000011110000001100110011000000000000
000000010000000000000010010111001000001100111000000000
000000111100000111010111010000101011110011000000100000
000010110100000000000111000101001001001100111000000000
000010010000011111000000000000001001110011000000000000
000001010110000011000000000011001000001100111000000000
000000110000100000100010000000101110110011000000000000

.logic_tile 15 14
000000000100000111000111001001111011101000010000000000
000000001010000000100110010101001000000100000001000000
011000000000001011100110110001111010100000000000100000
000000100000000111000011010101001101110100000000000000
010001001010001011100111001001011001101000010000000000
010010100000000101000010000101111000000100000000000001
000000100000001111100000000101111100100000010001000000
000001000001000101000000000001011011101000000000000000
000011011101000001000011001011001111101000010000000000
000000010001100000000000000101001000000100000001000000
000000010011000111000000010101011111000100000100100001
000000011010000000000010010000001100101000010000100000
000000010010000001000000011111111100001001000100000000
000000010000001101000011111001100000000101000000000010
000000011011100011100000000111001011000011010010000000
000100110001010011100011001111011110000001110000000000

.logic_tile 16 14
000000001000001001100000000111011010101100000000000000
000000000100001001000011101001101100110100000010000000
011000000000100000000010001101011110110110100000000000
000000000001000000000100000011101110111100000000000000
000000000000011111000111110000000001000010000100000000
000000000000000011100111110001001011000010100000000100
000000001110001000000110010111011101110000010000000000
000000000000000001000010000101001111010000000010000000
000000011001001011000000010111011000111110000000000000
000000011100001111100011100011011101101101000000000000
000000010000000001000110101011001101000010000000000100
000000010001011111000000001011101011001000000000000000
000000010000010111000000010000001100000100100000000000
000010110000000001100011100000001010000000000000000100
000000011000100001000110100001011110000000100000000000
000001010000010000000010001101111000100000010000000000

.logic_tile 17 14
000010000000000111000000011011001101101011010000000000
000001100000000000100010000001101100000111100000000000
011000000000001000000011110111001000001011000100000000
000000000000001011000010000001110000001111000010000000
000000100110010101100000011001101011101000010000000000
000011100111100111100011101001111110010010100000000000
000000000000001111100011101111101110000000110000000000
000000000000000001100000000101001110000000010000000100
000001010110000011100010001000001100000100000000000000
000010011100000000000100000011000000000010000010000000
000100010000000000000000000000011010000000000010000000
000000010000001111000000001111000000000100000001100101
000100010000001001000011101101001011101011010000000000
000000010000000001000110000001011011000111100000000000
000000111010000001000000000101000001000000100000000000
000001110001000000000011110000001111000001000000000000

.logic_tile 18 14
000000000000010000000111100000001001010100000000000000
000000001000001111000000001101011010010000000000000001
000000001000101111000000010000000000000000000000000000
000010100001001011000011100000000000000000000000000000
000010100000001000000111110000000000000000000000000000
000001000001010111000111000000000000000000000000000000
000000000000010011100010100000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000100010001010000000000000000011000000000000000100000
000000010000000000000000000001000000000010000000000000
000000010001110000000000010001111010100000010000000100
000010111011110000000011001101111110000010100000000000
000010010000001000000000001101011011101001010000000000
000001010000100001000000000001001101100001000001000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010101010000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000010000000000000000000000000000000000
000000110000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000010000000000110000111101110100011110000000000
000010001100010000000011101101011110010110100001000000
011000000000001111100000010000001100000010000010000000
000000000000000001100010000000000000000000000000000000
010010100010001000000010001001111111100001010000000000
010001000001011111000111111001011101000001000001000000
000001000000000000000000000000000000000010000100100000
000010100000000000000010001001000000000000000000000000
000000011001000000000111110000001010000100000010000000
000010011100100111000111111011000000000010000000000000
000000010000100111100000011111011000000010000010000000
000001010001010000100011100011101110000000010000000000
000010110001010111100010000011011011000010100000000001
000000111010001001000010000000111110100000010000000000
110000011100001001000000010000000000000010000010000000
100000010000001011000010101101000000000000000000000010

.logic_tile 21 14
000010101111010001100111111111100000000000000000000000
000001001110000000000011110111000000000010000000000000
000000100000001000000010100111011000010100110000000000
000001000000001111000011111011111001011000110000000000
000000000000000000000000000111000001000000110000000000
000010000000000101000000001011001010000001110000000000
000000000001000111000010100001100000000000100000100000
000000000000000001000000001111001010000001110000000000
000000010110100000000010001001100000000000010000000000
000000110000010000000011101001101111000001110000000100
000000010000000000000000001001011010100110110000100000
000000010000000000000000000101111000100000110000000000
000000010110001000000110011011011000001000000000000000
000010010111010001000010001001110000001101000000000000
000010011110100001000000000101111000000000100000000000
000000110001001111000000000000001111100000010001000000

.logic_tile 22 14
000001000000000000000000000111000001000000001000000000
000000100000000000000000000000001111000000000000010000
000000001100000000000111000011000000000000001000000000
000000000000000111000100000000001111000000000000000000
000000000000010111100000010001100001000000001000000000
000000000000100000000011110000101100000000000000000000
000000001110000111100000010101000000000000001000000000
000000000000000000100011100000001011000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000001111000000000000101000000000000000000000
000000011110000000000010100111000001000000001000000000
000000010000001111000100000000101101000000000000000000
000001010000000111000111110111100001000000001000000000
000010010000000001100111110000101010000000000000000000
000001010100000000000111000111000001000000001000000000
000010110000001101000010110000001110000000000000000000

.logic_tile 23 14
000010000000000101000000000101000001000000001000000000
000011100000000000000010100000001010000000000000001000
000000000000000111100000000111100000000000001000000000
000000000000000000000000000000101000000000000000000000
000010000000000000000011100101100000000000001000000000
000000001110001111000011100000001100000000000000000000
000000000000000101000000000001000001000000001000000000
000000000000000101000010100000101111000000000000000000
000010110000001111000000010101000000000000001000000000
000001010000001111100011100000101111000000000000000000
000000010000000000000000000101000001000000001000000000
000000011000000000000010000000101011000000000000000000
000000010001000000000111100001100000000000001000000000
000000010000100000000000000000001101000000000000000000
000001010000000000000111000011100000000000001000000000
000000110000000000000111110000101100000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000010000011100000000000000100000000
110000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000001000000000011001111000100000000000000000
000000000000000001000011100001011011000000000000000000
011000000000001001100110000001001000000111000011100101
000000000000001111000000001101010000001111000010000111
110000000000000000000110000000011000000010000000000000
110000000000000000000010110000010000000000000000000000
000000000000000001000000000101111110000010000100000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000001101000000000000000000000000
000000010000000000000110101101100000000010000100000000
000000010000000000000000000111000000000000000000000000
000000010000000000000111100001100000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101100000000000011011000010000100000000
000000010000000101000000000000001101000000000000000000

.logic_tile 3 15
000000000000000001000000010101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000001000000000000101000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000001000000000001001000001100111000000000
000000000000000101100000000000001101110011000010000000
000000000000000000000000010101001001001100111000000000
000000000000000000000010100000001100110011000000000000
000000011100000000000000010101101000001100111000000000
000000010000000000000010100000101010110011000000000000
000000110000000101100000000001101000001100111000000000
000001010000000000000000000000001000110011000000000000
000000010000001000000000000001001001001100111000000000
000000010000000101000000000000001111110011000000000000
000000010000000000000110100001001000001100111000000000
000000010000000000000000000000101000110011000000000000

.logic_tile 4 15
000000000000000001000110110101000000000010000000000000
000000000000000000000011110000100000000000000000000000
011000000000001000000000010001111110100000000000000000
000000000000000001000010101011001011000000000001000000
010000000000000111100000000011000000000010000000000000
010000000000000000100010110000100000000000000000000000
000000000000000000000000010000001010000010000100000000
000000000000000000000010000001000000000000000000000000
000100010100000000000110000001001000000010000100000000
000100010000000000000000000000010000000000000000000000
000000010000000000000000000001100000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001001000000000010000100000000
000000010000000000000000001001000000000000000001000000
000000010000000001100000001000000000000010000000000000
000000010000010000100000001101000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000001011010000000000000000
000000001110000000000010010000011001000000000000000000
011000100000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000011100000000000000100000001
000000010000000000000000000000000000000001000000000001
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010001010000000000000000000000000000000000000000
100000010000100000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000010000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
110000010000000000000000000000000000000010000110000000
100000010000000000000000001111000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101011111000110100010000000
000000000000100000000110101101101111000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000111000100000000000000000000000000000000

.logic_tile 9 15
000000000000001000000010011000001001010000100000000000
000000000000000011000011011101011101000010100000000100
011000000000000000000110000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000001000000011100011101000001101000000000000
000000000000000111000010011001110000000100000000000000
000000000000000000000111110001101100001110000000000000
000000000001000000000011011111111010001111000000000000
000000011100000000000110010001101010001101000000000000
000000010000000000000010001011111110001001000000000000
000000010000001000000010011001001010001001000000000100
000000010100000111000010001101011101000110100000000000
000001010000101001000000000111000000000000000100000000
000110110001010001100010000000000000000001000001000000
000000110000000000000000000000011100000100000000000000
000001010100000000000000001001000000000000000000000000

.logic_tile 10 15
000000000001001101000010101001101100000001010000000000
000000000100000111000011101101011001100001010010000000
011010001110001111000111001111111101101111000000000000
000001000000000011000111101001101101111111010000000000
000000000000000111100000011001111100100011110000000000
000000000000000000100011110001111101110111110000000000
000010100000000101100110000111111010000001000000000000
000000000110000111100000001101000000000011000000000000
000000010000000001100110000001011010101111000100000000
000000010000000000000011100101001000111111000001100000
000000010000000011100010001001001110110100010000000000
000000010000001111100000000011101100110110100000000000
000000011101000011100111110111001000000100000000000010
000001010000000000100010000000111001101000000000000000
000000010001010011100111001001101111111111100000000000
000001011110000000100000001011111001111001010000000000

.logic_tile 11 15
000000000001010000000111000011111011000000000000000000
000000000000001001000110000000001111100001010001000000
011000000000001101100000011111111011001001000000000000
000000000000000011000011110001101100010110000000000000
110000000000000000000000010101001100001001000100000000
010000001010000000000011110001110000000101000000100010
000010000000001011100000000000011001010100000100100100
000001000000100111100000001011011101010000100001000000
000001010000000000000111010111001100001001000101000000
000000010000000000000111110111010000001010000001100000
000000010000000101100010111111011100001001000000000000
000000010000000000100110011111110000000010000010000000
000000010001000011100010001011000001000000010100000001
000000010000101001100100000111101000000010110000000000
000000010001010001000011100000001000010100000100000000
000001010000000000000010001011011001010000100000000100

.logic_tile 12 15
000001000000100111100110011011101011111110000000000000
000000000001000000000010111001101010011110000000000000
011100000000101000000111010011000000000000100000000000
000100000000010111000011111001101110000000000000000000
000010101000001001100011100000001101010110100100000000
000000001010011111000100001001001011010100100000000100
000000000001010111000010101000011011000100100000000000
000000001010100101000011100011001101000000000000000000
000100010001010101100011100101111010111110100100000010
000110010000000000000011110101011110111001010001000000
000000011000000111000111110001111111110110110100000010
000000010000000000100011101011001011010110110000000000
000000110000001111100110111001001110101000010000000000
000001011000000001100011011011011011100001010000000000
000000010000000111100000011000001111010110100100000000
000000010000000000000010001111011001010100100010000000

.logic_tile 13 15
000010000000111000000000011011111011000110100000000000
000010001000001011000011111011001111010110100000000000
011000000000100111000111100101101100101000000000000000
000010100001000000100011101101001110010000100000000000
010010100000011111000000001101011100001001000000000000
010000000110000001000010001001010000001000000000000100
000000001110001111000111001101101100110000010000000000
000000100000001011100110010111011011010000000000000000
000011010000001000000111010101011111101001000000000000
000000011010010111000110101111111010100000000000000000
000000010000000001100111100001000001000000110000000000
000000010000000000000110011111001001000000100000000000
000010110011010000000110101101011001101000010000000000
000000010010000101000010011101101110000000010010000000
000000010000000101100010000000001011010000100100000000
000001010000100001000010001011001011010100000000000100

.logic_tile 14 15
000010100001000000000111110101101000001100111000000000
000010000000100111000111110000001011110011000000010000
000000000101110001000010000001001000001100111000000000
000000000000111001100100000000001001110011000000000000
000010100000010000000011100101101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000001010100111100000010001101001001100111000000000
000000000001001111100011100000001110110011000000000000
000001010000010000000000000111101001001100111000000000
000000010110000000000000000000101110110011000000000100
000001011100100000000000010001001000001100111000000000
000010010000010111000011000000101111110011000000000000
000000010100000000000000000001101001001100111000000000
000010011010000000000010000000101100110011000000000000
000000010000100111000000000011101001001100111000000000
000010110000000001100011010000101000110011000000000000

.logic_tile 15 15
000000000100001011100111110011011011010000100010000000
000000000110000011100011011001101111100000000000000000
011000001010001000000111010111101011101001000000000000
000000000000000011000110100011011110010000000010000000
110001100000001101100010000111101101100000000000000001
010001000000000111000000000101001010110100000000000000
000000000000100111000111100011111001101001000010000000
000000000001010001000000000011101110010000000000000000
000010010000001111100110111001011111100000010000000000
000001010000000111000011111001001011100000100000000000
000000010000100000000000001001011100110000010000000000
000000010000001101000010110111001100100000000000100000
000000010011110001000011100001001010101111000000000000
000000010000000000100100001111101100101001010001000000
000000010000101101000110111111000001000001010101100000
000000011000011011100011001001001111000001100010000000

.logic_tile 16 15
000000000101110111000000001101001011010000100010000000
000000000000000000100011100001101101100000000000000000
000000000000000000000011101111100000000001010000000010
000000000000001111000000001001101111000000100000000000
000001000110000111100000011001001100101001010000000000
000010001011001111000011100011001001010010000001000000
000000000000001001000111000011000001000000100000000001
000010100000001111100100000000101100000001000000000000
000000010000000111100000010111111010101111000000000000
000000111000000001000011101001101110101001010000000000
000000011010011011000000010000011011010000000000000100
000000010000100001110010001111001001010000100000000000
000000010000000111100000001101111110111110000000000000
000000010000000000000010011101011010101101000000000000
000000111100100000000011111011001101101011010000000000
000000010000110000000111110101011100001011010000000000

.logic_tile 17 15
000000100010001001100111111101101111111110110100000001
000001100011000111000111111111011001010110100000000000
011000000000000101000110000000000001000000100000000000
000000000000000000000011101101001110000010000000000000
000000001011000101000010000101111101110011000000000000
000000000000101101100110011101111101000000000000000000
000000000100001101000011111101101010000100000000000000
000010100001000001000011100011101001010000000000000000
000010010000001011000000000001011000001100000000000000
000000010000100101000011111001011101000100000000000000
000000011110000001000111000011111111000000000000100000
000000010000000111100010010000001000100001010000000000
000000111001001011100000000011001011110100010000000001
000011011100000111000011100011001010111110100000000000
000001010000100101100010001001001110100011110000000000
000010010110010001100000000111001110101001010000000000

.logic_tile 18 15
000000100000000101100110111111101111101001000000000000
000000000111011001000011110001101011000110000011100100
000000001000101000000111010011101110000100000000000000
000000000001011101000111100000000000000001000001000000
000001000000000111100111110111011101110110100000000000
000010000000000000100010100001101010110000110010000000
000000001100001111100010010011001110001000000010000000
000000000000001111100110001101111100000010000000000000
000000110001000001100000000000000000000000000000000000
000000110100100000000010010000000000000000000000000000
000000010010000111100000000001001011000000100000000000
000000010001010001100000000001101011100000000010000000
000010110001110111100011110111111000100010000000000000
000000110100000001000011011101011000001000100000000000
000000010000001111000000000111111001100000000000000000
000000010000000011000010011001011010000000000000000001

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000

.logic_tile 20 15
000000000000000001000011100111000000000010000000000000
000000000110000000100000000000000000000000000001000010
011001000000000011100000010111100000000010000010000000
000010100000001111100011100000000000000000000000000100
010000000010010111100011101001101011110011000000000000
110001000001101001100100000001001111000000000000000000
000000000000000000000000011011011100100000000000000000
000000000100000000000011001111111111000000000001000000
000011010000000000000010010000011100000100000100100000
000010010000001001000110000101001100010100100000100010
000000011110000011100111111111011100101100000000100000
000000010000001111000111111101101000110100000000000000
000001011011101001000111110011101101110011000000000000
000000010000110011100011100111111001000000000000000000
000001010000000011100111110000000000000010000001000000
000010110001010000100010000000001001000000000000000001

.logic_tile 21 15
000000000110100111100000000001100000000000001000000000
000010100001000000000000000000000000000000000000001000
011000000000000001100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
110001000001010000000110000111001000001100111100100000
110000000000000000000000000000100000110011000000000000
000000000000100000000000000101001000001100110100000000
000000000001000000000000000000100000110011000000000010
000010111111010000000110000000011110000010000000000000
000001011110000000000100000000010000000000000010000000
000001011100101000000000010011100001001100110100000000
000000110001010011000011100000001000110011000000100010
000001010000010000000111111000000000000010000000000000
000000010000000000000010001011000000000000000010000000
110000010000000000000000010000000000000010000001000000
100100010000000000000011000000001000000000000000000000

.logic_tile 22 15
000000000001010001000000000101100000000000001000000000
000000001010100000100000000000001110000000000000010000
000000001100010111100000000011000001000000001000000000
000000000000101001000000000000001101000000000000000000
000010000001000000000000000001100001000000001000000000
000001001010000000000000000000001101000000000000000000
000100100000000000000000000111000001000000001000000000
000001000000000111000000000000101111000000000000000000
000010010000011000000000000011100001000000001000000000
000001010000001011000010110000001100000000000000000000
000000011110000111000010000111100000000000001000000000
000000010010001101100011100000101110000000000000000000
000010010000000101000010000001000000000000001000000000
000001110000001101100010000000001101000000000000000000
000000010000000000000010000001100000000000001000000000
000000010000000000000010110000001111000000000000000000

.logic_tile 23 15
000010100000000000000000000011000001000000001000000000
000101000000000000000011000000101001000000000000010000
000000001110000000000000000011100000000000001000000000
000000000000000000000011110000101111000000000000000000
000000000001000000000000000011100001000000001000000000
000000001010100000000000000000101110000000000000000000
000000000000001011000000000011000000000000001000000000
000000000000001111000000000000101100000000000000000000
000011010000001111000011100101100001000000001000000000
000011011100000111100111110000001010000000000000000000
000000010000000111000011100001000001000000001000000000
000000010000000000000110010000101100000000000000000000
000000010000000000000011100111100000000000001000000000
000000010000000000000011100000001111000000000000000000
000000010000001001000000000011000001000000001000000000
000000010000000111100010010000001111000000000000000000

.logic_tile 24 15
000000000000001000000000000000001110010100100100000000
000000000000000001000010101001001000000000100000000000
011000000000000000000000000001001010000000000000000000
000000000000000000000000001101010000000011000000000001
000010100000000000000110000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000001000000000000000000010000011111000000100000000000
000000100010000000000011010000001011000000000000000000
000000010000000000000000000111000000000001000010100000
000100010000000000000000001001001000000000010000100000
000000010000000000000000001000001010000000000010000001
000000010000000000000000000111010000000100000010000100
000010010000001000000000000000000000000000000000000000
000000011100000011000000000000000000000000000000000000
110000010001001001000000000000000000000000000000000000
100000011100000001000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000010000000000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000001011111110100000000000000000
010000000000000000000000000011101111000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000000111001111000000000000000000
000000000000001000000000000111000000000010000100000000
000000000000000101000010000000001100000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000010000000001000000000000000011100000010000000000000
000001000000000101000000000000000000000000000000000000

.logic_tile 3 16
000001000000000000000000010101101001001100111000000000
000010100000000000000011010000001011110011000000010000
011000000000001000000110010001101001001100111000000000
000000000000000001000010000000101010110011000000000000
010000000000000101100110000101101000001100111000000000
010000000000000111000000000000001010110011000000000000
000000000000001000000110101000001001001100110000000000
000000000000001111000000000011001010110011000000000000
000000000000000000000000000101000000000010000100000000
000000000000000000000000000000001011000000000000000000
000000000000000001100000000000011000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000010000100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 4 16
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010010000001011000010000100000000
110000000000000000000010000000011100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001011000001001000000000000
000000000000000000000000000011100000001110000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000001000000000000000000001000000100110000000
000000000000001111000000000000001011000000000000000001
000011100000000000000000000000000000000000100100000100
000001000000000000000000000000001000000000000010000100
000000000001010000000000000001100000000000000110000000
000000000000100000000010000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000100
000000000000000000000000000000100000000001000010000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 16
000000000000000001000000000111101110001001000000000000
000000000000000000000000000011010000000101000011000000
011010000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000001000000010001001111000000100010000000
000000000000000000100011111011001110010100100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000111100000010111011101010100000001000000
000000000000000001000011100101001010100000010000000000
000010000000000011100000010000000000000000000100000000
000001000000000000100011110011000000000010000000000001
000000000000000011100011101111001010001000000000000000
000000000000000001100111101011110000001110000001100000
000000000000000101000000001111001110001001000001000000
000000000000001111100000001001011000000101000000000000

.logic_tile 8 16
000000000000010001000000000011011000001000000010000000
000000000000000111100010100001001110001101000000000000
011000000000000101100000011000000000000000000101000000
000000000000000000000011010011000000000010000001000000
010000000000000111100000000001000000000001000000000000
100010100000000000100000000101001001000000000000000000
000010100000000000000000000101001110000001000000000000
000001000010000000000000000001010000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100010001001000000000000000000000001
000000000000010000000000001001001010000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000001000000111100000000001000000100100000000
000000000000001011000011110000001110000000000010000000
011000000000010011100111010101111101101011010000000000
000000000000101111000011101101101101000111010000000000
000000100000001001000000011000001011000000100000000000
000000000000001101000011111001011111000110100001000000
000000000000000000000110000101011010001110000000000000
000000000110000101000000001001011010001111000000000000
000000000000001011100110000101101101101011110100000000
000000000000001111000000001001001000010011110000000000
000000000000000000000010000111100001000001000000000000
000000001100001111000000000111101001000011100001000000
000000000000001000000111000001101100000001010000000000
000000000000100001000000001001011111000110100000000010
000010000000100001100010000001001100001001000000000000
000001001111000000000100001101000000001010000000000000

.logic_tile 10 16
000000000110001000000111000011101011000000100000000000
000000000000100001000110000000001010001001010001000001
011010000000001000000111000101011000000001000000000000
000000000000000101000111100011110000000000000000000100
000001000000100001000011101011011010001101000000000000
000010000000000111000011110011111101000110000000000000
000000000000101111000111010111111000000010100000000011
000000000000010101000110000000101110001001000000000000
000000000000000111100010011101001000000000110000000000
000000000000100000100111101101111010000010110000000000
000001000000001001100010000001000000000000000100000000
000000000000000001000000000000000000000001000010000000
000000100000101000000000000101011000000000000000000000
000000100001011011000000000000110000001000000000000000
000000000000000000000010001001000001000001010000000000
000000000000000000000100000101101101000001100000000000

.logic_tile 11 16
000001000101011101000000000101001100000000000000000000
000010101010001111000000000000111011001000000000000000
011000000000000111100111011001000000000011100100000000
000000000000000000100111010001001000000010100000000000
000000000000001000000010110011111001111111000100000000
000000000001001011000110110011001001011111000000000000
000000001110000011100010000111011111000110100000000010
000000001110000000000100000000001101000000010000000000
000001000000001001000111110001100001000001110000000000
000000100000000001000010000111101011000000100010000000
000001000000010001100011100101101110101001110000000000
000010100000000000000000000011011010100010110000000000
000000000000001001100010000011100001000000110010000000
000000000110000111000000000011001111000000100001000101
000000000000010011000111100000001101010000000000000000
000000000000100000000100000111011001010110000000000100

.logic_tile 12 16
000000000000001000000000010101011010000000100000000000
000000000000001111000010100000011101000001010000000000
011000000000000111000000011011111000101001110110100100
000000000000001001100011101011101101101000010010000000
110010000101000011000011000011011101110000010110100000
000000000000000001100000000101011001110010110000000100
000000000000000101100000011111011001110000010100000000
000000000000000111100010111011001010110001110010000010
000000101011001001000011100111011110000110000000000000
000001000000000001100110001001000000000101000001000000
000000000100000000000010011101001110111000000101000000
000000001110000000000011101011111100111101000010000001
000000000000000111100111001001111110110000110000000000
000000000110011111000000000101011100100000110000000100
000000001110001001000000011001011110111000000110000000
000000000000000111000011111011001100111101000000100000

.logic_tile 13 16
000000000000000000000110111000011001000000000001000000
000000000010000000000110101011011011010110000000000000
011000001000001111100010001000011101010110100100000000
000001000001000001100100001101001000010100100001000000
000000000001000111100011100000000000000010000000000000
000001000100100111100100000101001101000000000000000000
000001000000000101100010010000011111010010100100000010
000000100000000101000010001001011010010110100000000000
000000000010000000000000001111011100110110100000000000
000000000000000000000011110101101011110000110000000000
000000001100100011100000001001001010111110000000000000
000000000001000001100011110011111010011110000000000000
000010100000000000000000011111001111100000110000000000
000000000000001001000011110101011000110000010000000000
000000101010100001100110000001011110111100000000000000
000000100010010000000000000101101110110000000000000000

.logic_tile 14 16
000000000000001000000011100011101001001100111000000000
000000000000101111000100000000001101110011000000010000
000001000000000111100000000101001000001100111000000000
000000001001000000000000000000101101110011000000000000
000011100000000000000111100111101000001100111000100000
000000000000100001000100000000101101110011000000000000
000000000110000111000011100101101001001100111000000000
000000000000000000000000000000101000110011000000000001
000010001010000111100011100011101000001100111000000000
000001100000010000000010000000101000110011000000000000
000000001010100011100011100101101000001100111000000000
000000000001000000100010000000001001110011000000000000
000000000000000000000111100011001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000001000001000001100110000000000
000000001000000001000011110111001010110011000000000000

.logic_tile 15 16
000000000001010001000111010011011111101000000000000000
000001000000100000100111111111011111010000100000000000
011000000000000101100111101001111100110110100000000000
000000001001001111100000001101001110111000100010000000
000000000000000101100011101001011000000011000100000000
000000000010100000000100001011000000001011000001000000
000001000000000000000110110101101110101000000000000000
000000100000000101000011001001111100011000000010000000
000010101000000011100111000001101110010100000000000000
000000001101010000000100000000101001100000010001000000
000000000000001011000111001101001110101000000000000001
000000000000000001000110000011011100011000000000000000
000010000000000101100111100011011010001111000100000000
000001101010000001100000001101100000001101000000000100
000000000000100000000110010111001111111000000000000000
000100000001010000000110110011011101100000000000000000

.logic_tile 16 16
000010100000110001000010001011111110110011000000000000
000001001010111101000111100001101100000000000000000000
011000000000000111100110001011001110100010000000000000
000000100000001111100010010101111101000100010000000000
010000000011011111100111100001011111000000100100000100
110000000000100001000010000000011001101000010000000000
000001000000000001000010010101100001000000110001000000
000010100000000111000111111101001000000000100000000000
000000001010001001100011111101001100001000000000000000
000010100110001011000011111011001000000000000000000001
000000000000110001000111010101001111110011000000000000
000000001000100000000110000111001100000000000000000000
000001001010000011100111001101111000110000000000000000
000010000010001111000111110111111001000000000000000000
000001000000000011100010000101111110110011000000000000
000000100000001111100010001001111111000000000000000000

.logic_tile 17 16
000000000000001000000000010000000001000000100100000000
000000000010000001000011000000001001000000000000000000
011001001110000001000110001111111010000100000000000000
000000100001001101100010100011101101010000000000000000
000000000010001000000000000101011001111001110000000000
000000000000001001000010111001001101010001110000000000
000000000000101101100000001001011101100000000000000000
000010100101010001000000001001011010000000000000000100
000000000000000101100111110101001101000010000000000000
000000001000100000000110001111101000000000000000000000
000000100000001111000000010001011101111001110000000000
000011100001001101000010000101101001100010110000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000001100110100111100000000000000100000000
000000100001000000000000000000000000000001000000000000

.logic_tile 18 16
000000000001100001100011110001101010001001000000000001
000000000110100101000011101001000000000100000000000000
011001000110101001000000001000000000000000000100000000
000000100001000111100000001101000000000010000000000000
000010101010001000000110010011000001000011010110000000
000010000000001111000011111001001000000011000000000000
000000000110101000000000010000000001000000100100000000
000000000101000001000010000000001010000000000000000000
000011000000000001000010000001001100101001110000000000
000011100000000000000000001101111000100110110000000000
000000000001000000000011010111111111101111000001000000
000000000000100000000010111101101111010110100000000000
000011100000000000000010000001001001101001000000000100
000011001000100000000000000001011101111111010000000000
000000000000100001000010010111000001000000100000000000
000000000001010000100011000000101101000001000010000000

.ramt_tile 19 16
000011100000000000000000000000000000000000
000010001110000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000100001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 16
000011100000001111000000010011011010000100000000000000
000011000000000111000011110000101000000001000000000000
000001000000001001000000010101011011010100000000100000
000000100000001111100010110000111100100000000011100101
000001000000110001100010001111111111000000100000000000
000000000100010001000110010001011010100000010001000000
000000000000100001100010001011101100000000000001000000
000000000000010111000110111101100000000010000000000000
000010001000001000000111000101000000000000010000100000
000000000100000001000100000101001011000010100000000000
001000000000100001000010011111001000101011010000000000
000000000001010000100111001011111000000111100000000000
000000001000000000000111101000000000000010000000000000
000000000000000000000000000111000000000000000010000000
000000000000001111000000011001011000101100000000000000
000000000001001011000011100001011011111000000010000000

.logic_tile 21 16
000000000000010000000000000000000001000010000000000000
000000000000000000000000000000001000000000000010000000
000000100000100000000000000000001110000010000000000000
000001000001010111000000000000010000000000000010000000
000010100000000000000000000000000000000010000000000000
000000001100000000000000000000001101000000000010000000
000000000000100000000000000000000001000010000000000000
000000000000000000000011100000001011000000000000000110
000000000001000001000000010011100000000010000000000000
000000000000100000100011000000000000000000000010000000
000000001100100001000000000000001110000010000010000000
000000000001010000000000000000000000000000000000000000
000000000000000111100010000011000000000010000010000000
000010000000000000100100000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 16
000001000000010111000000000101100001000000001000000000
000010000000100000000000000000001100000000000000010000
000000000110010000000111000011100000000000001000000000
000000000000100000000100000000101111000000000000000000
000010000000010000000000000001100000000000001000000000
000001001010000000000000000000101100000000000000000000
000000000000001101100011100101100000000000001000000000
000000000000001111000011110000101101000000000000000000
000000100100000000000011100011100001000000001000000000
000001100000001111000100000000101111000000000000000000
000000000000000111000011100101100000000000001000000000
000101000000000001100010110000001000000000000000000000
000010000010010000000000000011100001000000001000000000
000001000000000000000011100000001110000000000000000000
000000000000100011100010100000001001111100001000000000
000000000101000000100100000000001011111100000000000000

.logic_tile 23 16
000000100001011000000000000001100000000000001000000000
000011100000100111000000000000001101000000000000010000
000000000000000111100011100111000001000000001000000000
000000000000100000000000000000001110000000000000000000
000000000110000111000000000111000000000000001000000000
000000000100001111000000000000101111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001111000000000000001010000000000000000000
000010100000001000000000000111100000000000001000000000
000101001111010111000011110000101100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000000000000101110000000000000000000
000000000000000101100010110001100001000000001000000000
000000001100001111100110110000101100000000000000000000
000000000000000000000111100101000001000000001000000000
000000000000001101000110010000001010000000000000000000

.logic_tile 24 16
000000000000001000000000000011100001000010100000000000
000000000000000011000010010000001010000000010000000001
011000100000000111000000000011011100101011110100000000
000000000000001111000000001101111100110111110000000000
010000000010000001100000001011111010000000000000000000
010000000000000000000010110011101010000001000000000000
000000000001001001000110001001000000000001010000100000
000000000000001011100000000001001011000000010001100100
000000000000010111000000010101101101111111010000000000
000000000000000000000010000101001011101111000000000000
000000000000101001000110010000011010000000000010000001
000000000001000011100010001101000000000010000000100000
000000000000000000000000001011011010101111000000000000
000000000000000000000000001101001010111111010000000000
010000000000001000000011101011011111101111010100000000
010000000000010001000100000001111110101111110000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001100000000000000001000
011000000000000101000110000000000001000000001000000000
000000001110000000100010110000001001000000000000000000
010000001110000000000010000000001001001100111000000000
110000000000000000000000000000001011110011000000000000
000010100000000000000010100000001001001100111000000000
000001000000000000000100000000001000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001001000000110011000000000000
000010000000000101100000011101111101000010000000000000
000001000000001101000010101001101000000000000000000000
000000000000000000000000001111111100110000110000000000
000000000000000000000000001011001001111010110001000000
110000000000000000000000000000000001000010000100000000
100000000000001101000000000000001001000000000000000000

.logic_tile 3 17
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010010100000000000000111000001100001000001110000000000
010001000000000000000100001101101001000011110000000000
000010100000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110001101101100000100000010000100
000000000000000000000010111111000000001100000000000000
000000000000000000000000001001111101101011010000000001
000000000000000000000000001011111010001011100010000000
110010000000010000000000000000011000000100000100000001
100000000000000000000010110000010000000000000000000010

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000010000111100111111011111100010000000000000000
000000000000000000000011111001011011101001000010000000
011000000000001000000000001000000000000010000000000000
000000000000001111000010111111000000000000000010000011
000000000000000000000110010001001101001001000000000000
000000000000000000000010111011011001001010000000000001
000000000000000000000000010000000001000000100110000001
000000000000000000000010100000001111000000000010000100
000100001010000000000110001011011111010000100001000000
000100000000000000000010101001101111101000000000000000
000000000000000101000010100001111000000001110000000000
000000000010000000000111101011011110000000010010000000
000001000000000000000010101101001000110000010010000000
000000000000000101000000001011111001100000000000000000
110000000000001111100110111111011000000001010001000000
110000000000010011100011001101111101000001100000000000

.ramb_tile 6 17
000000000000000000000000010001111000000000
000000010000000000000011010000010000100000
011000000001011111100111110011001010000000
000000000000000011100010010000000000000000
010000000000001101100000001011111000000000
010000000000001001000000000111010000100000
000010000000000000000000000111001010000000
000000000100001001000000000011000000000000
000000000111001101000000000101111000000000
000000000000001011100000001111010000000000
000000100101110111000010000011101010000000
000010000100000000100011100101100000000000
000000000010000011100010001111011000000000
000000000000000000000011111001110000000100
010001000000000101000010001111101010000000
010000000000000000000000001011100000000000

.logic_tile 7 17
000000000000000111000110011001011111010000000001000000
000000000000010101000010000001011101010010100000000000
011000000001011111000000000001111110000010000000000000
000000000100100101100010100000110000001000000000000000
000000000000000001100000000001101101100010000000000000
000010000000000000000011110001011110000100010000000000
000000000000000101000000000101101111100010000000000000
000000001000000000100011101111011011000100010000000000
000000000000000000000011100011100000000010000000000000
000000000000000000000110100000001101000000010000000000
000000000000000111010000010000000000000000100100000010
000000000000000000100011000000001011000000000000000000
000000000000000111000010000000000000000000000100000010
000000000000000000100110000111000000000010000001000000
000001000000011001000010001001001010011111110000000000
000010100000100001000111110111101001111111110010000000

.logic_tile 8 17
000000000000000111000010110111101101001001000001000000
000000000000000000000010001011011000000101000000000000
011000000000101000000111001011111010101001010000000010
000000000101001011000100001011101001010100100000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000010100011000000000010000000000100
000000000000101011100000000101111101110000010000000010
000000000011000001100000001101011101110000110000000000
000000000000000000000111110001100000000000000100000000
000000100000000000000111010000100000000001000000000100
000000001100000000000010010111011001000000010001000000
000000000000001011000111010001101010000010110000000000
000000000000100000000111101011001110010100000001000000
000000000000011111000110000001101001100000010000000000
000000000000000000000011000000011110010010100100000000
000000000000101111000000000000011111000000000001000000

.logic_tile 9 17
000000000110000101000000001101111111111000000000000000
000000100000000000000000001101111111111100000001000000
011000000000010000000010001011001010000100000010000000
000000000000100000000100000111100000001101000000000000
010001000000001111100000010001111110000001000000000000
100000101010001011000011011111100000000000000000000000
000001000000100000000111010000000001000000100100000000
000010101111011111000110000000001010000000000000000100
000100000000000000000000000101000000000000000100000000
000100000000000000000010010000000000000001000000000001
000000000000100000000000000111101111100000110000000000
000000001001000000000000000001101111100000010000000100
000000000000000001000111110001101010000000000000000000
000000000000000000000110000000111111000000010000000000
000000000000001000000011101101111110101001010000000100
000000000000001101000010011111111111010100100000000000

.logic_tile 10 17
000000000000000111000011101111111101101001010000000010
000000000000100000100011110111101001101000010000000000
011000000000000011100111011101011011000000100000000000
000000000000000000000010010111011011010110100000000000
000000000000000111000111100101101100010000100000000000
000000001000000001000010100101101111100001010000000000
000000100000000000000111001001011110010100000000000000
000000000000000111000110101001111000101001000000000000
000010000000000001000000001001001010000001110000000000
000000000000000000100000001111001001000010100000000000
000001000001010001100000001111101010000000000000000000
000000101000000000000011100001110000001000000000000000
000000000000000001100110001101001001101011110100000000
000000000000010000000000001011111001010011110000000000
000010100000001101000010001001101111110110110100000000
000000000100000001000111100101101111111001010000000000

.logic_tile 11 17
000000000001010000000111101011101101111000000100000100
000000000100000111000100000011101110111110000011000010
011000000000001111000000011101101100000110000000000010
000000000000000111000010100001110000001010000001000000
110010000001000000000000010101011101101001010110100101
000001000000000000000011101111111110101010010000000000
000000000000100000000110100001011000001001000000000000
000000000001000000000000001011000000000101000000000000
000000000010000001000011110001011111010100000000000000
000000000100000000100111010000111001100000010000100000
000000000000001000000011110111111010010000000000000000
000000000000000011000111110000111001101001000000000010
000010000001000000000111101000001110000110100000000100
000000000000000000000110011001011101000000100000000000
000000000000100111000110101011111111101001010110000001
000000000100011001100110000111101101010101100000100100

.logic_tile 12 17
000000000000010111100011010111001110101001110100000000
000000000000001011000111110101101000010100100011000010
011010000000000011000011000011001110110000010100000100
000000000000000000100000001001001000110010110011000010
110000000000000111100011100101101110101001010110100000
000000000000000000100111001101001110010101100010000000
000000000000000111000111101011001000111000000110000000
000000000000000011100000000111011111111110000010000011
000000001000011000000000000001101111110000010110000000
000000000100001111000000000011011011110001110000000100
000000000000000111100000001111001101110000010101000001
000000000000000000000000000011001111110010110000100000
000010100000001001000111010101001110110000010100000000
000000000000001111000011110111101111110001110010000010
000000000000011000000000000011011011111000100100000000
000000000000100111000010011111001001111100000011000100

.logic_tile 13 17
000010100001000000000000001111111010000010000000000010
000001000000000000000010101101110000001011000001000000
011000000000001000000111001001101110000011000100000000
000000000001001011000100001011000000000111000000000000
000001001011000001100010000011000001000010000000000000
000000000100010000000100000000101101000000000000000000
000000001010001111000011111000001011010010100010000010
000000000001010001100010001001001111000010000000000000
000000001011000000000110101111101110101011110100000000
000000000000100000000000001111001001010011110000000000
000000001010000000000110101111001010001101000000000000
000000000000000000000110111101110000000100000000000010
000010100000000001000111111111011111101111010100000000
000000000110000111100110001111101010011111000000000000
000001000000000001000110101111011110001101000000000000
000010000000000111000110010101100000000100000000000010

.logic_tile 14 17
000000000000000111000110101000001001000000100100000100
000000000000100000100100001001011000010100100000000010
011000001000001000000110010101001110010000100101000100
000000000001010111000011100000111110101000000000000000
110010100011001101100110101101011101100000000000000000
010010000111110011000111110011001101111000000000000000
000000001111001000000111001111111011101110000000000000
000000000000000101000011111001111011011110100000000000
000000100010011000000011010011011110010000000000000000
000001000001101111000011100000101010100001010001000000
000001000000000101100000000011001010000000100101100010
000010100000000001100010000000011011101000010000000000
000000001000101111000010000101111110000110000000000100
000001001100000111100100000111010000001010000000000010
000000000000000001000010000101111110010000000000000000
000000000000001011000111100000101000101001000000100000

.logic_tile 15 17
000011000001110111100000001000001010010100100000000000
000010000000010101000000001011011100000100000001000000
011000000000100001000110000111101111111110000000000000
000000001111000000100010010111111000011110000000000000
000010000111011001000110010101000000000000000100000000
000001000110100001100010000000000000000001000000000000
000000001100010001000010100111011000101011010000000000
000000000000100000100010010111111101001011010000000000
000010000001000001100111100001101110010110100100000000
000001001111011001000100000000111000101000010000000001
000001000000000000000111110101100001000011010110000000
000010000000000000000010110001101111000011110000000000
000010000000011000000111001011011100101000010000000000
000001001001011011000110000101011010100001010000000000
000000001100000000000111111101001010101000010000000000
000000000000000000000010001101101101101001000000000000

.logic_tile 16 17
000100000101011000000011100101101000000100000000000000
000100000000000001000000000000110000000001000000000000
011000000100000000000000000101100000000000000110000000
000000000000000000000011110000100000000001000000000001
000000001000001000000111000000000000000000000000000000
000010001100000011000110010000000000000000000000000000
000001000000100000000110010000000000000000000000000000
000000100001000000000011000000000000000000000000000000
000011000110000001100000000101011100010100000000000000
000000000001011111000000000001001110010000000000000000
000100000000100001100000000111111000101011010000000000
000100001001010000000000001101111001001011010000000000
000000000110001011100000000000011110010010100100000000
000001000100001011000000000000001100000000000000000100
000000001010001000000111000101000000000001100000000001
000010100000000001000000000011101110000010100000000000

.logic_tile 17 17
000010100000000000000000000111111010111001100000000000
000010000000000000000010100111011100111001010000000000
011001001110000101000000000111101101110101010000000000
000000100000000000000011101111101011110110100000000000
000000000010000000000111000011000000000000000100000000
000000000100000000000000000000000000000001000000000000
000010000000000001000000000101101001000000000000000000
000001000000000000000010000111011000100000000000000100
000000000110010001100010000000001110000100000100000000
000000000110000001000000000000000000000000000000000000
000001000000000011100000001001101010110011110101000000
000000100000000000000000000011111101110111110000000000
000010100110001101100000011001100000000001000000000000
000000001110100001100010000101000000000000000000000000
000001100000101000000010000000000000000000000000000000
000011000001010001000000000000000000000000000000000000

.logic_tile 18 17
000000000011011001100110000101100000000001000010000000
000000000000100101000000000101001110000000000000000001
011000101110000000000000011101001110000000000000000000
000011000001000000000010100101000000000001000000000001
010010001010000101100000001111000000000000000000000000
100001001111000000000000001001100000000010000000000000
000000000000000000000000001101001110000000000000000000
000000000000000101000010110101000000000100000000100000
000001001000000000000000000101111010000000000110000001
000010000000000000000000000111101010001000000001000100
000001000000000000000000001111001010000010000000000011
000010000000000000000000000101000000000000000000000100
000000001000000011100000010001011010000000000100000001
000000001111000000100010010000010000001000000010000001
000011000000000000000000000001011000100000000100000001
000010100000000000000000001001011111000000000010000111

.ramb_tile 19 17
000010100010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011101001100000000000000000000000000000
000010000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000011101010000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010010000000000000000000000000000
000000001110100000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 17
000010100000010000000000000000000000000010000000000000
000000000000001001000000000001000000000000000011000000
011000000000101000000000000000000000000000000000000000
000000000000010111000011100000000000000000000000000000
010000001011010000000000000000000001000000000110000000
100000001100000000000010010011001000000000100000000100
000000000000000000000000000000000001000010000000000000
000000000000001001000000000000001100000000000010000100
000000000011011000000000000000000000000010000010000000
000000000001011111000000000000001111000000000000000001
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100111000111100111100101101011111110000000000000
000001000000100000100000000111011001101101000000000000
000001000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000

.logic_tile 21 17
000010101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000010100111100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000100010100000
000001001100000000000000000111001111000010100010100000
000001000000000111000000011000000000000010000000000000
000000100000000000100011010011000000000000000010000000
000010000001000000000011100000011000000010000000000000
000000001100100000000000000000000000000000000010000000
000000000000100001000000000011100000000010000000000000
000000000000010000000000000000100000000000000010000000

.logic_tile 22 17
000010100111010000000000010001101000001100111000000000
000001000000100000000010000000001101110011000000010000
011000000000100101100010100000001000111100001000000000
000000000101011001000000000000000000111100000000000000
010011000000011001100111100011111111000000100101000100
110010001100100111000100001001011111000110100000000000
000001000000001111000000001000000000000010000000000000
000000100000001111000000001011000000000000000000100000
000000101000000000000011010000000001000010000000000000
000001001010010000000011100000001110000000000000100000
000000100000000001100011110101111001110000010010000000
000000000000000000000111011011001010110000110000000010
000000000001001001000111100111101011010110100000000000
000000001100100001000100001111001101000010000000000000
000000000000000111000111011111001010010010000000000000
000000000000001001000110001001001110000100100000000000

.logic_tile 23 17
000010100001010011100011100001000001000000001000000000
000001001110100000100100000000101001000000000000010000
000000000001001000000000010111000001000000001000000000
000000000000000111000011100000101110000000000000000000
000000000000100000000000010111000001000000001000000000
000010101111010000000011110000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000110000000000000000000001101000000000000000000
000000000000000000000111110101000001000000001000000000
000100000000000000000111100000101101000000000000000000
000000000000010001000111010111000001000000001000000000
000000000000000001100111100000001101000000000000000000
000010100000000111100010000011100001000000001000000000
000001001110001001100000000000001100000000000000000000
000000000000001111100000000011000000000000001000000000
000000000000000111000000000000101000000000000000000000

.logic_tile 24 17
000000000000001000000000001101101100111001110100100000
000000000110001111000000000001111000110010110000000000
011000000000011001100111000111011110101011110000000000
000000000000000001000000000111001101110110110001000000
110000000000000101000000001000000001000000000000000000
010000000000000000000000000011001101000000100000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001011000000010010111011000000001000000000000
000000000000100001000011100011100000000011000000000000
000000000000000000000000010101011010000000000000000000
000000000000101001000010000000010000001000000000000000
000000000000000011100000011000000000000010000000000000
000000000000000001100010001101001010000000000001000000
010000000000100001100000000000000001000010000000000100
110000000000000000000000000000001001000000000001000000

.dsp2_tile 25 17
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000001000000000010000011111001100110000000000
000000000000000001000011110000001100110011000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010111100001001100110000000000
010000000000000000000010000000001100110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010010100000100000000
000000000000000000000000001111011000010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000111000000000000000000000000000000
100000000000000001000100000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000000000000000000000001000
011000000000000001100000010101100000000000001000000000
000000000000000101100010000000101100000000000000000000
110000000000000000000010110011001001001100111000000000
010000000000000000000010000000001111110011000000000000
000000000000001001100010100101101000001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000000011100110010011001001001100110000000000
000000000000000000100010100000001001110011000000000000
000000000000000000000000001000001010010000100100000000
000000000000000000000000000001011101010100000000000000
000000000000000000000000000001111111010100000100000000
000000000000000000000000000000001000100000010000000000
110000000000001000000110001000001000010000100100000000
100000001110000001000000000001011011010100000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101101100000000000110000000000
000000000000000000000000000101101011000011110001000000
000010100000000101000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
011000000000000000000010100011001010010110000000000000
000000000000001101000100000000111010000001000000000000
000000000110000000000111100001100001000011100000000001
000000000000001101000000001101101100000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000000000000001111000110000000000000
000000000000000000000010001101001000000010100000000000
000000000110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010

.logic_tile 5 18
000000000000000000000010101101100001000010100000000000
000000000000000011000100001101001001000010010000100000
011010100000001000000000010111111110001000000010000000
000001000000001111000011110101100000001110000000000000
010000000000001001000010100000000001000000100100000000
100000000000000101100000000000001000000000000001100000
000000000001010111000111110011011010000010000000000000
000000000000101111100010000111011010000000000000000000
000000000010000000000000000101101001010000100001000000
000000000000001111000000001101111101010100000000000000
000000000000000000000010000001000000000000000100000000
000000000000000000000010100000000000000001000010000100
000000000000001000000110001011100000000000100011000000
000010000010001101000000000101101111000000000010000010
000000000000000111000010000101000000000000000100000001
000000000000000000100000000000000000000001000000000000

.ramt_tile 6 18
000000001000000000000000000011011010000000
000010000000000000000000000000110000000000
011000000000001000000000000011101110100000
000000000000001111000010010000100000000000
110000001110100111100011100101011010000000
110000000001010111000100001101010000000000
000000000100000000000000000111101110000000
000000000000000000000011100011100000000000
000000001110000011100010001011111010000000
000010000000000000100100001001010000000001
000000000001011111000000001111101110000000
000000000000100011100011111111000000000000
000000001100001001100111100111111010000000
000000000000001011100100000101010000000001
110000000000010011100010010001101110000000
010000000000101001000011000111000000100000

.logic_tile 7 18
000000000001000000000010001011011110000001010000000000
000000000000000000000111101101001010000001100001000000
011000000000000111000010101011001011001001000001000000
000010101100001001000100001001001110000101000000000000
000000000001000111100000010000001010000100000100000000
000000001100100000100010000000010000000000000010000000
000000000000100001000010001011111000000111000000000000
000000000000010000000100000001100000000001000000000100
000000000000000001100110001111101000010000000010000000
000001000100001101100111110111011010010110000000000000
000001000000000111000000010001000000000000000000000000
000000100000000000000011111101100000000010000000000000
000000000001100011100000000011111110000001110010000000
000000000000100000100000000101001110000000010000000000
010000000000001101000000000101001101001000000001000000
110010100000000111100000001011011110001110000000000000

.logic_tile 8 18
000001100001010001000011000000001100000100000100000000
000000001100001101100000000000010000000000000000100000
011000000000001001000000011000000000000000000100000000
000000000001000001100011111011000000000010000010000000
000000000001011001100000000001100001000001110010000001
000000001110000001100010010101001000000000100000000000
000001000000100001000011100001001101000000100000000000
000000100001000000000110111001011111101000010010000000
000000000001000000000011110000001110000100000100000000
000000001100000000000011100000010000000000000001000000
000001000000000000000110100011011001010100000001000000
000000100000000000000000001001111011100000010000000000
000000100000000000000000011001001010010000000001000000
000000000000000000000010001111101101010110000000000000
000000000000000000000011100101111010110000010000000010
000000100001000000000111110001101011110000110000000000

.logic_tile 9 18
000000000110001000000000001001100001000001000000000000
000000001110100011000011101111001001000011010001000100
011000000000011011000011110001100000000000000100000001
000000000001110001000011000000000000000001000000000000
000000000000000101100000000111000000000001000000000000
000000000000000000000000001111101000000000000000000000
000010000000000000000000001111000000000000000000000000
000001000000000000000000001001101111000000010000000100
000000000110000001100110100000001101010100100000100000
000010000001010000000000001001001111000100000000000100
000001000000001000000010001011111110000101000010000000
000010000000000101000000001001010000001001000000000000
000010100000100000000010001000001110010000000000000000
000001001000010000000110001001011111000000000000000000
000000000000000000000010000000001011000100000010000000
000000000001010000000000001011001101010100100011000000

.logic_tile 10 18
000000001010000001000010010101011010110110110110000000
000000000000000000100111011101101111111001010000000000
011000000000101101100011100000000000000000000101000000
000000000001011111000011101011000000000010000010000000
000000100000010000000111000011011011101000000000000000
000000001000000000000110101111001000010110000000000100
000001000000000000000000011111000000000001000000000000
000000100000000001000010001001001001000011010010000000
000010101100000101100110000001100000000000000101000001
000001000000000000000000000000000000000001000000000000
000000000000000101100000001111011111101001010000000000
000000000000000000000011101101101010101000010000000000
000000100000010001100111001001000001000000000000000000
000011100000000000000100001001001101000000010000000000
000001000000000101100000001001001111111000000000000000
000000100000000000000000000011111010111100000000000100

.logic_tile 11 18
000000000000011000000010110111011100000000000000000000
000000000000001111000011100000101100001000000000000000
011010001000000000000011111001011010110110100000000000
000001000000000000000011100011101001110100010000000000
000000000000101000000110000111101100010000000000000000
000000000000010011000000000000111111100001010000000010
000000000001010011100000011000000000000000000110000000
000000001010000001000010001101000000000010000000000000
000000000000001001100011101101100001000011000101000000
000000000001001011000010001001001101000011100000000000
000000000001010011100000010001000000000000000010000000
000000000000100000000011010011000000000001000001000000
000000000000000000000010110101001110010100100000000001
000000000000000001000111100000001011000000010001000000
000000000000000000000000001011001110000010000000000110
000000000000000000000010001001110000000111000000000000

.logic_tile 12 18
000000000000000000000000001011011001110100010100100101
000000000000000000000011000001001001110000110010000000
011000000000000011000111010101001101101101010100100100
000001000000001111100111100011111010101000010011000010
110000100000000111000011011011011011101001110110000001
000000000000000000100011111111001011010100100000000010
000000001111010000000011101111001011111000000110100101
000000001100001111000011111001001010111110000000000010
000000000000000001000000011101101010111000000110000010
000000000100000000000011110111011110111110000010000000
000000000000000111000111110001011000101001010100000100
000000000000000000100111111111101100010101100000000010
000001000001010111100000000011111100000010000010000000
000010000000000000100010010000100000000000000001000100
000010100000000111100011101011101111110000010100000000
000000000001010000100000000101101011110001110000000110

.logic_tile 13 18
000000001010000111100011100001001000111000100110000000
000000000000001011100111011101011000111100000000000010
011000000000001000000000010101111000111000000110000001
000000001000001101000011110001111010111101000000000000
110000000000000111000111100011111100001101000000000001
000000001000000011100000000101010000000100000000000000
000001001000001000000011000111101000101101010100000001
000010000000001111000000000101011000101000010000000001
000000001101010011000010000011001101000110000010000000
000001000000000000000100000000101000000001010010000000
000010100000010001000011001101000000000010100010000000
000001000000100000100111101111001101000010010000000000
000000100000000000000000001111111100001001000010000000
000000000000000000000000000001000000000101000000000000
000000001010000111000000000011101011101001110110000001
000000000000000001000011000001111010101000010000000000

.logic_tile 14 18
000010001000000000000000010101111000000100000010000010
000001000000000000000010000000011011001001010000000000
011000100000000001100111000101000001000001010000000000
000000000000000000000100000111001011000000010000000001
000001000000000111000111000111100000000000000100000000
000010001110000111100110100000000000000001000000000000
000000000000011000000010011011011111110110100000000000
000010101101111111000010111011001111110000110000000000
000010100000010000000000000001100001000001000000000000
000011000000000111000000001001101011000011100000000100
000000000000000111100011100011001111101100000000000000
000001000010000000100000000101011101110100000000000000
000010100000000000000110001001101010001111000100000001
000000000110001001000000001111010000001110000000000000
000000000000001001000010001000000000000000000100100000
000001000000100001000010000011000000000010000000000100

.logic_tile 15 18
000001000000000011000000010000000000000000000000000000
000010000010000000000010100000000000000000000000000000
011010101000000011000000011101101010000010000000000000
000000000000000000100011111101010000000110000000000000
010000000001011001100011001000011100000110000100000000
000000000000101111000010101101001010010110000001100001
000001000000000001100011111101111001011110100000000000
000010100000100000000111110001111101011101000000000000
000010000000000001000110000101001100100011110100100001
000001100000000111000000000011011001110011110000000001
000000001111010101000010100011000000000001010000000000
000000000000000000100100001101001000000000100000000000
000000000000000000000110100000000000000000000000000000
000000001111000000000000000000000000000000000000000000
010000001000000001000000000111011110000101000000000000
000000000000000000000000000011100000001001000000000000

.logic_tile 16 18
000000001011000000000011100000000000000000000000000000
000000001110100000000100000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100111000000000000000000000000000000
000010101010100000100000000000000000000000000000000000
000001001000001111000110100000011010000100000100000000
000010000000001011000000000000010000000000000000000001
000010100101011000000000000011111000001111000100000000
000011000001111111000000000101010000001011000000000100
000001000000000011000000000001111010000101000010000000
000000100000000000000000001111000000000110000000000100
000000000001110001000000010000000000000000100110000001
000000001000110000100011100000001100000000000001000010
000000001100100000000000000101001111010010100000000000
000000000001010000000000001001101010010100100000000000

.logic_tile 17 18
000000101010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011001000000100001100000000111001101010100100000000000
000010000000010000000000000000001000000000010000000100
000000000000000001100000001111100000000001100000000000
000010100000000000000000001101001100000001010010000000
000011101010000000000010000011011101010000100000000000
000011100000000000000000000000011100000001010000000001
000010000001010000000000000000000000000000100100100110
000000001100001001000000000000001111000000000010000001
000001000000000111000000010101000000000000000110000000
000010101110000000100011000000000000000001000010000101
000000000001000101100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000

.logic_tile 18 18
000010100000000000000110100000000000000000000000000000
000000000000000111000010100000000000000000000000000000
011000000000000000000010100001011110000000000010100000
000000000000100000000000000000001010100000000001000010
000010000000101101100010111000011000000000100110000010
000001000001011111000010100011011101000000000011000101
000000000000100101100000000101001010000000000000000000
000000000000010000000000001101101001000001000000000000
000010000000000000000000000101000000000000000101000101
000001000000000000000011110000100000000001000010000010
000000001001011000000000001111011010000000000000000001
000000000000101101000000000111000000001000000010000000
000000000000001001000000000111000000000000100001000000
000010000000001001000000000000001001000000000000000001
000001001100101001000000000000001000000000000000000000
000010000001010001000000000111010000000100000000000000

.ramt_tile 19 18
000000100000000000000000000000000000000000
000001100001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001111110000000000000000000000000000
000000000000110000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000001000010000000000000000000000000000000
000000100000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000010100000110000000000001101000000000001000000000000
000001001110010011000010010011000000000011000000000001
011000000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
010011000001010000000011100000000000000000000000000000
010000000000100001000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001001101000011110000000000000000000000000000
000001000000010101000000000101101100000100000000000000
000010001110100000000000001111000000000000000001000000
000000000000000111000000001001000000000001000110100010
000000000000000001100000000011000000000000000010000100
000010000000110001000010100011011010100011110000000000
000010100000110000000000001101011110101001010010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000111010000000110000111001010000000000110000000
000000000000000000000010010000010000001000000001100010
011010000000000000000110100111100000000010000000000000
000001001000000000000100001001001010000000000000000000
010010000000001111000000010001101110000000100000000000
010001000110000001100010000101111101000000000000000000
000000000001010000000000000000000000000000000100000000
000000001000000000000000001101001100000000100000000000
000010100000000101000000010000000000000000000000000000
000000001100000000100010010000000000000000000000000000
000001000000001111100000001101011100000100000100000000
000010000000001011100000000011001111000000000000000000
000000000000000111000000010000000000000010000000000000
000000000000001101000011100111000000000000000010000010
010000000000100001100000000000000000000000000000000000
100001000001000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000001000000010010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
011000000000001000000010101101011100000000000000000000
000000000000000001000011111011011101000001000000000001
110010001010000101100110000011101101000010000000000000
010000000000010000000000000011101010010010100000000000
000000000000001001100000000001100000000001000100000000
000000001000000111000000001111100000000000000000000000
000000000001001101100110000111111100001001100000000000
000010100001100101000010011001101110000110100000000000
000001001110001001100110110111111101100000000100000000
000000100010101111000010101111101010000000000000000000
000010000010000111100000010101101111100000000100000000
000001000110000001100011100001001111000000000000000000
010000000000000000000111110001101011000001000000000000
100000001000000000000110101001011001100001010010000000

.logic_tile 23 18
000000000000000000000110110000001001111100001000000000
000000000000000000000011100000001111111100000000010000
011000000000000001100111110011101000000100000000000000
000000000000000000100110011001101101000000000000000000
110010100000001111100011011011000000000000000000000000
010000001100001111100010000111001011000010000000000101
000000000000000000000111101001111010010100100000000000
000000000000100000000100000011111010010110100000000000
000010100001010111000111010001111000010111100010000101
000001000000100000100011010111011111000111010000000101
000000001100000011100111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010101000000001000110000011101100000000000100000000
000000000000000000000000001001101010000001000000000000
010000000000100011100110100000000001000000000100000000
100001000011000000100100001101001101000000100000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000110000011000000000000001000000000
000000000000001101000000000000100000000000000000001000
011000000000000111100110010001000001000000001000000000
000000000000000000100010000000001011000000000000000000
000000000000000000000011010001101000001100111000000000
000000000000000000000110000000101011110011000000000000
000000000000000000000111100001101001001100111000000000
000000000000000000000111110000101011110011000000000000
000000000000000000000110101000001000001100110000000000
000000000000000000000010001111001011110011000000000000
000000000000000000000000001001111110000010000000000000
000000000000000000000000001001110000000000000000000000
000000000000000000000000001000001000010110000100000000
000000000000000000000000001101011101010000000000000000
000000000000000000000110100011000001000011010100000000
000000000000000000000000001101101000000010000000000000

.logic_tile 3 19
000000000000000001100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
011000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100101111000001110000100000000
000000000000001001000100000001110000001000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000001100110000000000
000000000110000000000000001101010000110011000000000000
000000000000000000000000000001111011000010000100000000
000000000000000000000000000000011010101001000000000000

.logic_tile 4 19
000000000000000001100000001001101111001000000000000000
000010000000011101000000001011111001001101000000000100
011000000000000000000111110000001110000100000100000000
000000000000000000000110010000010000000000000000000000
000000000000001000000000000011100000000000000100000001
000000000000011111000011100000000000000001000010000000
000000000000010000000000010111001100101111010100000000
000000000000000000000010010111001101111111100010000000
000000000010001111100111001111101101001101000000000000
000000000000000111000010001011101001001000000010000000
000000000000000111000000000001111100000000100001000000
000000000000000000000010000001111010010100100000000000
000100000000000011100010010000000000000000100100000000
000110000000000001000011010000001101000000000010000000
000000000000000000000000011001011100000000100000000000
000000000000000000000010001101011011101000010000000100

.logic_tile 5 19
000000000000000111000000001111111011000000100000000000
000000000000000000100000001001111101101000010001000000
011100000001000000000000001000000000000000000101000000
000100000000100000000010101011000000000010000000000000
000000000000000000000000000000000000000000000100100010
000000000001000000000000000111000000000010000000000000
000100100001100000000000010000011110000100000100000000
000101000001110001000011010000010000000000000000000000
000000000000000000000000000111100000000000000110000000
000001000000000000000000000000000000000001000000000000
000000000001110000000010000111100000000000000100000000
000000000000100000000110100000000000000001000010000100
000001000000000111100000000001000000000000000100000000
000000101010000000010000000000000000000001000000100000
000000000010000001000010010000000001000000100110000000
000000001010001111100010000000001010000000000010000000

.ramb_tile 6 19
000001000000001000000111000111001000000000
000000110100001111000100000000110000000000
011000000000000111100011100101101110000000
000000000000000000100000000000110000100000
010000000001010001000110101011001000001000
110000000010000000100100000101110000000000
000000000000000001100111000011001110000000
000000000000000000100100000011110000010000
000000000001000001100111011011101000100000
000000000000100000100111101011110000000000
000011000000101001000010001001001110000000
000011000001000011000011100011010000000000
000000000000000000000111000001101000000000
000000000010000000000011110101110000000000
110001000000010000000011101111101110000000
010010100000000000000100000001110000000000

.logic_tile 7 19
000000000001011101100000000001100001000010000000000000
000000000000000001100000000000101001000000000000000000
011000000000000111100011101001101100010000100000000000
000000001000001001000111110001011111101000000010000000
000001001010000000000000001101011001000001110000000000
000000000100000111000000000001001011000000010000000001
000000001101001101100110101001000000000010100010000000
000000000000000001100011000101001000000000100000000100
000010100000010000000000010001100001000000000000000000
000001101000101101000011100000101010000001000000000000
000000000000000000000000001001101101001101000000000000
000000000000000000000000001101001000000100000010000000
000000000000001000000000000001011011001101100000000000
000000001010001111000010110001001110100110010000000000
000001001101010111000000000000000000000000000100000000
000000100000100000010000000111000000000010000000000100

.logic_tile 8 19
000001000000000001000000000001000000000000000100000000
000010001010000000100000000000000000000001000000000100
011000000001011000000000000101000000000000000100000000
000000000110000111000010010000000000000001000000000100
000001000000000011100000000111011010010000000000000000
000010000000000000000000001011001111010110000010000000
000000000000011000000000011000000000000000000100000000
000001000000100001000010111011000000000010000000000000
000000000000000001100110000000000001000000100100000000
000000100001000000000011110000001001000000000000000100
000000100001010000000110010011101110010000000000000000
000000000000000111000011110111111100100001010001000000
000000000000000000000111000000011110000100000100000001
000000001110001111000100000000000000000000000000000000
000000001100000000000000000011111001001000000010000000
000000000000001001000000001011001011011110100000000000

.logic_tile 9 19
000000001100000111000011100001111111111000000010000000
000000000000000000000010101001111111111100000000000000
011000001111100000000011101000001100000000000000000000
000000000000010000000010101101011101000100000000000000
000000000000000011100000011101001001101111010100000000
000000000000000000100011000101111110111111010010000000
000000000000010111100011101111111001101001010000000000
000000000000100000000010011111111001010100100000000001
000000000000000001100110110101100000000000000000000000
000000000000000000000111110101101101000000010000000000
000001000000101000000000001000001100000000000000000000
000010100000000101000000001101011000000100000000000000
000000000110000000000000001111101101101001010000000010
000000000000000000000000001111101011101000010000000000
000000000000000011100111001111111101110000010000000010
000000000000000000100110001001101111110000110000000000

.logic_tile 10 19
000000000001001000000111011000011101010000100000000000
000000000010000011000011110001001110000000100000000000
011010000000001111100011100000000000000000000100000000
000001000000001111000000001111000000000010000001000000
000001000000001001100000010101001000000001000000000000
000010100000000001000011010101110000000111000001000000
000000000000000101000011101111111100011111110100000000
000000000101011111000110110101101010011111100000000000
000001000000000001000111011000001100000000000000000000
000000101000001111100111011101011101000100000000000000
000000001001011111100000011001001110010111100000000000
000000001110101101100011110001111100001011100000000000
000000000000000000000011111111111111101011110100000000
000000000000000000000110000101011101110111110001000000
000000000000001001100010011001001101111111110100000000
000000000000000011000111101101001001111001010010000000

.logic_tile 11 19
000000000000001111100011110011000001000011100000100010
000000001011000111100011101001101001000010000000000000
011000000000000000000000001000000000001100110000000000
000000000000000000000011100111000000110011000000000000
010000000000000000000111010101100000000010100000000011
100000001101010101000010101101101001000010010000000000
000000000000010101000110111101101000000110000000000010
000000001110010001000010100101110000001010000000000100
000000000000000001100111100011000001000001010000000000
000010100000000001000100001111101101000010010000100000
000000000110000000000000010001011110000110100000000100
000000000111000000000011000011011001001111110000000000
000000000000000000000011000101000000000000000100000000
000000001000000000000100000000100000000001000001000100
000000000000100000000011100101101100110000010000000000
000000000000010001000100000101001000110000110000000000

.logic_tile 12 19
000000000001011001000111100111101000101101010100000000
000000000000100111100111010111111101101000010011000110
011000000000000011100111101111101110101001010100000000
000000000000001111100000000111101000010101100011000000
110000100000000101100000010001011100111000100100000100
000001000001010000100011100111001001111100000000000011
000100000000000101000011101011001110110000010110000000
000000000000000000100000001001101011110010110000000010
000000000000000001000010000001100001000011100010000000
000010100000000000100010010101001000000010000000000000
000000000000000111000010000000011011010100000000000001
000000000000000000100100000011011000010000100000000000
000000000101000111000000000000001101010000100001000000
000001001110100000000000000001011010000010100000100000
000000000000011011100111111111101110101001010100000000
000000000000100011100111001011001000010101100010100000

.logic_tile 13 19
000100101000001101100110111011111111011110100000000000
000110100000000111100111110101111100011101000000000000
011000000000001111100000011001101010000001000000000000
000010100000000111100010000001000000001011000010100000
010000000000001011100000001111001010101011110110000000
000000000000000001100000001011001110010011110001000000
000000000000000011100000001001101001111110110110000000
000000001001001001100000001011111110111110100000100000
000001000000000000010000011111011010001001000010000000
000010000000000000000010100111100000000101000000000000
000000001100000001100011110001011010000110100000000000
000000000000000001000111100001001001000010100000000000
000000000000000111100111110001001000000110000000000000
000010000000001001000110111111011000001011000000000000
010001000000001111000000011011001001111111010100000100
000000100001001011100011111011111100111111000010100000

.logic_tile 14 19
000010000000000000000000010001111110001001000000000000
000000000000000000000010110111000000001010000000000010
011000000000001111100000000101101011010000000000000001
000000001101001111000000000000111110101001000000000000
010010000001000000000111100000001010000100000100000001
100000001110010101000100000000000000000000000000000000
000000001000101111100111111111111000000010000010000010
000000000001011101100111101101100000001011000000000000
000100000000001000000011100101101111000111000000000010
000100000100000111000000001001011010000011000000000000
000000001000010011100000000000000000000000100100000000
000000000000100000100000000000001110000000000000000001
000000101101000011100110110011100000000001100000000000
000001000000001001100010101111001100000010100000000000
000000000000101000000111100000000000000000000100000000
000000100000010011000100001011000000000010000000000001

.logic_tile 15 19
000010000000000111000000000000000001000000100101000000
000001000000000000100000000000001001000000000010000001
011000000000001101100000010000011010000100000100000001
000000001100001011100010000000010000000000000010000001
000010000001011001100011000111000000000000000100000000
000001000000100001000000000000100000000001000001000000
000000001001010000000110010000000001000000100110000000
000000000000000000000010100000001011000000000000000100
000000000001001000000010000111011011000010000000000000
000000000000000111000000001101011001000000000000000000
000000001000100000000000000001101101000010100000000100
000000000000010000000011000001001000000011100000000000
000000000001001111000000000101001100000101000000000000
000000000001011001100011110111010000001001000000000000
000000001000000000000000000011101010000100000000000000
000000100000000000000000001011100000001110000010000000

.logic_tile 16 19
000010000000010000000000000011100000000000000100000010
000001001000100000000000000000100000000001000000100000
011000000001001101000110100000011001000100000000000000
000000000000000101000000000000001101000000000000000000
010001000001010001100000000001111000000010000000000000
100010000000000000000000000000010000000000000000000000
000000000100001111100010011101011111001000000100000000
000000000010000101100010001001011000000000000010000001
000000100000000000000000000000000001000000100100000000
000001001000010000000000000000001011000000000001000000
000000001101100000000110000101011110001000000000100000
000000000000000000000110001111010000000000000000000000
000000000000000000000011110001111100000100000000000000
000100000010000000000110000000011111000000000000000000
000000000001000000000110101011111011100000000000100000
000000000010000000000000000101101011000000000000100000

.logic_tile 17 19
000001000000000000000111010000000000000000000001000000
000000101000100000000010001001001111000010000000000000
011000000000000000000000010000011111000000100101000011
000100001110000111000011010011001100010000100001100001
110000000000000000000111000101001111000100000010000000
010000000000100001000110000000001110000000000011000101
000110101010000000000111100111111000000010000000000000
000011000000000000000010001011101111000000000010000000
000010000001010001100110000101101011010111100000000000
000000000000001111000111001101101011001011100000000000
000000001010100111000000010000000000000000000000000000
000000000001000000100011110000000000000000000000000000
000000100000000000000110100111101001000100000000000000
000001000000001001000011110011111101000000000000000000
010000001110000001000010010001100000000000000000000000
100000001110000000100110010000101011000000010000000000

.logic_tile 18 19
000000000000000001100110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000000000100101100110010000011010010000000111000001
000000100001000000100011000000011100000000000000000101
010010100001000000000010100011000001000000000111000000
100000001010000000000000000000101011000000010001100000
000000101000000000000010100001101100010100100000000000
000001000000000000000000000000111000101001010000000000
000000001011000001000010010001011000000010000010000000
000010001010000000000010000000110000000000000010000000
000011001010100000000000001000000000000000000110000000
000010000001000000000000000001000000000010000000000000
000000001001010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000101101010000000000100000000
000000100000100000000000000000110000001000000010000001

.ramb_tile 19 19
000000000100100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001000010000000000000000000000000000
000000100001010000000000000000000000000000
000000001111100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000011100000000000000000000000000000000000
000000101010000000000000000000000000000000

.logic_tile 20 19
000000000000000000000111100011011101000000000000000000
000000001000000000000000001101111110001000000000000000
011000001001000000000000000111101011000000000000000000
000000000000000000000000001011011101000010000010000000
000000100001010000000011000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000100000010111000111100011001001010010100100000000
000000100001110000100100000000011010000000000001000000
000000001000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000101000000000111100001000001010010100000
000000000110010000000000000111101011000000100000000010
011000001100100111100110000000001100000010000010100000
000000000000010000100100000000011011000000000001100000
000000000000001000000010000000000000000000000000000000
000000000010000101000010010000000000000000000000000000
000100000000000001000011101000000000000010100101100000
000000000000000000000100000001001000000010000001100001
000000000000000000000000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000001101001100000001000011011010000000000000100
000000000001010111100000001001001100000000000000000000
000000100001010111000000000111000001000001000010000000
000001000000001001100000001101001110000000000001100000
110000000000000011100010010000011110000000000000000000
010000000001000000100110100101010000000100000010000000

.logic_tile 22 19
000000000000001000000000011011101101100000000100000000
000000000000000001000011111111001110000000000000000000
011001001110000101000110101001011000000010000000000000
000010000010000000000010101101111111000000000000000000
010000000001000000000111001011101111000000000100000000
110000000000100000000110010111001101100000000000000000
000000001100100001100000010001011000000010000010000000
000000000001000000000010000000010000000000000001100110
000010000001010101100000000111011101000001000100000000
000001000000000000000011101011001110000000000000000000
000000000000000111000000010111111111000000010100000000
000000000000000000000011110011101100000000000000000100
000000000001000000000000010101011000000000000100000000
000000001100101001000010000000110000001000000000000000
010000000000100111100010001001011011000010000000000000
100000000111010000100111110001001111000000000000000000

.logic_tile 23 19
000000000000010000000110001111111000010000000100000000
000000001010100000000000001011001100000000000000000000
011000100000001111000011101000000000000000000000000000
000000000000000001000100001011001111000000100000000000
110000000001011101000000000101011110000010000010000001
010000001010100001100000000000010000000000000001000100
000000000000000000000000000111011101000000000100000000
000000000000000000000000000111011110000000010000000000
000000001010000000000000001001111110001000000100000000
000000000000000111000011111011101100000000000000000000
000000000000000001100111111111011100001000000100000000
000000000000000000000011000111011110000000000000000000
000000000000000001100000001111011110000000000100000000
000000000000000111000010001011001110000000010000000000
010001000000000000000000010101011001000010000000000000
100010100000000111000010001001001100000000000001000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000011000000000000100000000
000000000010000000000000000011010000000100000001000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ipcon_tile 25 19
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000010011100001000010000100000000
000000000000000000000011110011101101000011010000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010001011001010000000000001000100
000000000000000000000110000001010000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011000110100000000000
000000000000000000000000000000011101000000000010000000

.logic_tile 3 20
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000001000000000
011000000000000000000000000000000000000000100100000000
000000001110000000000011100000001111000000001000100000
010000000000000001100010000101001110011111100010000000
110000000000000000000011001111111010101011110000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000000000000000001010000000100010000101
000000000000000000000000000000011111000000000010000101
000000000000000101100000000000000001000000100100000000
000000000000000000000000000000001011000000001010000001
000000000000000000000111011000011010000100000000000100
000000000000000000000010101001000000000110000000000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000011100000011010000100000100000000
000000000000000001000100000000000000000000000000000000
011000000000001001000111000000000001000000000010000011
000000000000000001100100001001001000000000100000000001
000010000000001101000000000101001101000100000000000000
000000000000000101000011000101111011010100100010000000
000000000000000001100111100000011100000100000110000000
000000000000000111000000000000010000000000000000000000
000000000000000000000111100111100000000000000100000000
000000000010000000000000000000100000000001000010000000
000000000000000000000000000101111001010000100001000000
000000000000000000000011101101101001101000000000000000
000000000000001000000000001111001011000001110011000000
000000000000000001000000001101011111000000010000000010
000010100000000000000111000001011010011111100000000000
000001000000000000000010011001001010010111110000000000

.logic_tile 5 20
000000001100100101000010101001001111001001000000000000
000000000001000001000000001011111011001010000010000100
011010000000000111000110100001011010000000010010000000
000001000000001111100000001111011000000001110000000000
000001000000001000000111100000011110000100000100000000
000010000110000111000100000000000000000000000000100001
000000000001001000000011100000000001000000100000000000
000000000000001111000100000101001100000000000000000000
000000100000000000000000000001111010001001000010000000
000001000000000000000000001111000000001110000000000001
000000000000000001000000001001101111101010110001000000
000000001100000000000010100101011000101010000000000000
000010000000000000000110000111000000000000000100000000
000000000000101001000011110000000000000001000010000000
000000000001000000000010011111101011001001010000000001
000000001100101001000010111001111111000000000000000000

.ramt_tile 6 20
000100000001000111000011100011111010000000
000000000000100000100111110000110000000000
011010000000001001000011010001111000000001
000001001100001011100011010000010000000000
110000001001010111100110100001111010000000
010000000001010000100100000011010000000000
000010100000000111000000011111011000001000
000001000000000000000011011001110000000000
000000101101000000000000010111011010000000
000000000000001001000011100101010000000001
000001000000000001000010100001011000000000
000011001110000000000100000001110000010000
000000001001001000000111000011111010000000
000001000100101111000000001101010000000000
010000000000100101000000000111111000000001
110000000001010000000000001001010000000000

.logic_tile 7 20
000000001100010001100111100011101101001000000001000000
000000001110000000000110010101001110001101000000100000
011000000000001001100000010000011110000100000100000010
000001000001001111000010110000010000000000000011100101
000000000001010001100011101001111010011111110000000000
000000000000100000000000001001011111111111110000000010
000000000000001001000110001011111010100010000000000000
000000000011000111000110100101111101000100010000000000
000000000000000111000010000111011100000001010000000000
000010100110000000100000001101011010000001100010000100
000000000000001011100011110011111000100010000000000000
000000001000100101100110101111001001000100010000000000
000000001001110011100110010111100000000000000000000000
000000000000011101100010101001100000000010000001000000
010010000000000101100111111111011110000001010010100000
110001000000000001000111110111001000000001100000000000

.logic_tile 8 20
000000000000011000000000010000000000000000000100000000
000000000000000001000010001001000000000010000000000000
011000000000001000000000001000000000000000000100000000
000000000100000001000000001101000000000010000000000000
000000001000001001100010111101001100000000110010000000
000010100000000111000011101101001000010100110000000000
000000000000000000000010010000011000000100000100000000
000010100000000000000010000000000000000000000000000000
000000100000010011100110000101001100010100000010000000
000000001110100001100010110111011100111000100000000000
000000100000000000000110000101001111000000100000100100
000000101100000000000000000000011101000000000001000100
000000000000001011100110000101001010010001110000000100
000000000010100001100000000111101010100000010000000010
000000001111110000000000010011001011000010000000000000
000000000000110000000011010111111111000000000000000000

.logic_tile 9 20
000000000000100000000000010001111010111000100111000000
000000000001010000000011101111101100010100100000000011
011000100000000000000111111011111110000111010000000000
000001000000000101000011011001011101010111100000000000
010000000000000000000111010111111000100001010100000000
010000000000100000000011011011011111010001110001100000
000000001011010101000000000111001110001110000110000000
000000000000110001000000000111010000000110000001100010
000010100000001000000110011111001011101001010000000001
000001100000000001000011111011111001010100100000000000
000010100001100000000000010001111100111000000000000010
000001000010011111000011111101011111111100000000000000
000000000000000001100111010111111000100001010100100000
000000000000000111000111001111111011010001110011000000
000000000000001000000010010101111100111000000000000010
000000000001010111000110001111011011111100000000000000

.logic_tile 10 20
000000000000000001100000001101101101101111010101000000
000000000000000111000010011001001100111111100010000000
011000000000001111010000011011011101010111100000000000
000000000000011011100011000011011101001011100000000000
000000000001000111100111110011011111010111100000000000
000000000000100000000110000001101101000111010000000000
000000100000010011100000010011001011000110100000000000
000001000000101111100011010000111000000000000010000000
000000000000101111100111111101111111111111110110000000
000000000000010011000110100001111110110110100000000000
000100000001010001000011100111001011001001010000000000
000110000100101001000010011101111111000000000010000000
000010000000000000000011101001011111000000000000000000
000000001110100000000000001111001010001001010000000000
000000000001011111100110011101001000000001000000000000
000000001001100111100011110101010000000100000000000000

.logic_tile 11 20
000100000001011101100111100001001110111000100100100000
000000000000001111100011101101001100010100100001100000
011010000000011101100000010001011100000110000010000000
000001000010101011100011100000011101000001000000000000
110000000000000000000011101101111111101001000000000000
010000000000100000000111111001111010010100000000000000
000000101110101101100000000101111001110000000000000000
000000000011000001100010011101011100110100000000000000
000000100000001000000110010001000001000000100000000000
000000000000000001000011100000101000000000000000000000
000000000000000001100000010000000001000000100000000000
000000001010001001000011101001001110000000000000000000
000000000000000000000000000000001000000000000000000000
000000000010001001000000001001010000000010000000000000
000010000000010000000000011011111001101000000000000000
000000000000101111000010000101011000011100000000000000

.logic_tile 12 20
000010000001000111000000011011101100101111010100000000
000001000000100000100010000111101101111111010000000000
011000000000000111100011111001011001000110100010000000
000000000001001011000110110101101000000000000000000000
000000000000000101100110100011001011101001010000000000
000000000000001111100100000101101001000100000000000000
000000000000011101000000000101000000000000000000000000
000000000000100001100010010001100000000010000000000000
000000001110001111000110000101111111000000000000000000
000000000000000111000011100000101101100000000000000000
000011001010010111100110010000000001000000100100000000
000011100001000000000111010000001001000000000011000001
000000000000000101100000000011001111000000010000000000
000001000110001111100011000011011010010000100000000010
000001100010001011000000001000001110000110000000000010
000010100000001111100000000011001110000010100001000000

.logic_tile 13 20
000100000000001001000000001111111000111110110100000000
000100000100000101100000001011101101111101010001100000
011010100001010011000011000101001110000110100000000000
000001100000100000000000001101101101000110000000000100
010000000001110111100011100011111110001101000000100000
000010100000011111100010000001000000000100000000000000
000001000110000001000000001000011011010100000000000100
000010000001010000000010000011001001010000100000000000
000100000000000011100010010101000000000010000000000110
000000000000000000100110100101001000000011010000000000
000010100000000001000000010111011100001001010000000000
000000000000000001000010000011101000101001010010000000
000000000000000111100111110101011010000111000000000000
000100000000000000000111110111111011000011000000000000
010001000110010011000000000011111110001001010000000000
000010001110101001000011111111001000010110100010000000

.logic_tile 14 20
000100000001001000000000011101001100000011000000000010
000100000000000011000011100111110000000010000000000000
011000000000010000000111100000000000000000000100000000
000000001110110000000000000011000000000010000000000001
010010100001011111100000010000001010000100000100000000
100000001110001111100011010000000000000000000000000001
000000001000010111000011000001000000000000000100000000
000010101111100000100100000000000000000001000001000000
000000000000000001100010000001101111100000010000000000
000000000000100000100000001001111101010100100000000000
000010100000000000000000010111100000000000000100000000
000000000000000000000010000000100000000001000000000001
000000000001000111100000000000000000000000100000000000
000000000000000000100010000101001110000000000000000000
000001000000101111000011100101111011000110000000000000
000010100000010001000100000000011110000001000000000001

.logic_tile 15 20
000100000000000101000010110111000000000000000100000010
000100000000000000100111100000100000000001000000000000
011000101000100111100010100000000001000000100100100010
000000100001000000000100000000001111000000000000000000
010010000000000000000010001001101100000001000000000000
100000000000000000000100001011101011010110100010000000
000000000111001000000010100011001001010111100000000000
000000000111101011000010100111011010001011100000000100
000000000000000001000000011001001100000001000000000000
000000000010000001100011101111001011010110100010000000
000000000000000000000000010101100000000000000100000010
000010101100100000000011100000100000000001000000000001
000000000000001111000000000101100000000000000100000100
000100000010000001000010000000100000000001000000000100
000001000000000000000011111111001100011100000000000000
000010001101010000000010010001011001001100000010000000

.logic_tile 16 20
000001000000000011000111110101000000000000000100000000
000010100000000000000110110000100000000001000000000100
011001000110001111000011100001101011000010100001000000
000010001101001111000111000000011001000000010010000000
010000000000000000000010010000011011000000100000000000
100010000000000000000111000000011111000000000000000000
000000000100010001000010110101100000000000000110000000
000000000000010000000011100000100000000001000000000001
000000000000100000000000011001011110000110100000000100
000000000000000000000011000111111110000001010000000000
000000000000000000000110000101100001000000000010100100
000010000100010000000000000000001000000001000000000000
000000100001000111100000010111111100000010000000000000
000001001000000000000010001001010000000011000000000000
000000000000001001000010100001101100100000010000000000
000010101001000101100011100001111111010100100000000000

.logic_tile 17 20
000000100000000111100010111011011100001001000000000000
000001000000000000000010000011101010001101000000000001
011000001010110111100111001111001011000010000000000000
000010000110010000000110100011111101000000000010000010
010001000000000101100110100101100001000000000000000000
000000000000000111000000000000101001000000010000000000
000000001001010000000000011011001001000000000111000000
000000001100100101000011101001111000000100000000000001
000000000000000000000010000000001011000000100010000011
000000000000000101000110010000001100000000000011000000
000011101100010001100110001001001101000000000100000000
000010100001100001000000000001111001000001000000000000
000010101111010000000110000001011010000011000100000000
000001000000000000000000000011000000001011000010000000
000000000000010000000000000000011000000000000100000000
000010101111100000000000001001010000000100000000000000

.logic_tile 18 20
000000100000101001100000010111011010001110000110000001
000001000000000111000011100011110000000110000000000001
011010100000000001100000001111111010110110110100100001
000000100000000000000000000011101000101001110001100000
010001000001001000000000011101101011001001010000000000
010000100000100001000011110101001111000001010000000000
000000000110001001000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000001111100010000101001100010100000000000000
000000001010000111100100001111111100000100000000000000
000011001000100111100010001111111010101111010100000011
000000001100010000100100000001101100001111100001100010
000000000011000000000010010000000000000000000000000000
000000000001110000000110000000000000000000000000000000
000101000110000000000111001001000000000010000110000001
000000000000000000000000001011000000000011000000100000

.ramt_tile 19 20
000010101100100000000000000000000000000000
000000000000000000000000000000000000000000
000010000110100000000000000000000000000000
000001000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000010100000000000000000000000000000
000001000001000000000000000000000000000000
000010000001100000000000000000000000000000
000000001000100000000000000000000000000000
000000001011000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000100000000000000000000000000000000
000010000000100000000000000000000000000000

.logic_tile 20 20
000000001100100000000010011101011101010011110000000000
000001000001000000000011110011101010100111110001000000
011000000000001111100011100001111111111100110100000001
000000000000000111100100001001001000111100010000000100
010000000110010000000000000000000000000000000000000000
000000001110000000000010110000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000001111111000100110110000000000
000011001010000000000000000101011111011001100000000000
000000000010001101100010001111101001100000010000000000
000000001100000001000000000011111011010100100001000000
000000000000000000000010000000011101000100000000000000
000000000000000000000100000000011010000000000000000000
000000000000000001000110001101100001000010000000100110
000000100000001111100000000111001001000000000001000100

.logic_tile 21 20
000000000110000011000111100000000000000000000000000000
000000000000001001100100000000000000000000000000000000
011010000101010000000000000011011011111110100100100000
000000000000101001000000001001011100110110100001100110
110010000000010111100000010111101010110110100111000101
110001000000100000100010001011111000111110100000000010
000000001010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000001011011101000010000000100001
000000000000001101000011110001011111000000000001100001
000000000001010111100010000000000000000000100000100100
000000000010100001000100000001001100000000000001000101
000000000000000001100010001000001110000100000010000100
000000000100000000000010010011010000000110000001000001
000011000000000000000111010111001010001100110000000000
000011100000000000000111110000000000110011000000000000

.logic_tile 22 20
000001000000001101000010100001011000100000000000000000
000000000110000111000110001011011111000000000000100000
011001001111010001100010100001101010010100100100000000
000000100000000101000000000000011100101001010000000010
000000000000000101000110011011011110100000000000000000
000000000000001111100111011101101010000000000000000000
000000001000000000000110011001111110010000000000000000
000000000000000000000110001111011111000000000000000000
000000000001010101100010001001101001111110100110100100
000000000110100000000010100111011100111110110001000010
000011000001001000000110000011111110011111100000000000
000010100000000001000011100101111011001111100000000000
000010000000000001000110010101000000000000010000000000
000001000000000000000010100001001110000000000000000000
000000000000001101000110101001011111101001110100000001
000000000000001011100010101101101101111111110001100001

.logic_tile 23 20
000000000000001101000011111000000001000010000000000100
000000000000000111100011010001001110000000000011000100
011000000000001111000000000001001100000001000100000000
000100100000000001100010100011011001000000000000000000
010000000001000101000011101101011111000010000000000000
010000001111110101000000001001011010000000000000000000
000000000000000001100000001101001100000000000100000000
000000000000000000000000001011111100010000000000000000
000000000000011011100000010000011100000000000100000000
000000000001100101100011010101000000000100000000000000
000001000001010001000111101000001010000000000110000000
000000100000000000000010010001000000000100000001000000
000000000000000000000000000011001111001111000000000100
000000001110000000000010011101011101001011000000000000
010000000000000101100000010011000000000010000000000000
100001000000000000000010100001000000000000000000000000

.logic_tile 24 20
000000000000000000000000001000011000000000000100000000
000000000000000000000000000101000000000100000001000000
011000000000000111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001111111010001000000100000000
000000000000000001000000000111100000000000000000000000
000000000000000000000000001101000001000000010110000000
000000000000000000000000000011001111000000000001100000
000010100000000000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000001100000000000000000000000000100000000
000000000000001111100000000101001100000000100000000110
011000000001000000000111011001011000000001000000000000
000000000000100101000010001111001011001001000000000010
010000000000000101000010010001000000000000000000000000
110000000000000101100110000000001010000000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000101011010000000000100000000
000000000000000001000000000000000000001000000011000000
000000000000000000000000001001100000000000000000000000
000000000110000000000000001001100000000001000000000001
000000000000000000000000000001100001000000000110000000
000000000000000000000000000000101001000000010000000010
010000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 4 21
000000000100001001000000010011111110011110100000000000
000000000000100001000011111101001101011111110000000000
011000000000000101000111100111001110000000000000000000
000000000000001001100111100000011010000000010000000000
000000000000000101000011110101100000000000000000000000
000000000001001101100111110011000000000001000000000100
000000000000001001100011100111001010000000000010000000
000000000000000101000100000111000000001000000000000000
000000000000001000000000001101001111000001110000000000
000000000000001001000010110101111101000000100010000000
000000000000001001000000000101100000000000000100000000
000000000000001101000010000000100000000001000000100000
000000100100001001000110100001101111000000010001000000
000000000000010101100010011001111100000001110000000000
010010100000000000000000000001011001001000000000000000
010001000000000111000000000001011000101000000000000010

.logic_tile 5 21
000100000000100101100010111000000000000000000100000001
000000000000000011000111000101000000000010001000000000
011000000000000000000000000011001011010111100000000000
000000000000000000000000000111001111001011100000000000
010000101000000101000111000001000000000001000000000000
110001000000000000000000000001101110000010100000000010
000000000000001101100011100000001010000100000100000000
000000000000010001100000000000000000000000001000000000
000001000000110001100110000011101110010100000001000000
000000100000011101000011101011111001100000010000000000
000000000000001000000011101000000000000000000101000000
000000001100001011000100000101000000000010001010000000
000000000000000001100000000011001101010000000010000000
000000000000000111100010100111101111110000000000000000
010010100000000000000010011101111100111011110000000000
100001001010000001000011000111101000110011110000000010

.ramb_tile 6 21
000010000000001000000111010011001000000000
000001011000000111000011000000010000000000
011001000001011111100000000001001110010000
000010000000000011000000000000010000000000
010000000000000000000011101101101000000000
010000000000000111000100001011010000100000
000000000001001000000111101101001110100000
000000000110100111000000000111110000000000
000100000000000111000000011011101000000100
000000000000000000100011000011110000000000
000000100000011000000010001011001110000000
000001000100001001000110001111110000010000
000000000001100000000111001101001000000000
000000000010000000000100000111010000000000
010000000000000011100000011101101110000000
010000001010001001100011000001110000000000

.logic_tile 7 21
000010100000001101100000010001011010010111100010000000
000001000000000111100011000011001101001011100000000000
011000000000001001100000001111001010000000100010000000
000000100010000011100000000001001101101000010010000000
000000000000000101000000000011100000000000000110000000
000000000000000000000010110000000000000001000000000000
000010100000000000000110100101101011001001000000000001
000001001110001001000000000011101000000101000001000000
000001001010001111000010110000000000000000100100000000
000010000000001111000111000000001000000000000000100010
000001000100000011100000000111011001111101010000000000
000010000100000000100000001101101110111110110001000000
000000100000100011100111101111111010111110110100000000
000001001111010001000000001111101001111001110001000000
000010101100011000000111110000000000000000000100000100
000001000000001011000111110111000000000010000000000000

.logic_tile 8 21
000000000001011000000000000001101101000000100000000001
000000000000000011000011100001001001010100100000000000
011000000000000101000000001111011010010000100001000000
000000000010000000000011000001001111101000000010000000
010000000000011101100111110101011001000001110000000001
010000000000001011000111010111001100000000010000000000
000000001000000001000000001111001010010100000000000000
000000001010000000000000000001011011100000010010000000
000010000000000001100000001000000000000000000110000100
000000000101000000100000000111000000000010001000000000
000000000000000101100000010000000000000000100110000000
000000000000101111000011110000001110000000001011000000
000000000000001001100010000000000000000000100100000100
000000100000001001100010000000001010000000001000100000
010000000001010111100000000111011101000110000000000001
100000000000100000100000000000111100101001000010000000

.logic_tile 9 21
000000000000001001100000000111011001010111100000000000
000000000100001111000010000101111001000111010000000000
011001001110000111000110111111111100000010000000000000
000000000000000000100110101101011011000000000000000000
000000001000000111100010101111101100111111010000000000
000000000000000101000010101111001001011111100001100000
000001000001001101100000000011001111001000000000000000
000010000100100111000010100111111100010100000000000001
000000101101011111000000000001001010000000000000000000
000001000000001011100011111101000000000001000000000000
000000000000011111000010001001011011001110000000000000
000000000000101011000010000001001010001111000000000000
000001000110001011100111000000000000000000100100000000
000010001010000001000110000000001100000000000000100100
000000000001000111000011111111011101111110110100000000
000000001001001111100111011111001101111001110010000000

.logic_tile 10 21
000010000000001000000011001111011110110000010000000000
000001000000001011000010000101011010010000000000000000
011000000000000011000011111111011110001000000000000000
000001000000000000000111111101011001010100000000000010
000000000001100111000110100011001111000000000000000000
000010101010011101100100000011111100001001010000000000
000001000001011111000011101111001001010111100000000000
000010100010001111100010111001111101001011100000000000
000000000000001011100110010000000000000010000110000000
000001000000000001000010000001001101000010100010000000
000001000000101001100111000001111010000000110000000000
000000100101010101000010000011111010110000110000000000
000000000001001001000111010111111101000010100010000100
000000000000001011100111010000001101001001010001000000
000000000000001000000110011001001011010111100000000000
000000000110000111000011110001111010000111010000000000

.logic_tile 11 21
000000100001000111100011000001001111000110000000000000
000000000010100000100100000000001101000001010001000001
011011101111011101100111100111111010000010000000000000
000011000000100111100111101001010000000011000000000000
000000000000000111100000000001111111010100000000000100
000000000000000001100000000000111101100000010000000000
000000000010111001100010101001111110000110100000000000
000000000000100001000000000101111010000000000000000000
000010000000001001000110010000001101000010000110000000
000000001000001011000011100000011010000000000001000000
000000000000100111000000011001101100000000000000000000
000000000001000000100011100011011100000000100000000000
000000101110000000000111000001100000000000100000100000
000000000000000001000011101111001100000000110000000000
010000000010001011100111000101000001000010000000000010
100000000100001111100011111111001110000011010001000000

.logic_tile 12 21
000000000000000001100111000001001100000100000000000000
000000101010100000000000000000111101101000010000000010
000000001011001000000000011001111010110000010000000000
000000000000101011000010001111101111100000010000000000
000010100000001101100000001111101011010111100010000000
000001001000000111000011111101011100001011100000000000
000000000000001111100010000000001111000110100000000000
000000000010000111000100000001011101000000000000000000
000000100000000111000011011000000001000000000000000000
000011100000000000100111101011001111000010000000000000
000000000000001001000010000111011011000110100000000000
000000000010000011100110000101011010001111110000000000
000010000000100111100011101000001110000100000000000000
000000001000011111100110001111000000000000000000000000
000000000001000000000010001101011000001001010000000000
000000000000000011000110010011001100101001010010000000

.logic_tile 13 21
000000000001000111000110101101001100100000010010000000
000000000000101011100010110111101111100000100000000000
011000000000000001100110001111011101100001010000000000
000000000000001111000000001111011000100000010000000000
110000000000000000000110000111001110000010100001000000
010010100010000111000011111101011000000001000000000000
000000000000001000000011001011101111110000000000000000
000000000001010001000000000111101010110100000000000000
000000000001000111100111000000011101000000100000000000
000001001010100000100110010000011011000000000000000000
000001000001001000000011100000000001000000000000000000
000000100000100111000011100001001101000010000000000000
000010000001010001000111111001001011001001010001000000
000000001000001001100011010011101111101001010000000000
000000000000100111100010010001011001110110100100000001
000000000000011111100011011011101001110110110000000010

.logic_tile 14 21
000010100000001101000010001001111100011100000010000000
000000001000000011100110111111001101001100000000000000
011001001000000111000111110001011001100001010000000000
000010001100001111100011010111001001100000000000000001
110010100000000001000110011001101001000001010000000000
110000000100001111100011101011011111000110100000000000
000000001000000111100000011000001101000110000110000100
000000000000100000000011010001001111010110000000000001
000000000000010000000011110001001011001000000000000000
000000000010000101000010100111001001101001010010000000
000000001000000001000000010111111000111111100111000010
000000100000000000100011101111011010101001010000100110
000000100001000111100011110101011010010000110000000000
000001000000101111000110001101011001100000010000000000
000000001110000001100011110101011010000010100000000010
000000001110000000000110001011001011000011010000000000

.logic_tile 15 21
000000000000010000000111100011100001000000001000000000
000001000000101111000010000000101100000000000000000000
000010101011111000000000000001001000001100111000000000
000001100001111111000000000000101001110011000000000000
000000000000000111100000010101001000001100111000000000
000000001010000001000011010000101110110011000000000000
000000101000110000000000000001101001001100111000000000
000000000001010001000000000000001010110011000000000000
000100000000000000000011100101001001001100111000000000
000101001000100000000011100000001101110011000000000000
000000001000000001000011110001001000001100111000000000
000000100001001001000110100000001101110011000000000000
000000000000000101100000000011101000001100111000000000
000000001010000000000000000000001010110011000000000001
000010100000100000000000000011001001001100111000000000
000001000001000000000011100000101111110011000000000000

.logic_tile 16 21
000000000000000000000011001101101001011100000000000000
000000000100000000000100001101011010001100000000000000
011000000001001001000110001101011110101111000110100100
000000000000100101100010100001011110101111010000100000
110000100000010001100011011101111010010000100000000000
110001000000000000000010000001101011100000110000000000
000001001100000101100111111011000001000010110101100000
000010000000001111000111011011001011000010100010100010
000000001010001000000000001111111110001001010000000000
000000000000100111000010111001011110010110100000000000
000000000110101000000010111111111111101111000110100000
000000000000010001000110000001011001101111010010100010
000001000000001111000111101001101011110011110100100000
000010000000001111100000001111011101010011110010100010
000011001100000001100010001011011101010100000000000000
000010000000000101000010001101101010011100000000000000

.logic_tile 17 21
000000000000101001100010101111001110111111000100100001
000000001010010101100110010111101110101111000011000000
011001001010000001000011110001001101100000010000000000
000000100000010101100110000001101001100010110000000000
110000000000000001000000011011001011000110100000000000
010000000010000001000011111111011000001111110010000000
000000000111000000000110001000000001000000100000000100
000001000010100000000000001111001000000010100000000000
000000000000000001100000000111101111111111100110100000
000001000000000111000011110001011110101001010010100000
000011101000100000000000000000011000000100000000000100
000010100001010000000000000101010000000000000000100000
000000000100001011100110000000000000000000100000000000
000000000000000001100010001111001010000010100010000000
000001000011011011100111000101100000000011010110000001
000000100000000001000010011111101001000011000010000000

.logic_tile 18 21
000001000000000000000000001011011000000010000000000000
000010100000000000000011101111000000000000000001100100
011001000101010001000000000000001100000000000100000001
000010101010100000100000001111000000000100000010000000
010000001100001101000011110000000000000000000000000000
100000000000000011100011000000000000000000000000000000
000100000011001000000000000101011101010110100000000000
000000001111101111000000000000111010101000010010000000
000000000000000001100110000101001100000100000010000100
000000000000000001000000000000010000000000000010100110
000001000101000000000010000000000000000000100110000001
000010000000100000000111100000001011000000000000000000
000000000000101000000000010111011100010000100001000000
000000000001011111000010111001011010110000100000000000
000010000100100000000010000000000000000000000000000000
000010100100010000000000000000000000000000000000000000

.ramb_tile 19 21
000001000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000011100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000010000000010000000000000000000000000000

.logic_tile 20 21
000010000000000000000000001011001110001001000000000000
000000000000000111000000000111001010101001000000000000
011000000001000001100110001000000000000010100111100000
000000001010000000000011110101001101000010000001100001
010001000100000001100011100101101010001011000110000101
110010001110000011100100000001100000000011000000100000
000000001100100001100000001111011011010011110000000000
000001000001001101100011100001101101100111110000000000
000000000000000111100110000111100001000010100100000101
000000000000000000100011100000101101000001000001100110
000000100000000111100010011001101101100110110000000000
000000000010000000000110101011111100011001100000000000
000010100000000000000111010011111111111001110000000000
000001000000001011000011011011101111111000100010000000
000000000000000101000111110000011111010110100100000100
000000001000001001000111011111001001010000000011100101

.logic_tile 21 21
000000000001010111100011100001000001000000000000000000
000000000000100000100010110000001101000000010010000000
011000001111011101000010110111011000011001000100000001
000000000000001111000111111111011011101001000000000000
110000000001010011000110001011101001101110100000000000
110000001110100111100010110011111110101010100000000000
000010000000000101000000000001001011010100000100000000
000000000000000000100000001111111100110100010001100000
000000001111010000000000011000001010000010000000000000
000000000000100000000010000001000000000000000000000000
000001000101010101100111010111011011000000000000000000
000000100000000111000110100101101001000000010000000000
000000000000000001100111110001111100011110100000000000
000000000000000000000111000101011101011110110000000000
010000000000000111000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000001000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
011000000010001111100000001011111110010000000000000000
000000000100000001000000000011001010000000000000000000
000000000000101000000000000101000001000000000000000000
000000001110011001000010100000101010000000010000000000
000000000000101011100000001001101101001000000000000000
000000000001000101000000000001001110000000000000000000
000000001010000000000000000111111101000010000000000000
000000000001010001000000000000111111000000000000000000
000000000000001101100110111011111100001101000100000000
000000000000000101000010100011010000001111000000000000
000000000000000000000000000001011010000110000000000000
000000000000000000000000000000001000001000000010000000
000000100000001111000010111011011101101000010000000000
000000000000000101000010100001011101000000000000000010

.logic_tile 23 21
000010000000001000000000010000011011000000100100000001
000001000000000111000011110000011111000000000000000001
011000000000000111100010101001001000000000100100000000
000000000110000000100100000001011110000000000000000000
010000000000001011100010100001111100000010000000000000
000000000000001111000000001111111011000000000000000000
000100000000000000000111100001001001000000000100000000
000000000000000000000010100111011000000100000000000000
000010100000000000000000000101011000000000000100000000
000001000001010000000000001001001000001000000000000000
000000000000000000000110000001001001000000000100000000
000000000000000000000000000101011000000100000000000000
000000000000001000000110001000011110000000000100000000
000000000000000011000000001101000000000100000000000000
000000001110000000000011100101011010000000000100000000
000000000000000111000100000000010000001000000001000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000011010010000000000000000
000010000000000101000000000000001110000000000000000000
011000000000000000000111110000011000000100000100000000
000000000000000000000010010000010000000000001000000000
110000000000001001100000000000011110000100000100000000
110000000000000011000000000000000000000000001000000000
000000000000001101100000000011100000000000000100000000
000000000100000001100000000000000000000001001000000000
000000000000001000000110000001100000000000000100000000
000000000000000001000000000000100000000001001000000001
000000000000000000000000000001001010000000000000000000
000000000000000001000000000000000000000001000001000000
000000000000000011100011100011000000000001000001000000
000000000000000000000100000111100000000000000000000000
010000000000000000000000001011011010010100000000000000
100000001010001001000000001001001010000100000000000001

.logic_tile 4 22
000001000010000000000011110000000000000000000100000000
000000100000000000000010101101001100000000100000000000
011000000000000001100000000101000000000001000100000000
000000000000000000100000000101000000000000000000100000
110000000000001001100110001000001110000000000100000000
010010100000001001000100001011010000000100000010000000
000000000000000001100000000001011010000100000000000000
000000000001000000000000000000100000000000000000000100
000000001110001000000000000000001001010000000110000000
000000000010100001000011000000011100000000000000000000
000000000000001000000000010001011010000000000100000000
000000000000000001000010100000100000001000000010000000
000000000001010000000000011000001110000100000000000000
000000000000100000000010001011010000000000000000000000
010000000000000000000110000000011111010000000100000000
100000000000000000000000000000011000000000000010000000

.logic_tile 5 22
000000000000001000000111100111011000000010000000000000
000000000000010101000111110001111010000000000010000000
011000000001000101000110101011001110111111110000000000
000000000000101001000000000101001011110110100001100010
010000000000100101100010110001101011101110000000000000
010001001011010101000011100101001011101101010000100000
000001000000001000000110100000011110000100000100000000
000010100000000001000000000000000000000000001000000100
000000100000100000000000000111001001000000000000000000
000001000001000111000011100000111000000000010000000000
000010000000000001100000000001001010101110000000000000
000000000000001101000000001001011111011110100000000000
000000000000001111100000000111000000000000000100000000
000000001000000011100010000000000000000001001001000000
010000000000000111000000001011011101101000000000000000
100000000000000111100000000011101110000100000001000000

.ramt_tile 6 22
000000000000000001000000000011111010000000
000000000000000000100011110000110000001000
011000000000101000000000000001111000000000
000000000000011111000011100000010000010000
010000000001000111000011100011111010000000
110010100000100000100100000101010000000000
000000001100000001100000000111111000000000
000000000000000000100011101011110000000000
000000000000000011100111000001011010000000
000000000001010000000000000111010000000001
000000000110000111100110000011111000000000
000000001100000000100110010011110000010000
000010001110000001000000000111111010000000
000000100010000000100000001001010000000001
110000000000000111000111111101111000000000
110000001110101001000111001111010000100000

.logic_tile 7 22
000000000001000011100111110111111101000010000000000000
000000100000100000000111010111001111000000000000000000
011000000000001000000010001000000000000010100010000000
000000000000000001000111101111001001000010000000100010
110000000000000001100110000101101011000000000000000000
010000100000100000100110110000011000001000000000000000
000010000000001000000111100001011110001101000010000000
000000000000011101000100000011101111000100000010000000
000000100000000101100000000000000001000000100100000000
000000000100100000100011110000001100000000001000000000
000010100000110111100010010101101011010111100000000000
000000000000111001000111100001101001111011110010000000
000000000000000111100000000000000000000000000100000000
000000000000000000100010001101000000000010001000000010
010000000000001011100111101011111001010110000010000000
100000001110001011100111110101111101111111000000000000

.logic_tile 8 22
000000000000001000000010110101101100000000000000000000
000000000000000101000011111111000000000100000000000000
011000100000001000000110001001011111100000000000000010
000000000000000101000000001001001110000000000000000000
000000000001011111100010000011001110000000000000000100
000000000000000001100000001001111111000110100000000000
000000000001000000000000011001101011111000000000000000
000000000001110101000010101011011100100000000000000000
000000100110000001000110000000001011000010100110000000
000001001110000000100000000111001100000000100010000000
000000100000101111000111001101011110010111100000000000
000010001111000001000011101101111001111111100000000000
000000101100001111000010000111100000000001000010000000
000000000000000111000010111111101010000000000010000110
010000000000010111100111010011111100000010000000000000
100000000000000101000010101111101110000000000000000000

.logic_tile 9 22
000000000000000001100111110111111011010100000000100000
000010100000000000000011100000111100001000000000000000
011000000000000101100000010011000000000000000100000000
000000000000000101000011000000100000000001001000000000
010000001010000001000000001001001111010111100000000000
010000000000000000100000001111101110110111110000000000
000000000100001111000000010011011110011110100000000000
000000000000101011100011101001101000101111110010000000
000010000010100000000011110011101100010000000000000000
000000001101000000000110010000111010000000000000000000
000000000000001000000011101101111101001001010000000000
000000000000001111000010000001011010000000000000000010
000000001011011000000000011000001111010110000000000000
000000000000001001000011000001011001000000000000000000
010001001010000001000110000000000000000000000100000000
100000000000000000000011100111000000000010001000000000

.logic_tile 10 22
000010000000000001000000010001011110000110000000000000
000001000000000111100010100000001101000001000000000000
011000000110001000000011100111001010000110100000000000
000000000000010101000011101101101101001111110010000000
000000100001000111100011011011000000000000000000000000
000000000000100001100111110111001100000000010000000000
000000000001010001100011101101101001001000000000100000
000000000001101001000110111101111101010100000000000000
000000000000001011100111011101001111111111010000000000
000000000110000111000110000001001100011111100001100000
000001000000001111100010010001001011000001000000000000
000000100000100011000011101111011010000010100000000000
000000000000000000000111101001111111010111100000000000
000000001010001001000010101001111101001011100000000000
000010100000000011100110101111111011101011110101000000
000000000000000001100110001001101100111011110000000000

.logic_tile 11 22
000000000000010001000000001101111010010111100010000000
000000000000000000000010010111101110000111010000000000
000000000000000111100000011111001010010111100000000000
000000000000000000100011011111101000001011100010000000
000000000000000111100011110011111110010111100000000000
000000000000000000100010001011101110001011100000000000
000000000100010000000000011001100000000000100000000000
000000000000001111000011010011101011000000110001000000
000000000000000011100010010011001100010111100000000000
000000000000000000000011111101011010001011100010000000
000000000100110011100010100111101010010111100000000000
000000000000010000100010100111101000000111010010000000
000011000001000001000010011101101110010111100000000000
000010001100001001000011001011111110000111010001000000
000000000000000101000111100101001001010111100001000000
000000000000001001000110010001011000000111010000000000

.logic_tile 12 22
000000000000000111000111110011001101001000000000000000
000010000110000000100011110101011111101000000000000001
000000100110000001100111010111101010010111100000000000
000001000000001111000110001111011000001011100000000000
000010000000000111000010001001111010001001010000000000
000000000000001111000011111001111110010110100000000000
000000001010000000000000000011101100010111100010000000
000000000000000101000010000101011001000111010000000000
000000000000000001100111100111011110000110100000000000
000001001010001111000111101001101010001111110001000000
000000000001010111100010011001111100101000000000000000
000000000000101111000111100101011011011100000000000000
000000000000000111000000001001111100000110000000000000
000000000110100000100010000011000000000010000000000000
000000000000001001000010000101001101010111100000100000
000000000001000011000100001111001101001011100000000000

.logic_tile 13 22
000000000001001101000000010011001100001110000100000101
000000000000001111000010101111100000000110000010000010
011000000000000001000111110001101110000000000000000000
000000000001001001100111010001111010001001010000000000
110000000001001001100010000101101100010000100000000000
010001000000111111000010110001001001010000110000000000
000000000001011011000111101101001101001001010000000000
000010101100101111000011101101001111000001010000000000
000000000000001111000110001001101111110110100000000000
000000001001000001100010010011111011110100010000000000
000000000000011000000000011001101111010110110000000000
000000000000001011000010000001001110100010110000000000
000010101100000111100011110101011011110110110100000000
000000000000001111000111011101111101010110110000000111
000000000000011000000010010101111110000110000000000010
000000000000010001000111100111010000001010000001000000

.logic_tile 14 22
000100000000000001000111110001011000111000100100000000
000000000001001111100011100001001011101000010000000011
011000001010000001000111101111011011000001000000000000
000010100000001111100100000011011101000010100000000000
010000000000000011100010001101001000000001000000000000
000001000000000111100010001111011100000010100000000000
000010000110001111100110101001011100100011110110000000
000001100000000011100111110101111110010111110000100000
000000000000111000000010010001011000111011110100000001
000000000001010101000011000101011101110011110000000010
000000000010100111100110100011001110101011110100000001
000000000101011111100010001011111000111011110000000001
000001000000000001000110101101111111000010100000000000
000000000010001001000111110111111010000010000010000000
010000000110000011100111110001111100100010110000000100
000000000000000000000111011101001111010110110000000000

.logic_tile 15 22
000000000001000000000110000111001001001100111000000000
000000000000000000000100000000101101110011000000010000
000001001000001111100011100111101001001100111001000000
000000001100000101100100000000001110110011000000000000
000000001100001000000110100101001001001100111000000000
000000000000000101000010000000001010110011000000000000
000011101010110001100000000101001000001100111000000000
000010100000110000100000000000101011110011000011000000
000000000000000000000011100001101000001100111000000000
000000000000000000000100000000101110110011000000000000
000011001000000000000000010111001000001100111000000000
000010000110000000000010100000101101110011000000000000
000000001010000001000010010001101001001100111000000000
000000000001000000100111000000001111110011000001000000
000000000001001011100010000001101000001100111000000000
000000000100100101100100000000001001110011000000000000

.logic_tile 16 22
000010000000001111100110000001011001011100000000000000
000000000000101011000011101101011000001100000010000000
011000001110001101100111100011101011001001000000000000
000000000001010101000111110001011000001001010000000000
010000000001000111100011100111001010001000000000000000
000001000000100111100111010111110000001101000000000010
000000000010001111100011100000011011000100000000000000
000000000111011111000011000000001010000000000000000000
000000100000000000000000011111111110110000000100000000
000001000000000000000011111111011010111001010000000110
000000000000111000000000001101101000111111010100000000
000010000000110111000000001111111010111111000000100100
000000000000001111100000001101111110110000000100000000
000001000001010111000010011111111000111001010001100000
010000000110100000000010000011011000100001010010000000
000000000001000111000010010111111001100000010000000000

.logic_tile 17 22
000000000000000001100111100001011101100000010000000000
000000100000000000000111111001101011010100100000000000
011100000000101000000010101000011110000100000000000000
000000001101001111000011100111000000000000000000000000
110000000000000000000111100001001010101001010001000000
110000000000001101000100001001001011000100000000000000
000001000110000111100110001001111011001001000000000000
000000101010000000100011001111001011000110100000000000
000010100000001001000000000111000001000000000000000000
000001000000000001000000000000001100000001000001000100
000000001000010001100111100001111100101001010110000000
000000000100101001100010110011111111111111100001000010
000000000001011111000011101011111000001001000000000000
000000001000101101000011011111111100000001000000000000
000000000001011111100010110000001111000100000000000000
000000000110000011100010000000001110000000000000000000

.logic_tile 18 22
000000000000001000000000010101101011101000000000000000
000000000000000001000011001011111101101100000000000000
011001000100000000000011100001011010010100000000000000
000000001110000000000100000011001101000100000000000000
000000000000000001000011110000000000000000000110000001
000000000000001101000111110011000000000010000010000011
000000001110010011000010111101001110000000000010000000
000010101100100111100111101111100000000001000001000000
000000100000000111100111110000000000000000000000000000
000000001000000111000111110000000000000000000000000000
000000000000000000000000000001000000000000000100100100
000000001100001001000011110000100000000001000000100000
000000000000000001000000001101011010101001000000000000
000000000000001111100000000011001010101010010000000000
000000000011100111100000000101111111001001010000000000
000000000000110000000011100111101001000010100000000010

.ramt_tile 19 22
000001000000000000000000000000000000000000
000010101000000000000000000000000000000000
000000001010010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000110000000000000000000000000000
000001000100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 22
000000000000010000000000001111101110110000000000000000
000000000000000000000000001001111110111000000001000000
011000000000001111000111111000000001000000000000000000
000000000000011111000111001101001010000010000000000000
000000000001000101000000011011101101000110100000000000
000000000000000000000010001011111000000001010000000000
000001000000001001000010010111100001000000000000000000
000010000001000111000111100000101010000001000001000000
000000000001010111100110110001111001011100000000000000
000000000000000000000010110101101110101000000000000000
000001000100001001000111000000011100000100000100000001
000000000001011011000111110000000000000000000000000001
000000000000010001100000000011101101001100000000000100
000000000000100000000010001011001011101101010000000000
000001000000000101100011110101100000000010000110000000
000000100000000000000011011101000000000000000000000001

.logic_tile 21 22
000000000000000001100011100000001001010000000010000000
000000000000000000000100000000011000000000000000100001
011010100111110000000110100001101011000000000000000000
000000000000100101000011110011001001001000000000000000
000011100000000001000000010011100001000000000000000000
000001000000000000000010010000101100000001000001000000
000000000000010000000111011000000000000000000000000000
000000001010000001000010000101001011000000100001000000
000011100000001101000010001001011010010001110100000100
000001000000000001100100001101011100101001110011000000
000000000010000000000110000001111100110000000010000100
000000000001000101000000000011001101110100000011000010
000000000000000101000010101101111000000010000000000000
000000000000000000000000001001011111000000000000000000
000010001000000000000000001111001111000010000000000000
000000001010100000000000000101011001000000000000000000

.logic_tile 22 22
000000000000001000000000000000000000000000000100100100
000000000001011001000000000011000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
010000000000100000000010100000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000100000000000000000111001011000010000000000000
000000000110001000000111011111001101000000010010000100
000000000000001001000111100001111100000010100001000101
000000000000001111100000000000000000000000000000000000
000000001010001001000011100000000000000000000000000000
000000000000001000000000000101011100000100000000000000
000000000000001011000010000000100000000000000000000100
010000000000000000000000000011011100000100000010000000
100010001010000000000000000000010000001001000000000000

.logic_tile 23 22
000000000000000011100000010101100000000000000100000000
000000000000000000100011110101000000000010000000000000
011000000010000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000001000011100000000000000000000000000000
000010000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010000100000100000000
000000000000000000000000000001111000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000100010
010000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000001000000100100000000
110000000000000000000000000000001010000000001000000000
000000000000000111000000000000001010000100000100000000
000000000000000000100000000000010000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000001000101100010110111000000000000000000000000
000000000000000000100010110000101011000001000000000000
011000000000001000000000010001011000010111100000000000
000000000000001011000011101111111000001011100000000000
110000000000001000000110100000001110000000000100000000
010000000000001011000000001101010000000100000000000000
000000000000000011100000010011001110000000000100000000
000000000000000000000011110000010000001000000010000000
000000000000000000000000001111111010010000100000000000
000000000000000001000010000101111110000000100001000000
000000000000000000000000000000011110000000000100000100
000000000000000000000000001001000000000100000000000000
000000000000000001100110011000000000000000000000000000
000000000000000000000010000001001011000000100000000000
010010000000000001100000010111101110000010000000000000
100000000000000000000010000101011111000000000000000000

.logic_tile 4 23
000000100001001000000110100000001011000000000010000000
000001001000100101000011100111001011000000100000000000
011000000000000000000000010101101110000000000000000000
000000000110000101000011000000001101001000000010000000
010010101100000000000111001011101011110110100000000000
110000000001001111000000000001101001111000100000000000
000000000000011101100110001001011111000010000000000000
000000000000001011000010100101001011000000000000000000
000000000101000000000110001001001101111111000000000000
000000000000000000000100001111111010010110000000000000
000000000000000000000110010011101110000110000010000000
000000000000000000000010000000110000000001000000000010
000010000000010001000010000101111110000110100000000000
000000001010000000000000000111011001001111110000000000
010000000000000001100110100000000001000000000110000000
100000000000000000100010010101001101000000100000000000

.logic_tile 5 23
000000000000001000000000011111101011000001010000100000
000000001010000111000011011111011011000010010010000001
011000000000010011100111000101101001010000100000000000
000000000000001111000100001101111100101000000000000001
110000000000001000000000000101011110001111110000000000
110000000010001011000011100011011110001001010000000000
000000000000000111100011101000000000000010100000000001
000000000000100000100000001001001111000010000000000001
000110100000001101000110101001101011000001110011000000
000100000000000111000000001101011110000000010001000000
000000000001010101100000000101111000001000000000000100
000000000000000000000000001011101011001110000010000000
000001000000000001000010011101001101010100000010000000
000000100000000000000110001101101010010000100011000000
010000000001010101000110110001000000000000000100000000
100000000000000011000010010000000000000001001010000000

.ramb_tile 6 23
000000001000110000000111000111101000000000
000000011010100000000100000000110000010000
011000000000001000000000000111001010000000
000000000000000011000000000000110000000000
110000000001010000000111001111001000000000
010000000001011111000100001011010000000000
000001000000000011100111111101101010000000
000000101100000001100011000111110000000000
000001000000010111100000011101101000000000
000010101000000000000011010001010000000000
000000000000001000000000001111101010000000
000000000110000011000010011101010000000000
000001100000000001000111101101001000000000
000010000000000001100000000101010000100000
110000000000010111000000000111001010000000
010000000001110001000011110011010000000000

.logic_tile 7 23
000000001011000101100111101111001001010000000000000000
000000000000000000000111101101111110101001000011000000
011000000000000000000000001101000000000001000110000000
000001000000000101000000000111000000000000000000000000
110010101000000001100000011000001010000000000100000000
010010000110000000000010000001010000000100000000000000
000000000000001011100010001101111011000001110010000001
000000000000000101000000001011011010000000010000000000
000010000000000001000000010001011101001001000000000000
000000100000001101100011111111011011000101000010000001
000000000000100000000111010011101000000000000000000000
000000000000010000000011100000110000001000000010000000
000010000000001111100010001011001010100000010000000000
000000000000001101000010110001011110000000010000000010
010000000000010011000000001101101100010100000000000000
100000100000100001000000001011101110010000100010000000

.logic_tile 8 23
000000001010000101100111110101101000000000000000000000
000000000000000111000111100111110000000100000000000000
011001000001011111000111011011111000010100000010000000
000000000000001101000011101001111011100000010000000000
110000000000000011100010010000001100000100000100000000
110000000100001111000011000000000000000000001000000001
000000000000000000000000001101001000111110110000000001
000000000000000101000011111111111111111101010000000100
000001001000001001100110111111111000000000010000000000
000010000000000001000011101011011010000001110010000001
000011100001100000000000000011011000000110100000000000
000011101000100000000011100001101010001111110000000010
000000001010000001000011111111011000110011110010000000
000000000010000001000010111111001100110111110000000000
010001100000101101100111000001011111000010000000000000
100000000001010111000010001011001010000001010000100000

.logic_tile 9 23
000000000000000101000000011011101010111110110010000000
000000001000000000000011111011111110111001110000000001
011000000000100111000010100000000000000000000100000000
000000000001010000000000000011001000000000100010000000
010010100000000101100000010001101110000000000100000000
010000000000000000000011100000110000001000000000000000
000000100101000111000000010000000001000000000000000000
000000001100100000100010001111001001000010000000000000
000000100000010001100111001111001101000010000000000000
000010100001010000000100001111101100000000000000000000
000000000000001000000011110000000000000000000000000000
000000000000001111000011000011001000000010000000000000
000000000000000111000000011011000000000001000000000000
000000000000000000100010000111100000000000000000000000
010000000000100011100111101101101011000001000000000000
100000000011000000100000000001001011001001000000100000

.logic_tile 10 23
000000000000000000000011111011111100000001000000000000
000000001001000000000010100001011110000010100000000010
000011000000001011100000010111101100000110100000100000
000110100000001111100011111111111110001111110000000000
000010100000010011100010010011011011010111100010000000
000001000000100111100011101101101010000111010000000000
000100100001011111100000001111101100000110100000100000
000001000000100111000000000101001011001111110000000000
000101000000000111100111100011101011010111100000000000
000110000000001111100111100101001001000111010010000000
000000000000000111100111100111111100000000000000000000
000000001010001111000110000000011001000000010000000000
000010000000001001000000000101111000000110100000000000
000010100100101011000011111001001100001111110000000000
000000001100000111000010000001111100010111100000000000
000000000000000000000000000011101010000111010010000000

.logic_tile 11 23
000000000000011111100011101101011000111111100000000000
000000000000101111100110001111001001111110100000100100
011010100000000101100111111001111010010111100000000000
000000001101010011000011111011001111000111010010000000
110000000000000000000111110001001001010111100000000000
100001000000001101000111110011011001000111010000000000
000000000000010011100110001001011110101110000000000000
000000000101011111100011101101001000011110100000000000
000010101000000011100110001011111000000110100000000000
000000000001001001000000001001011110001111110000100000
000010000000000101000011100101011010010110110000000000
000001000000000000000111001101101101010001110010000000
000000100000000111000111000000000001000000100100000100
000000000110100000100010000000001011000000000011000000
010001000000000001000111000111011101101001010000000000
100010000001010000100000000011111010100010110010000001

.logic_tile 12 23
000000000001011111000011110101100001000000001000000000
000001000010001111100011100000101001000000000000000000
000000000000100000000011110011101000001100111000000000
000010100011010000000010100000001001110011000001000000
000010100000000000000000000111101000001100111001000000
000001001000101001000000000000001000110011000000000000
000000001111010000000000000001001000001100111010000000
000000001100001001000011110000101010110011000000000000
000000100000010000000000000101101000001100111000000000
000001001110000000000011100000001101110011000000000010
000000000000000000000000000111001000001100111000000000
000000000110001001000010010000101111110011000000000000
000000000000000000000111000001001001001100111000000000
000000001000000000000010010000001110110011000000000000
000000000000001011100000000011101001001100111000000000
000000000000001011000000000000101001110011000000000000

.logic_tile 13 23
000001000000001001000011110101101111000111010000000000
000010100000000111000111110001001100101011010000000000
011010101110000111000110110101011100010111100000000000
000011100000001101000111110101011101000111010010000000
110010000000001111100111101001111100000000010000000000
010001000000001101100011100001001100010000100000000000
000000000110101011100011100001111111000000010000000000
000000000000010001100011101111101111010000100000000000
000000000001011111000011100011111011110110100000000000
000000001001100001000110001001111011110100010000000000
000000001011000001000110000111011010000000000000000000
000000000000100001000010110000001000100000000000100000
000000000011000001000110010001101011010111100000000000
000000000000000001100011101101111001001011100000000000
000000001111000001000110010111101110101011110101100001
000000000001000000000010000011111001001011110010100000

.logic_tile 14 23
000000000000100111000111101101101010010111100010000000
000000000001000111000000001101011100001011100000000000
011000000000000111100111001111101011101001110100000001
000000000000000000000111101101101000000000110001000000
010000101101000011100000010001001110001111110010000000
000001000000001101000010111111011000000110100000000000
000000000100000011100111100011111111000001010000000000
000001000000010001100110001001001010000110100010000000
000010000000101101100011001101011000111111010110000000
000000000001010101000011001111011101111111000000000100
000000001000000001100000010011111011000000010000000000
000000000000001001100010000011101100100000010010000000
000010000000100101100111010101101011000110100000000000
000000100010010000000111110111011001001111110000000000
010000000000000101100010001111100000000011010110000001
000000000001010000000011101111101101000011000000100000

.logic_tile 15 23
000000000000001111100000000001101000001100111000000000
000000000000000111100000000000001000110011000000010000
000010001001011111000000000101101001001100111000000000
000000000100000101000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000001000000001000000000000001110110011000000000000
000000001111110001100111100111101000001100111000000000
000000101010000001100011110000001111110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000001000000000000001011110011000000100000
000101000000000000000111010011001000001100111000000000
000110000000100000000111100000001010110011000000000000
000000001010001011100000010001001001001100111000000100
000000000000001011100011000000001000110011000000000000
000001000000010001100000000011101001001100111000000000
000010100000000000100000000000101101110011000001000000

.logic_tile 16 23
000000000000000000000110110011011000000010100000000000
000001000000001101000010101101001010000011100000000100
011000000101011111100111101001011111010000100000000000
000000001110101001000100000101101001010000110010000000
010010000000001001000010000001111100000110100000000100
100001000000000101000011101101011010000010100000000000
000010100110000000000000000000000000000000000100000000
000000000001000011000000001111000000000010000010100000
000000000000001011100000001101101000010000110000000000
000000000000001111100000000111011000000000110000000010
000010001010010000000010000111101101010000000000000000
000001000001110000000000000101001110110000000000000000
000000000000000000000000000101000000000000000100000000
000001000000000000000010010000100000000001000000000000
000000100000001111000000001001100000000001000001000100
000001001010001111000010011111000000000000000001100000

.logic_tile 17 23
000000000000100001100111001111011100110110110101100001
000000000001000111000010000101111100101001110001000110
011000001010000000000011101001100000000000000000000000
000000000000001001000000001001000000000001000000000000
010000000101010101000010010011101011110110100110000101
010000001010001111100010000101111100111101010000100000
000000000111001101100110000111011101111111100100100100
000000100000001011000000000011101101101001010010000100
000000000000001001100000000101111110001001000010000100
000000001000000001100010011101010000001000000000100100
000101101000000000000110100001011110100000010000000000
000111000000001001000000000101001000010100100000000000
000000000000000111000110000001011010101100000000000100
000000000000100000000010011011101110111100000000000000
000010100000000111100111101101111110100011110110000000
000001000000000000100110011011111111101011110010000011

.logic_tile 18 23
000000000000000111100000000101111110111111100110000101
000000000000000000000010110101111001101111010011000011
011000000000000000000010110000000000000000000000000000
000010100000001111000111110000000000000000000000000000
110000000000000111100000000001101111010110100110000101
010000001010100001100011110000111110100000000001100000
000000000000001000000110000000011000000100000000000100
000010100000011011000010100101010000000110000000100000
000000000000001000000111111011001011000000110000000000
000000100000000011000011001101111111000000100000000000
000000001010001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000011111011011000001010010000000
000001100000001001000010000011001000000110100000000000
000000100000010001000010011011000000000001000000000000
000001000000000000100011111111001000000001010010000111

.ramb_tile 19 23
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 23
000000000000001111100111000001000001000001110000000000
000000001010000011100110010111001110000010100000000001
011011000110000001100000000111101100000010000110000001
000001000000000000100000000000100000000000000000000000
010010000000000011100000010000000000000000000000000000
010001000000000000000010010000000000000000000000000000
000000000000100111100010001011100000000000000000000000
000000000001010000100000001011000000000001000000000000
000000000001010101100000010000001100000000000000000000
000000000000100001100011101011001100000000100000000000
000000000010000000000010001101101110101001000010000000
000000001010000001000011110111111001101000000000000000
000010000000000001000110000000001010000100000010100100
000001001110000000000000000101010000000000000010100100
010000000000001011100111111001011101011100000000000000
110000000000011111100011101111011000010100000000100000

.logic_tile 21 23
000000100001000101100110000000000000000000000100000000
000000000000100000000110010101000000000010000000000000
011000000100000000000111110001001010001000000000000000
000010000000000101000010011111110000001100000000000000
000110100000001101000010101001101111111110000000000000
000101000010000001000100000011101011111111000000000000
000110100000001001100111010000011000000100000000000000
000000000000000001000010000000001010000000000010000010
000010000000000000000000000101101001000000000000000000
000001000000000000000000000000111101101001000000000000
000010001010000000000110110000001000000000000000000000
000001000000000111000011011001011111000010000000000000
000000000000000000000000010001001111000110000000000000
000000000000001111000011001001011001000111000000000000
010000000000100000000000001011111011001000000000000001
100000000001000000000000000101001101101001010000000000

.logic_tile 22 23
000110000000000001100000010101011110001111000000000000
000001000000000000000010001001001010001101000000000000
011000000000000000000000010011001011010110110111100101
000000000000000000000010000001011101010110100011100011
000000000000001101100010111101100000000000000000000000
000000000000001001000110100101101111000000100000000000
000010000000101101100000000001000000000011010111000001
000001000000010001000010100101101011000011000001000100
000000000000001011100000010111100001000001110110000000
000000000000000001000011111001001001000000110000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010101101101100000001010000000000
000000000000100000000100000111001101000000010000000000
000000001010001001000111000111101101000010000000000000
000000000100011111000100000101111110000111000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000011010000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000001001100000000111000000000000100000000000
000000000000001111000010000000101101000000000010000000
011000000000000000000010110111000000000001000100000001
000000000000000000000010000001000000000000000000000000
010001000000000011100000000000001110000000000100000000
010000100000000000000000001011010000000100000001000000
000000000000000000000000001000011000000000000000000000
000000000000000000000000001001010000000100000000100000
000000000000000001100110110000001110000000000010000000
000000000000000000000010000101010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010011001100000010000000000000
000000000000000000000010011011101000000000000000000000
010000000000000000000000000000001110000000100010000000
100000000000000000000000000000001000000000000000100000

.logic_tile 4 24
000000001000000000000000000011111011000110100000000000
000000000000000000000010100101011100001111110000000000
011000000000001001100110111001101000000100000000000000
000000000000000001000111001101111111000000000000000000
110000100000000101100011100111111000000110000010000001
010001000000001111100111100000000000000001000000000000
000000000000001000000111110000001010000000000110000000
000000000000001101000111011011010000000100000000000000
000001000000001000000110011111001010000110100000000000
000000100010001001000011000011101010001111110000000000
000000000000000011100000001011011100000111010000000000
000000000000001111000000001001001011010111100000000000
000000000000001000000000011000011010000110000000000100
000000000000000001000010100001000000000010000000100000
010000000000000000000000000000011010000110000000000100
100000000000001001000000000111010000000010000000000010

.logic_tile 5 24
000000000001000101000000000001001111000000010000000000
000000100010001001100000000001001001000010100000000000
011000000000000000000110010001101101010010100000000000
000000000000001111000011110111011010110011110000000000
110000100000101101100110000000011010000000000000000000
110000001001011111000000001101010000000010000000000000
000000000000001111110000010101000001000000000100000000
000000001100001111100011010000101011000000010000000001
000000000000001001100110010011011100000110000000000000
000001000000000001000110110000000000000001000000100010
000000000001000001000000001011001010100000000000000001
000001000000100001100000001001001010000000000000000000
000010000000100000000111011000001110000000000000000000
000000000001011111000011001001010000000100000001000000
010000000000000000000000010011111011100000000000000000
100000000000000000000011011011001111000000000000000000

.ramt_tile 6 24
000000000000000000000111000111101110000000
000000000000000000000000000000010000000000
011000000000001000000111010001101010000000
000000000000000101000011100000110000000000
110000000000000000000011100011001110000000
010000001001011111000000000011010000000000
000000001000100111000000000111101010000010
000000001100010000000000001001110000000000
000000000001010111000010110011101110000000
000000000000001001000011010111110000000000
000000000000000000000011101001101010000000
000000000000001111000110111001010000000000
000000000000000001000000001011001110000000
000000000000100000000011100011110000000001
010010100000001000000111000011101010000001
110001001110001111000000000101110000000000

.logic_tile 7 24
000000000000101111000000000101101110001011100000000000
000000000011010001100010001111111010101011010000000000
011000000000001000000010000001011000000110000000100000
000000000000001111000100000000000000000001000001000000
010010100000001111100111011101111110010000000000000000
010001000000101011100110000101011011100001010010000000
000000000000001001000000000000000000000000100100000000
000001000000000101100011100000001011000000001001000000
000000000000000000000000011001011000010111100000000000
000000000000001111000010010011011110000111010000000000
000000000000001111000000011011011110000000000000000100
000000000000000111100010000111001010000110100000000000
000000000000000001000111101011111110000000100001000000
000010001001000000100110000101011101101000010000000000
010000000110001011100000010011100000000000000100000000
100000001010000001100011000000100000000001001011000000

.logic_tile 8 24
000000000001010011100110100101001111111111000010000000
000000000000000000000010101101111000111111010000100100
011000000000001001100110110001100001000000000000000000
000000100001001111000011100000101010000000010000000001
110000001110000000000111100001111101010000000000000000
010000000000000000000011100000111100000000000000000000
000000000010001000000000010111111110010100000000000000
000000000000010111000011111011011000010000100010000101
000100000000000000000111000001011110000000000000000000
000100000000100000000111100000110000001000000000000000
000000001110000000000010000001000001000000000110000000
000000000000011111000000000000101000000000010001000000
000000000000000000000000010001100000000000000000000000
000000000000000000000010000000001001000001000000000000
010000000000000011100010001000000000000000000000000000
100010100000000000000110001101001001000010000000000000

.logic_tile 9 24
000000000001000111000110011001101000111011110110000000
000000001110000011000011111111111111110011110000000000
011000000000001101000111010000011000000110000000000001
000000000000000101000110001101010000000010000000100000
000000000000000000000010101111011011010100000000000000
000000001000000000000010110001101100001000000000000000
000000101000001001100000000001001000000100000000000000
000011001100001111000010001111011110001100000000000000
000000001100000000000111110011101101111111110100000000
000000000000000001000010001011011111111001010010000000
000001000000000101100000001011101010010110110000000000
000010000001011111100010001101111000100010110000000000
000000100000001000000110100001111011000111010000000000
000000000000101111000111110011011101010111100000000000
000000100000001000000010001000011010000110000000000000
000011100000101011000100000111000000000010000001100010

.logic_tile 10 24
000000000000000111000111101001101111010111100000000000
000001001000001001000000001111011011001011100001000000
000000000000000101100011100111001110010111100000000000
000010001100000000100111101101011000000111010001000000
000000001110000000000010111001101000010111100000100000
000000000000000000000111101111011011000111010000000000
000000000110000111000111101101111111110110000010000000
000000000000000000100010110111001001111111000000000000
000000100000001001000111001111111000101011100000100000
000000000000000011000000000101111000101011010000000000
000000100000001000000000011001111101110110000000000000
000001001100000011000010111101111001111111000001000000
000000000000000001000011101011011001000110100000000000
000000000000000000000110011111101100001111110010000000
000001000000000011100111010101101101100111010000000000
000010100000001001000011010011001001010111100010000000

.logic_tile 11 24
000000000000000111000011110011001101010111100000000000
000010100000000000100010111101011010000111010000000000
000000101000001111100111011101111101010111100000000000
000001000000001111100111100011101111000111010010000000
000000000000001000000011100111111011000110100000000000
000000000000001111000111101111101011001111110010000000
000000000000010111000111100000001100000100000000100000
000010100000100011100110010111011001010100100000000000
000100000000000101000010011101001011110110110010000000
000100000000000000100111100111101101100010110000000000
000000000000100001000000000001011001010111100000000000
000000000000011001000011110001111011001011100001000000
000000000000001101000010000001011000010111100000000000
000000000010001111000000001001011110000111010001000000
000000000011010101000000011000011000010110000000000000
000000000000100000100011100001001110000010000001000000

.logic_tile 12 24
000000000001010000000111100101001001001100111000100000
000010100010000000000111110000001000110011000000010000
000001000010101000000000000101101001001100111000000100
000010100001011111000000000000001101110011000000000000
000010000000000000000000010111101001001100111000100000
000000000000001001000011100000101011110011000000000000
000000000000010001000011110011101001001100111000000001
000000100010000000100111110000101011110011000000000000
000000000000000000000000000111001000001100111010000000
000010100110000000000000000000101111110011000000000000
000000000000000000000010100011101000001100111000000000
000000000000001001000010000000001001110011000000000000
000001000100000000000011100111001001001100111000000000
000010000010101001000010000000001110110011000000000000
000000000000000001000000010001001000001100111000000000
000000000000000000000011010000101011110011000000000010

.logic_tile 13 24
000000000000001111100010001001001010001100000000000000
000000000110000111000011110111111011011100000000000000
011000100000100111000011111101011011001111110000000000
000100000011010000100111000011001111000110100000000000
110000000000001001000110010101111001000000100000000000
010000000000000001000010001001011100000000110000000000
000000001000001001000000010001000000000010110110000000
000000000000000111000011100101101101000001010001100010
000000000000001000000111100101111011000110100000000000
000000000100100111000110000001011111001111110000000000
000001000000000001100000011011001010101011010000000000
000000000000001111000011110001011000000111010000000000
000000001110001000000010100111011111101001010000000001
000000000000001011000010101111101001011101000000000001
000001001110000011100111000111011100101001010000000000
000010000000000111100111101111111110101110000000000101

.logic_tile 14 24
000000000000000011100000000000000001000000100100000001
000001000000000000000000000000001100000000000000000000
011000001000000011100000010001111111001111110000000000
000000000000000111000011110001101000001001010000000000
010000001000000101100000000111101101010111100000000000
100000000000000000000000000011001000000111010000000000
000000000001101001000111010011011011010111100000000000
000000000000111011100111100011011111000111010000000000
000000000001001111000110001111011110000000010001000000
000000000000000111100011100101101010100000010000000000
000001001100101000000000000011100000000000000100000000
000010000000011101000000000000000000000001000000000001
000010000001000001100000010111101101001000000000000000
000000001001110000000010000111111010010100000010000000
000001000010101001000000011011000001000000010000000000
000010000001000101100010101101101010000000000000100000

.logic_tile 15 24
000000000000000000000000000111001000001100111000000000
000000000000001101000010110000101001110011000001010000
000000001000010111100000010101101001001100111010000000
000000000000100000100011110000101010110011000000000000
000001000000001000000000000101001000001100111000000000
000010000000000111000000000000001110110011000010000000
000001000000100000000010100001001001001100111000000000
000010100100010001000100000000001000110011000010000000
000000000000000101100110100011001001001100111000000000
000000000000000101000000000000001100110011000000000000
000010101010100000000010000001101001001100111010000000
000010000000010101000100000000101111110011000000000000
000000001011010101000000010011001001001100111000000000
000000000000000000100011100000101111110011000000000000
000001000000100000000010101011001000001100110000000000
000000000001000000000010101011000000110011000000000000

.logic_tile 16 24
000000000000100111000110001101001110011100000000000000
000000000000011001100011111111011000111100000000000000
011000001000101111000010111101011000110011110111000100
000000000000001101100011010111001100100011110000000110
110000000000000001000110101000011010000110100000000000
010000000011010001100000000101011100000000000000000000
000001000000010001100110110011101011111111100110100001
000000000000010001100011101001001110010110100010000000
000000000000000001100010010111111001010111100000000000
000000000001010001000011101111111011000111010000000001
000100001110001000000000001101101100010111100000000000
000100000110010111000000000001101000001011100010000000
000001000000000000000011110001011001000110100000000000
000010000000000000000110001101011001001111110000000000
000000000000000111000010000111101001110011110000000000
000000000000001001000111101011011010010010100001000000

.logic_tile 17 24
000001000110000000000010111011101011110000010000000000
000000100000000001000110010101111011100000010000000000
011000000000001111100110011011101101001001010000000000
000000000000001111100111111101011111000000000000000000
010000000000001111100010000000001111000000100100000110
110000000000000001000010100000011110000000000011100001
000001001000101011100010011001101000001001000000000000
000010000000000011000010101001011010000001000000000000
000000000000000000000010001001101110010110110000000000
000000000000000000000010001101001010010001110000000000
000001001010001000000110000000000000000000100111100100
000010000000000001000000000000001001000000000010000101
000000000000001000000000010011000000000000000000000000
000000000000001101000010000000101000000001000001000000
010001100000000001100000001001100000000000000000000000
100001000000000000000011110101100000000001000000000000

.logic_tile 18 24
000000000000000000000110100101011101111001010100000001
000000001110000101000000001111011011111000000000000101
011000000000100011100000000000000000000000000000000000
000000100001000000100000000000000000000000000000000000
010010100000001000000010000111011001001000000000000000
110001000000000001000000000001101111101001010000000000
000001000000000111000111100000000000000000000000000000
000010000000010000100100000111001101000010000000000000
000000000110001111100010000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000001000000100000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000110010111011100001101000000000000
000000000011000011100011100011010000001111000001000000
010000000010000000000111000111011010010000100000000000
100000000000000000000000000011001001100000110000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000011100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000001001000000011011011000000000000000000000
000000000000001111100010000011101100000010000010000000
011010000100000001000111110000000000000000000000000000
000001000000000111100111100000000000000000000000000000
010000000000000111100011100011011010000010100000000000
110000000010001101000010000001001111000011100000000000
000000000000000111100000010001000000000011110100000000
000000000000000101100011100101101000000010110001100000
000000000000001001000010001001100001000010000000000000
000000000000000101100100001111101000000011000000000000
000000000000001001100000001000000000000000000000000000
000000000000000001000010011101001011000010000000000000
000001000000000000000110001111101011101110000000000000
000010000000000000000000000101111001101101010001000000
010000000000100000000011111101011101101000000000000000
100000000000000000000110110011011111011100000001000000

.logic_tile 21 24
000001000000000000000110001011100000000000100000000000
000010101100000000000100001101101010000001010000000000
011000000000001000000010100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
010000000000000001100010000000000000000000000000000000
110000000010000001100000000000000000000000000000000000
000000000000000000000111100000011101000000100010000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000010001011000011111100000000000
000000000000000000000011111011111110010111110000000000
000000000001010101100110000000000000000000000110000000
000000000000000001000000000101000000000010000010000010
000000000000000001100110100000001010000100000000000000
000000000000000000100000001111000000000110000001000000
010000000000000000000000000111011001010100100000000000
100000000000000000000000000000001100000000000000000000

.logic_tile 22 24
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000001111100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100001010000000000001001111101010000000000000000
000001000000100000000000000001001100101000000000000000
000000000001001000000000000011111000000110000010000000
000000000000110011000000000000000000001000000000100001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000001100000001011000000000001010100000000
000100000000000001000000000101101001000001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000101000000000000000001000000100100000000
000000000000000000100010010000001010000000000000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
010000000000000000000010100000000000000001000010000000
000000000000001101000000000000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000010
110000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000010

.logic_tile 3 25
000000001110000000000000000111000000000010000100000000
000000000000000000000000000000000000000000000000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000110100000000000000000000000000000
110000000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000001000000000010000000001000000001000000000
000000000000000101000011110000001000000000000000001000
011000000000001111100000000001000000000000001000000000
000000000000000001100000000000000000000000000000000000
010000000100000000000110010101001000001100111100000000
010000000000000000000010000000100000110011000000100000
000000000000000000000000000101001000001100110100000001
000000000000000000000010000000100000110011000000000000
000000000000000000000000001000011010001100110110000000
000000000010010000000010000001010000110011000000000000
000000000000000000000000000000001100000010000010000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000001100001000001010001000000
000000000000000000000000001011001000000001110000000000
110000000000000000000000000011000001000000100000000000
100000000000000000000000000000101000000001010010000000

.logic_tile 5 25
000010100000000101100000001011001011010100000001000000
000000000000000000100010111111111110001000000000000000
011000000000000101000000000101000001000000000100000000
000000001110001101100000000000001110000000010010000000
010000000001101001100011111000000000000000000110000000
110000000000000111000011110001001101000000100010000000
000000000000000111100111000000011100000100000000000000
000000000000000000000100000000001010000000000000000100
000100000000000111100010011101000000000001000110000000
000100000000000000000110000011000000000000000000000000
000000000000001000000000000101101110000111010010000000
000000000000000001000000000011001000101011010000000000
000000001000000001000000010000001110000110000000000100
000000000000000000100011101001010000000010000000100000
010000001110000111000110001101100000000001000000000000
100000000000001001000000000001100000000000000000000000

.ramb_tile 6 25
000000000000000000000010010000011000000000
000000010010000000000011000000010000000000
011000000000001000000111000000011010000000
000000000110000011000000000000010000000000
010001000000000000000000000000011000000000
010010100000000000000000000000010000000000
000000000001000001000111000000011000000000
000000001110000000100000000000000000000000
000000000000001000000000011000011000000000
000000000000000111000011100101010000000000
000010000000000000000000000000011010000000
000001000010000000000000001001010000000000
000000000000100000000000010000001110000000
000000000001000000000011100011010000000000
010000100001010000000000001000001100000000
010000001000101111000000000111010000000000

.logic_tile 7 25
000000001010001000000000000000000001000000100100000000
000000000001000001000000000000001001000000001001000000
011000000000001000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
110001000000000000000000000000011100000000000000000000
010010000000000000000011110001010000000100000000000000
000000000000000000000111000111000000000010100000100000
000000000000001001000100000000001011000001000000000000
000000000000000000000000011111011101110110100000000000
000000000000000000000011100011101011110100010000000010
000000001010001111000011100001101111010111100000000000
000000000000101111100000001111011010000111010001000000
000000000000000111000111010011111100000000000000000000
000010100001010000100111000000100000001000000010000000
010000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000011000111111101111101000010000000000000
000000000000100000000010101101111101000000000001000000
011001000000010111000011110111001101011110100010000000
000010000001100000100111101101001011011101000000000000
000010100000000101000111000111111000000110000000000000
000001000000000000100011110000110000000001000000100100
000000000000001011100010100001101010000010000000000000
000000000000000111100010101001111111000000000000000000
000010000000000101100111100011111010100000000000000000
000000000010000001100000001111001010000000000010000000
000000000000000011000111000001111111101011110100000000
000000000000000000000111100011111110110111110001000001
000000000000100001000110000001001011001011100000000000
000000000000000000100010010111011011101011010000000000
000000000000001000000110010001011011010000100000000000
000000000000000011000010001011101000000000100000000000

.logic_tile 9 25
000000100000011111000000000001011011000001000000000000
000001001010100111000000000001001101000010100000000000
011000001100000111100011101001101011010111100000000001
000010100000001001000000001001011100000111010000000000
000000000000000000000010100001101100000110100000000000
000000000000001011000100000011111011001111110000000000
000000000000000001000011111011111101000001000000000000
000000000000001101100111101101101111000010100000000000
000000000110000101100010101101001101111110110100000001
000001000000001111100011100101001111111110100000000001
000000000001001111000000000000000000000010000000000000
000000000010100111000011101111000000000000000000000000
000000000000001000000110010111111001111111110100000000
000000000000000001000011101111001011111001010000100000
000000000000000101100010010011011111111110110110000000
000000000000000001100011100111101000111101010000000000

.logic_tile 10 25
000000000000000111100000000111100001000000001000000000
000000000010000000000000000000001010000000000000000000
000000000000000101100111100000001000001100111000000000
000000000000000000100000000000001000110011000000000000
000000100000001000000000000111001000001100111000000000
000000000000001111000000000000000000110011000000000000
000010100001110101100000000000001000001100111000000000
000000001100100000000000000000001010110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001111110011000000100000
000000000001000000000000000000001001001100111000000000
000010100000100000000000000000001000110011000000000000
000000000001000000000010100000001000001100111000000000
000000000000000101000000000000001101110011000000000000
000010100100000000000000000000001001001100111000000000
000001000000000001000000000000001001110011000000100000

.logic_tile 11 25
000100000000000000000011111101011001010111100000000000
000000001000000000010110101111001101001011100001000000
011000000000001111000011110101101010110100010010000000
000010101100000111100111101101101001111000010010000000
110000000000001111000000010011000000000000000100000000
100001000110000111100011010000000000000001000000000010
000010000000000111000111011001111101010111100000000000
000001000000000000000111101111011000000111010001000000
000000100000000001100000001111011000010111100000000000
000000001000000000000010111011001110000111010001000000
000000000000000101100000010101011110110000010000000100
000001001100000000100011001111001001111001010000000000
000000000000000011100000011001111100111110100010000000
000000100000100101000010111001101001101110000000000000
010010101000000111000110111011011011111110100010000000
100001000000000000000010101001101011011101000000000000

.logic_tile 12 25
000010000000000001000111100011101001001100111000000000
000000000000000000100000000000101101110011000001010000
000000000000000111100000000101001000001100111000000000
000010100001000000000011110000101000110011000000000000
000000000000000000000111100111101001001100111000000100
000001000000000000000100000000001010110011000000000000
000000000000000111000000000011101001001100111000000000
000000001110000000100000000000001111110011000000000100
000000100000000000000000010011101000001100111000000000
000001000001000011000011010000001101110011000000100000
000000001100001111000111000001101000001100111000000010
000000000000001011100011100000101111110011000000000000
000000100000000000000111000001101000001100111000000000
000000001000000000000110010000001111110011000000000000
000000000000000000000000000011001000001100111000000000
000010000000000111000010000000001001110011000000000000

.logic_tile 13 25
000000000000000000000000001000000000000000000100100001
000000001000000000000000001101000000000010000000000000
011000000001110000000000001000000000000000000101000100
000000000001110000000010111101000000000010000000100000
110000000000000111100000010111001101111000000010000000
100001001000100000000010000101011001110110100000100001
000000000001010000000010100101001101101001010000000001
000000000000110000000010101011001111011101000000000001
000010000000000000000110100111101111010000000000000100
000000001000000101000010000000011100100001010000000000
000000000000001101100000000011011101000010100000100000
000000000000001011100000000000101100001001000000000000
000000000000001000000110010000000000000000000100000000
000001000000001101000010101111000000000010000001100000
010010000001010000000000010000000000000000100100000000
100001000000100011000010110000001011000000000001000010

.logic_tile 14 25
000000000000010000000000001111011110100001010000000010
000000000000000000000011110001111011110001110000000001
011000000010000111100111100011001111101111010100000000
000000000000001101000111110011011011111111010001000000
010000000000100001000110001000000000000000000010100100
000000000001000000100011101111001001000000100011100101
000000001000000101000000011111101000000111000010000000
000000100000010000000010001011110000000001000001000100
000010100000000111000000001001101010000110100000000000
000000000000000111100000001001011010000010100000000000
000001000000000000000010000111101000000100000010100101
000010001000000000000100000000110000000000000011000010
000010100000000000000010010001111001000010100000000000
000000000000000111000110000101101001000011100000000000
010000001000001000000011101111011010111110110110000000
000000000000000001000110000111101110111001110001000010

.logic_tile 15 25
000000000000000001000010001011001000111111010100000000
000000001000000001000000001111111010111111000001000010
011010100000001000000000010001111100000110000000000000
000010100000100111000011011101001110001011000000000000
010000000000000001100000001011001001111110110100000000
000000000000000000000010001001111101111101010010000010
000000001100100001100000000111001110101001000100000000
000000000000010000000010011101101000101110000001000100
000000000000000101100011101001011010111111110100000000
000000000000000000000011110101111111111001010001100000
000001000000001000000000000011011001010110100000000000
000000000001000011000011110111101110000001000000000000
000000000000000101100011110001001110110100010110000000
000000100000001111100011101111011000010100100000000010
010000001001011111100010000111101110101111010100000000
000000000000000011000100001001011100111111100001000010

.logic_tile 16 25
000000000000000000000010100111101100001001000100100000
000000000000001111000100001101010000001101000000100000
011001001000000000000000001001111010000111000000000000
000010100010000111000010011101101110000011000000000000
010000100100001000000011100011001110101011110100100000
000011000000001011000100001011111000110111110000000100
000000001010000001000000011011001110111111110100100000
000000000000001111100011110011111101111001010001000000
000000000000001000000010011011101100111110110100000000
000000000000001101000011010001111101110110110001000000
000000001010001101100110100011001100111110110100000000
000000000000000101000000001011011001111110100001100000
000000000000000000000010011011001010111011110100000000
000000000000000001000010100111101101110011110010100000
010000000000000011100000000011101101111110110100000000
000001000000000001100000001011011010111110100000100001

.logic_tile 17 25
000000000000000000000111000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
011001000010000000000000000000000000000000100100100000
000100000001010000000000000000001001000000000001000000
010000000000000000000010000101001101010110100000000000
110000000000000111000000000111011101000010000000000000
000000000000011101000010000001011010000010000000000000
000000000000101111000000000000100000000000000001000001
000000000000000001000111101101001100000110100000000000
000000000100000001000000001011011000000110000000000000
000001000000000000000000010011101100000111000000000000
000010100000000000000011001011101010000011000000000000
000000000000000001000000000011011010000100000000000000
000000000000000000000000000000000000000000000001000010
000000000010000000000000000011111010000110100000000000
000000000000000000000000000101111101000001010000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 25
000000100000000000000010110001011011000000010000000000
000001000000000000000110001101111010000000000000000000
011000001110000111100011110000000000000000000000000000
000010000000000000100011110000000000000000000000000000
000000000001000011100010000001101111110000010000000000
000000000000100000100000001011001110110000110000000000
000000000000000001000110000001001011000010100000000000
000000000000000000000011101001101001000010000000000000
000000000000000000000110001000001110000010000010000010
000000000000000000000010001001011101000000000000000000
000000000000101000000000000111111010001111000110000000
000000000001010001000000001011110000001101000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
010001000000100001100010000000011101000100000000000000
100010100000000000000000000111001000000000000000000000

.logic_tile 21 25
000000000000100000000110000001111000000010000000000000
000000000001010000000110010000100000001001000000000001
011000000000000001100011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010111000000000000000000000000000000000000
000000000000100111000010001000000000000000000000000000
000000000110000000100000001001001010000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011101110000010000000000000
000000000000000000000010001111111001000000000000000000
000000000001001000000111000000000000000000000000000000
000000000000001111000110000000000000000000000000000000
010000000001000000000000000101111000010010100100000000
110000000000100000000000001001101110101001011010100010

.logic_tile 22 25
000000000000001000000000000001100000001100110000000000
000000000000000001000000000000101011110011000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000011001000000000001000100000000
000000000000000000000011111101000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000101000001000011110000000000
000000000000000000000010011101001010000011010000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110100000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000101100000000010000000000000
110000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000110000000001000000100000100000000
000000100000000000000000000000010000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010000000000000000000000001110000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000100001100010000001100000000000000100000000
000000010001010000000000000000100000000001000000000000
110000010000000001100000000111100000000000000100000000
100000010000000000000000000000000000000001000000000000

.logic_tile 3 26
000001000000000000000000010000001010000100000110000000
000000100000000000000011100000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000010000000000000000000000000000
010000000001000000000010100000000000000000000000000000
000000000000000101100110100000011010000100000100000000
000000000000000000000000000000000000000000000010000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000010000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000110010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
011000000000000000000000010001111111010000000000100101
000000000000000000000011100000111010101001010000100010
010001000001000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000001001000010111001000000000000000000000100
000000010000000000000000001000000001000000100011000000
000000010000000000000000001011001001000010100010100111
000000010000000000000000011001000001000001110000000000
000000010000000000000010111101001111000000110010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000010000000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 5 26
000000000000001111100010100111111010000011110000000000
000000000000000111100010101001011101000011010010000000
011000000000000111000111000001000000000001000000000000
000000000000000000000011111011000000000000000010000000
010001000000001111010011111001011011010111100000000000
110010100000001111100111111001001011001011100000000000
000000000000001011100111111000000000000000000110000000
000000000000000111100010001001000000000010001000000000
000000010000100000000110000000011000000100000100000100
000000010001010000000010010000000000000000001000000000
000000010000000101100000011000000000000000000110000000
000000010000000000100011001111000000000010001000000000
000000011101000000000010000101011100101000010000000000
000000010000000000000100001111001010000000100000000000
010000010000001000000000000101111100000010000000000000
100000010000000001000010001001011011000000000000100000

.ramt_tile 6 26
000000001010100011100000000011101110000100
000000001100010000000000000000010000000000
011000000000000000000000000111101100000010
000000000000000000000000000000110000000000
010000000000000111000010000101001110000100
110000000010000000100111110000110000000000
000000000000000000000111100101001100000000
000000000000000000000100000000010000000001
000010110000011000000011101111101110000000
000001010000001111000111101101010000100000
000000010000001111100000000111001100000000
000000010000001011100000001011110000000001
000001110000000000000111100001001110000000
000010110000000111000111100011010000000010
110010110000000111100011100111101100000000
010001010000000111000000000111010000000010

.logic_tile 7 26
000000000000010000000000001111101101010111100000000000
000000000000101101000000000001111010000111010000000000
011000000000001000000000010001001110000000000000000000
000000000000001101000010000000000000001000000000000000
110000000000000111000000000111000000000010000000100100
110000000000000000000000000101000000000011000000100000
000000000000000001100000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001011000000000000000000000
000000010010000000000010000000010000000001000001000000
000000010000000001000011100101100000000000000100000000
000000010000001111000100000000000000000001001000000000
010000010000000000000000000000011100000100000100000000
100000010000000000000011110000010000000000001000000000

.logic_tile 8 26
000100000001011111100011101001001011000000000000000000
000100000000100001000100001111001101001001010000000000
011000000110100111000110101001101100000010000000000000
000000100000010111000010110011101111000000000000000000
000000000000001101100011110111001100000010100000000000
000000000000000011000010000101011011000001000000000000
000000001000001001000110011101100000000000100000000000
000000000001000011000010101101001011000000110000000000
000000010000000101100010001011101000101111010100000000
000000010000001101000000000111011000111111100010000000
000000010000000001000010001001111011111011110100000000
000000010000000000000010001011011000110011110000000001
000000010000001101100110000101011010111110110100000001
000000010000001111100010011111001110111001110010100000
000000010000000101100111100000011011000000000000000000
000000010000100000100000000011001001000110100000000000

.logic_tile 9 26
000000001101001000000110010000011010000100000100000000
000000000000000001000011100000000000000000001000000000
011000000100000011100011100000011111010100000000000000
000000000000000000000100000111011001000100000000000000
010000000000000111000011010101011100000110100000000000
110001000000000000000011100111111111001111110000000100
000000000000001000000010010101100001000000100010100000
000000000001000011000111100000101110000000000001100011
000000010000000101100010000001100000000000000000000000
000000010000001111000000000000001000000000010000000000
000000010000001111100110101001001110000110100000000001
000010110000000101000010110011111100001111110000000000
000000010000000011100110001101001000010111100000000000
000000011000000001000000000011111100001011100000100000
010000010000000000000110000101011101000110100000000000
100000010000001001000000001011011011001111110000000000

.logic_tile 10 26
000001000001010000000110110001001000001100111000100000
000010000000100000000110110000100000110011000000010000
000001000000000000000000000000001000001100111000000000
000010000000000000000000000000001110110011000000000000
000000000000000000000000000101101000001100111000000000
000000000010000000000000000000100000110011000000000000
000000000110000000000000010001001000001100111000000000
000000000000000000000011110000100000110011000000000000
000000010000000111000000000000001000001100111000000000
000000010000000000100000000000001110110011000000000000
000000010000000000000000000111101000001100111000000000
000000010000000000000000000000100000110011000000000010
000000010001000101100000010011001000001100111010000000
000000011000000111000011000000000000110011000000000000
000000010000000000000010000000001000001100111000000000
000000010001010000000000000000001111110011000000000000

.logic_tile 11 26
000000000001000011100000010000000001000000100100000000
000000000000000000000010000000001110000000000001000010
011001000000000101000000000000000001000000100100000001
000000100000000000000000000000001000000000000000000000
110000000000100111000111101001011111111000110000000000
100000000001000001000100001011001100010100100010000000
000000000000000000000000010001000000000000000100000000
000000000000000000000011100000100000000001000000000010
000000010100100111000111111101001100101000010000000000
000000010001001001100110110011001010000100000000000000
000000110000001011100000011011101101111001110010000000
000000010000001011000011010011011011010111110010000000
000000010000001001000000010111001100000110100000000000
000000010000000011000010100111111011001111110001000000
010000010000000001100000010011011101110100010010000100
100000010000000101000011010111001111111000010000000010

.logic_tile 12 26
000000000000000000000010010011001001001100111000000000
000000000000100000000011110000001000110011000000010000
011000001100000111000000000111001001001100111000000000
000010100000000111100000000000101101110011000001000000
110000100000010000000000000111101000001100111000000000
100001000010000000000000000000101001110011000000000000
000000000000001000000000000011101001001100111000100000
000010100000010111000011110000101011110011000000000000
000000010000000111000000000001001001001100111000000000
000000010000000000000000000000101111110011000001000000
000001010000000111000010011000001001001100110000000000
000010010000100000000111010001001100110011000001000000
000000011100010000000011100101100000000000000100000000
000000010000100000000000000000000000000001000001000001
010000011100001000000011100000000001000000100100000000
100000010000000101000010010000001110000000000001100000

.logic_tile 13 26
000000000001010011100111100000000000000000100101100000
000000000000100000100010110000001010000000000000000000
011000000000000101000000011111100001000001100100000001
000000000000001101000011011011101011000001010000000001
110010100000000111100110011000001001000000100100000100
100001000000001101000110010101011001000110100001100000
000000000000000001000000010001101110000001000110000000
000000100000000000000011011111110000000111000001000000
000001010000000000000000010101001110100001010010000000
000000110000000000000010101001101011110001110000000001
000000010001010000000110100101001111101001010010000000
000000010000100000000000001101101000101110000000000001
000001011010001111000110110001001011000000100100000000
000010010000000111000011100000001001001001010001000010
010000011011000000000010001011011000000001000100000000
100000010000000000000000001101100000001011000001000001

.logic_tile 14 26
000000000000000000000010100011001011111100110100000010
000000000010000101000010111111001000111110110000000001
011000000000000111100000000001000000000000000101000000
000000000000001111000010110000000000000001000000100001
110001000000101011100010100001001011111100010000000000
100010000001001111000110100111111011101000010001000000
000000000000100000000110100101001001001011100000000000
000000000000010000000000001011011000101011010000000000
000000010100000111100110100111001100010100100100000000
000000010000000000000011100000101000000000010000100001
000000010000010000000110101101011001001011100000000000
000000110000100000000000000001011101101011010000000000
000000011101010011000110000000001101000100000110000000
000000010000100000000110001011001110000110100001000000
010000010000001001100000001101001011001011100000000000
100000010000000101000000000001011110101011010000000000

.logic_tile 15 26
000000000000001000000000000011100001000000001000000000
000010100000001111000000000000001001000000000000000000
000000000000000000000111000111101001001100111000000000
000000000000000000000111100000001101110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000001111000011010000101011110011000000000000
000010100001000001000111110011001001001100111000000000
000000001000000001100111000000101011110011000000000000
000000010000100000000000010001101001001100111000000000
000000010000010000000011100000101101110011000000000000
000000010000000101100111100101101000001100111000000000
000000010010000000100111110000001010110011000000000000
000000010000000000000000000111101000001100111000000000
000000010000000000000000000000001000110011000000000000
000010010000000101100111000111101001001100111000000000
000001011000000001000100000000101010110011000000000000

.logic_tile 16 26
000000000000001111110000010101011000010110100000000000
000000000000000001100010100011111101010100100001100100
011000000000001111100111100000011100010000000000000000
000000000001000111100011110000001101000000000000000000
010000000000000000000000010011000001000000000000000000
100000000000000000000010000000101100000001000010000000
000000000000100000000000010000000000000000000100000000
000010000000000000000010100011000000000010000000000000
000000010000000001000110101111011000100000000000000000
000010111000000001100010000001011001000000000001000000
000000011000001101100000000000000001000000100110000000
000010011110001011000000000000001000000000000000000000
000010110000000000000000010111011101010000000010000000
000000010000001001000011100001101001001001000000000000
000001010000000000000011100001011111001011100000000000
000010111000000000000100000001011011101011010001000000

.logic_tile 17 26
000000000000001101100010111101000001000000100000000000
000000000000000001000011010001101010000010100000000000
011001000000101001100110001000000000000000000000000000
000110000000000001000000000001001000000010000000000000
000000001110000000000011101011011100001100000000000000
000000000000000000000111101011011000101100000000000001
000010100000001001000000001101101000001000000010000000
000000100000000001000000000101010000001100000000000000
000000110000000001100000000001000000000001000100000000
000000010000000001000000001101000000000000000000000000
000000010000000101100010011000000000000000100000000010
000000010000000000000010001001001001000000000010000000
000000010000000000000110001000011110000110000000000000
000000010000000000000000000101001111000010000000000000
010010010000000000000000011011011011000100000000000000
100001010000000001000011100011001111000000000000000000

.logic_tile 18 26
000000000000001000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000001011000000100000000000000
110000000000000000000000000000100000000000000011000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000000011000000000011000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000001000000000000000000000000000100000000
000010010000000001000000000011000000000010000000000000
000000010000000000000000000011011111000000000000100001
000000010000000000000000000000101100000000010000100000
010000010000000000000000000000000000000000000000000000
100000010000001001000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000001101011000001000000000100000
000000000000100000000000000011100000000000000001000000
011000000110000101000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
010000000000000000000000000101000000000000000100000000
100000000000000001000010000000000000000001000001100000
000000000000000111100000001000011110000000000000000000
000000000000000001100000000001010000000100000001100100
000000010000000000000000000000001011010000000000000000
000000010000000000000000000000011100000000000000000000
000000011100000000000000001000000000000000000100000100
000000010000001111000000000101000000000010000010000000
000000010000010111100000001000001010000000000000000000
000000011110100000100000000101011110000100000011100111
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000010111000000001000000000100000000
000000000000000000000110001111001011000000100000000000
011000000000000000000010110111111010000000000100000000
000000000000000000000111100000010000001000000000000000
110000000000000000000000001000000001000000000100000000
010000000000000000000010111101001100000000100000000000
000001000000001000000011110000011010000000000100000000
000000000000000001000010011011010000000100000000000000
000000010000001001100110111000001110000000000100000000
000000010000000001000011011101010000000100000000000000
000000010000001000000000010000011101000000000010000000
000000010000000101000010001101011001010000000000000010
000000010000000000000110011001001100000010000000000000
000000010000000000000010101001101100000000000000000000
110000010000000101100110101111001001000010000000000000
100000010000000000000000001101111010000000000001000000

.logic_tile 23 26
000000000000000101100110100011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000111100001000000001000000000
000000000000000101000000000000101011000000000000000000
000000000000001000000000010011101001001100111000000000
000000000000000101000010100000101000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010100000101001110011000000000000
000000010000000000000110000101001001001100111000000000
000000010000000000000100000000101111110011000000000000
000000010000000000000011000111101000001100111000000000
000000010000000000000000000000101000110011000000000000
000000010000000000000110100011101000001100111000000000
000000010000000000000000000000101111110011000000000000
000000010000000000000011000111101000001100111000000000
000000010000000000000000000000101010110011000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000000000000100000000
000000000000000000000000001001010000000100000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000100000000110000111100000000000001000000000
000000000001010000000011110000100000000000000000001000
011000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000011100010110101001000001100111110000000
010000000000000000000010000000100000110011000000000000
000000000000000000000000000000001000001100110110000000
000000000000000001000000001001000000110011000000000000
000000011100000000000010000011000000000000100000000000
000000010000000000000000000000101010000001010000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111111010001100110100000000
000000010000000000000000000000100000110011000000000100
110000010000000000000000010000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 5 27
000000100000000000000010110001000000000000000100000000
000000000000001001000011110000101100000000010010000000
011000000001001000000111101111101011010111100000000000
000000000000100111000110011001111011001011100000000000
010000000000000001100111110000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000010000000000010001111000100000000010000000
000000000000000000000011010111011011111000000000000000
000001010000001011100000000000000000000000000000000000
000000110000000001000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000001000000000000111111101111110110000000010
000001011000000111000000000101011101111101010000000011
010000010000000000000010000001011000101000000000000000
100000010000001001000000000011011110100100000000000000

.ramb_tile 6 27
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000111000001000000000100000000
000000000000000101000000000000001001000000010000000000
011000000000000000000000000111000000000001000100100000
000000000000000111000010101111000000000000000000000001
110010100001011111100110000111111101111110110010000000
010001001000100111100000000001001101111001110000000010
000000000000000000000000000101001110010110100000000000
000000000000000000000000000101001111100001010000000000
000000010000000000000000011000000000000010100000000000
000000010000001111000011110001001011000010000000100000
000010010000100001000000010000000000000000000000000000
000001010000010000000011110000000000000000000000000000
000000010000001001100000000000000000000000000000000000
000000010000000001000011100000000000000000000000000000
010000010000000000000000000000001101000100000000000000
100000010000001111000010010000001111000000000010000010

.logic_tile 8 27
000000000000001000000011100001101010111110110000100100
000000000000001001000100000101011011111101010000000001
011000000100000111100000000011001111010111100000000000
000000000000000000000000001011001110000111010000000000
110000000000001001100110011101001111111000000000000000
110000001000001111000110001011011010010000000000000000
000000000000000101000000000111100001000000100000000000
000000000000000000000011110000101111000000000000100000
000000011000000101100110000111101111010111100000000000
000000010000001111000000000011001110001011100000000000
000000010000001000000000000001000000000000000000000000
000000010000000001000010000011000000000010000001000000
000000010000001001000111110000011111010000000100000000
000000010000000011100111000000011111000000000000000000
010000011000000001100110011011101010111110110010000000
100000010110001111000110001101011001110110110000000100

.logic_tile 9 27
000010000000000000000010111111001110111000000000000000
000001000000000000000011110001011010100000000001000000
011000000000000111100111000000000000000000000100000000
000000000000000111100100000101001100000000100000100000
010000000000100001000011111111101111101000000000000000
010000000001000101000110001101011000011000000000000000
000000000010000000000010000111101011000110100000000000
000000000000000000000000001001011100001111110010000000
000000010000001001100111000101001001101111010000000000
000000011000000101000110101011111111111111010001100000
000000010000000001000000011101001100000110100000000000
000000011110000001000010101001101001001111110001000000
000000010000101000000000000001001101010111100010000000
000000010001001011000010001101111101001011100000000000
010001011000001101100110011011101011000110100000000000
100010010001011001000011101111011000001111110000000000

.logic_tile 10 27
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001110110011000000010000
000001000000000101100000000101101000001100111000000000
000010000000001111100000000000100000110011000000000000
000000000000000000000000000111101000001100111000100000
000000000000000000000011110000100000110011000000000000
000000000110000000000011100001101000001100111000000000
000000000000000000000100000000000000110011000000000010
000010010000000000000000000101001000001100111000000000
000001010000000000000000000000100000110011000000000010
000000010000100101100000000000001001001100111000000000
000000010000010000000000000000001000110011000000000000
000000110000000011100000000011101000001100111000000000
000000010010000000010000000000000000110011000000000000
000000011000000101000000000111001000001100111010000000
000000010000000000000010100000000000110011000000000000

.logic_tile 11 27
000000000000000000000000000101011001101000000000000000
000000000000000000000000000111001110010000100000000001
011001000000010011100000000111001111000000100000100000
000010100000100101000011100000101100101000010000000000
110000000000001101100000000011100001000000010000000010
100000000000000011000010010111101110000001110000000000
000100000000000000000000000011111110100000000000000000
000000000000010000000000000101111110111000000001000000
000000010000000011100111100011011111010000100000000001
000000010000000000100000000000011000101000010010000000
000001010000000001000010010000000001000000100110000000
000010010000000000000111000000001110000000000000000010
000000010000000011100011101111001010100000010000000001
000000010010000001000000001011001110100000100000000000
010000010000001001000111010101011000000110100000000001
100000010000000001100011011011011011001111110000000000

.logic_tile 12 27
000000000000100001100110000000001000000100000110000000
000000000001000000000000000000010000000000000000000010
011000000000000001000111100011101111100001010010000000
000000000000000000100000000011001000110010110000000000
110000000000000101000010100000000001000000100100000000
100000000000010000100100000000001111000000000000000110
000000001000001011100000001101001100101001110000000001
000000000000000111000000000001101100010000110010000000
000000010000000001000000010101111000000101000100000000
000000010000001111100010011011010000000110000000100000
000000010000000000000000000111000000000000000110000000
000000010001010101000000000000100000000001000000100000
000010110000000101100110100001000000000000000110000000
000000010000000000100000000000000000000001000000100000
010000011100000000000110000101101011110000010010000000
100000010000000000010000000011001000110110100000000010

.logic_tile 13 27
000000000000011000000111101001101100001011100000000000
000000000000100111000000000001101010101011010000000000
011000000000001101000111110000000001000000100101000000
000000000000000111100111100000001111000000000000100000
110000000000001111000011101000011010010100100100100100
100001000001001011100100001101001011000100000000000000
000011100000000101000110001011111100111000000000000000
000011000000000101000000000011011001111001010010100001
000000010000000101000000000001111100001011100000000000
000000011000000000000000000101111000101011010000000000
000000011011010101100110100101100000000000000100000000
000000010000100001100010000000000000000001000011100000
000000010000000000000000001101011001110000010010000001
000000010000000000000010100011001101110110100000000000
010010110110000000000000011001101010000111010000000000
100001011110000000000010001001101111010111100000000000

.logic_tile 14 27
000000000000001000000111000001000000000000001000000000
000000000000001011000010100000100000000000000000001000
000000001010000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011010000001111110011000000000000
000000000000100000000111000000001000001100111000000000
000000000000010000000100000000001011110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001110110011000010000000
000000010000000000000111000001001000001100111000000100
000000010000000000000000000000000000110011000000000000
000001110000000001000000000011101000001100111000000000
000011010000000000100000000000100000110011000000000000
000001011010000000000010000001001000001100111000000000
000010010000000000000100000000100000110011000000000000

.logic_tile 15 27
000000000000001011100000000001101000001100111000000000
000000000000000011100010010000001101110011000001010000
000000001000100011100000000111101001001100111000000001
000000000000011111000000000000001101110011000000000000
000000000000000000000110000011001000001100111000000000
000000000000000000000111100000101001110011000001000000
000000000000001000000010000001101000001100111000000000
000000000000001111000000000000001110110011000001000000
000000010000000000000110110001001001001100111000000000
000000011000000000000110010000001011110011000000000000
000010010000000111000111100101001000001100111010000000
000000011000100000100000000000101011110011000000000000
000000010000000000000111100011101000001100111010000000
000000010010000111000100000000001111110011000000000000
000000110000000101100000000001001001001100111000000000
000000010000000000100000000000001010110011000000000000

.logic_tile 16 27
000000000000000001100110001001001011110001110110000000
000000000000000101100110110001011111010001100000000010
011001000000001001000000001001011001001111110010000000
000000100000000001100011111111011010001001010000000000
110000000000000000000111110001101000000011100000000000
100000000000000000000110001101011110000010100000000000
000000000110001001000000000000011010000000000010000000
000000000000000101100000000001001001010100100001100100
000000010000000000000111100001011000000010100000000000
000000010010000000000100000111101011010010100000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010001011001100110000111011101001111110000000000
000000010000100111100000000001001001000110100010000000
010000010010000000000011100111001000000001000100000001
100000010000000000000010001011110000000111000001000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100010000000000000000000000000000000
000001000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000110000011100000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000001101011001110110110110000100
000010010100000000000000000001101100101001110011100111
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000001000000000010000001100010000000100000000
000000000000000111000011010000011001000000000000000000
011000000000000001100000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
010000000000000000000011110101111010000010000000000000
110000000000000000000011100000011000000000000000000000
000000000000001000000000010000001000010000000100000000
000000000000000001000010000000011110000000000000000000
000000010001011000000110110000011100010000000100000000
000000010000100001000010100000001001000000000000000000
000000010000000101100000000001001100000000000100000000
000000010000000000000000000000110000001000000000000000
000000010000001000000000001000000000000000000100000000
000000010000000101000000001111001001000000100000000000
110000010001010000000110101011011000000010000000000000
100000010000000000000000000001011011000000000000000000

.logic_tile 23 27
000000000000001000000000000111101000001100111000000000
000000000000000101000000000000001011110011000000010000
000000001100001101100000010011101001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000000000000110100001101001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000010000000000000000000111101000001100111000000000
000000010000000000000000000000001110110011000000000000
000000010000000000000110100001101001001100111000000000
000000010000000011000000000000001110110011000000000000
000000010000001101100000000111001001001100111000000000
000000010000000101000000000000001100110011000000000000
000000010000000000000000000001101001001100111000000000
000000010000000011000000000000101110110011000000000000

.logic_tile 24 27
000000000000000101100000010101100000000001000100000000
000000000000000000000011011001100000000000000001000000
011000000000000000000000001001000000000001000100000000
000000000000000000000000000101100000000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000001000010000000100000000
100000010000000000000000000000011000000000000001000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000101001110000100000100000000
000000000000000000000000000000000000000000000010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000011111000011100000000100100000000
000000000000000000000111101111011110000000000000000000
011000000000001011100111100111011111000000000100000000
000000000000000001100000000000011010000001000010000000
010000000000000000000000001000011000000000100100000000
010000000000000000000000001111001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000000000000000111010000011001000000000100000000
000100000000000000000110000111011111000010000000000000
000010100000000000000010000111101110001011000010000001
000000000000000000000000001001100000001111000011100000
000000000000001001000000010111001001110110110001000000
000000000000000001000011000111111111111101110000000000
000000000000000000000111000001101100100000000000000000
000000000000000000000100000111011101000000000010000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000111000101000001000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000100000000111100001101000001100111000000000
000000000010010000000100000000101011110011000000100000
000000000000000000000000010101001001001100111000000000
000000000000000000000011110000101101110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000001111100110100011101000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000101100000000001001000001100111010000000
000001000000000000000000000000101110110011000000000000
000000000001010101100000010111101000001100111010000000
000000000000100000000010100000001001110011000000000000

.logic_tile 8 28
000000000000000000000110100000000000000000000000000000
000001000000000000000010110000000000000000000000000000
011000000000101101100110000111100000000010000000000000
000000000001010101000000000000100000000000000000000000
110000000000000000000111101111111000000010000000000000
010000000000000000000000000011111001000000000000000000
000000000001000000000000001101011111011111110000100001
000000000000001101000000000101111101111111110001000000
000000000000000000000000010001101110000000000100000000
000000000000000000000011100000010000001000000000000000
000000000000001000000110100000000001000010000000000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000001000001110000000000100000000
000000000001010000000010010001010000000100000000000000
110000000000000000000111110000000000000000000100000000
100000000000000000000010001111001001000000100000000000

.logic_tile 9 28
000010100001000011000011110000000000000000000000000000
000001001000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000101000000111001001011010110000010000000000
010000000001000011000000000101001110010000000010000000
000000000000000111000000010111001010101000000000000001
000000000000000001000011000001011001100000010000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000001000000001000010001001011010110000010010000000
000000000000000000000000000111011110010000000000000000
000000000000000001000000000011101110000100000100000000
000000000000000000000000000101110000000000000000000000

.logic_tile 10 28
000000100000000001100000000111101000001100111000000000
000000000000100000000011100000000000110011000010010000
000000000000000011100111100111001000001100111000000000
000000000000000000100011110000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000010010000000000110011000000000000
000001000000000001010111000001101000001100111000000000
000010000001000000000100000000100000110011000000000000
000000000000000101000110000000001000001100111010000000
000000000000000000000000000000001001110011000000000000
000001000000000000000000001000001000001100110000000000
000000000000000000000000000001000000110011000000000001
000000000000000001000000001001001011010111100000000000
000000000000000000000000000101011011001011100001000000
000000000000000000000000000101111011010111100000000000
000000000000000101000000001011011001001011100001000000

.logic_tile 11 28
000000000000001001100111010001011100000101000100000100
000000000000000111000110000001010000001001000001000000
011000000000000000000000010001111110101001010000000000
000000000000000000000011010101111110100010110010000000
110000000000000000000000000101001101110000010010000000
100000000000001111000000001111011001111001010010000000
000000000000001000000111011000011000010000000000000000
000000000000000111000011110111011111010110100010000100
000000001100000000000011111101111100000101000100000010
000000000000000000000110101101110000000110000000100100
000000000000000000000111000001000000000000000100000000
000000000000000000000100000000100000000001000000000010
000000000000001101100110110001000000000000000100000001
000000000000000001100111000000000000000001000001000000
010000100000000000000011000011001111101001110000000000
100000000000001111000100001001101010011111110010000000

.logic_tile 12 28
000000100000001000000010000101101111100000010000000000
000001000000001111000100000001101111010100000000000000
011000000000001000000110110101111001000000100100000001
000000000000000011000011110000111010001001010000000100
110000000000000000000010100001111011000100000100000100
100000000000001001000000000000101101001001011001000000
000000000000000000000010100111001011010100100100100000
000000000000001111000011000000011010001000000000000000
000000000000000000000010000011011010000101000100000000
000000000000000000000100001111100000001001000000100100
000000000000000000000000011000000000000000000110000000
000000000000000000000010101001000000000010001000100000
000010000000001101100110101001001010111101110000000001
000001000000001111000000000001101000101101010010000000
010000000000000000000110111000000000000000000110000000
100000000000000000000110001111000000000010001000100000

.logic_tile 13 28
000000000000101000000111101111011000011110100000000000
000000000001000111000100000001101110101110000001000000
011000000000101111100000001101111111000111010000000000
000000000001011111100010100101011100101011010000000000
110000001110100111100000010001101011001111110000000000
100001000111011111100010001111001000001001010000000000
000001000000001111100000000001101101010010100000000000
000000100000001111100010111001001000110011110000000000
000001000000001001100000000101001100010100100100000000
000010100000000101100000000000101010001000000000100010
000000000000001101100110100001101011000100000100000000
000000000000000101000000000000101011001001010001000001
000000000000000111100010100001111101001011100000000000
000000000000000000000010100001011000101011010000000000
010001000000000111000011101111111101001011100000000000
100010101100000000000000000001001010010111100001000000

.logic_tile 14 28
000000000000000111100000000111001000001100111000000000
000000000000000000100000000000000000110011000000010000
000000000101000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001111000011100000001000001100111000000000
000000100000000011000100000000001010110011000000000000
000000000000000000000111100111001000001100111010000000
000000000001010000000000000000100000110011000000000000
000000000001010000000000010000001000001100111000000000
000000000000100000000011110000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000011000000001001001100111000000000
000000000000000001000000000000001011110011000010000000
000000000000000000000000000101001000001100111000000000
000001000000000000000000000000100000110011000000000000

.logic_tile 15 28
000000000000000000000000000101101001001100111000000000
000010100000001111000000000000101001110011000001010000
000001000000000011100000010001001001001100111000000000
000000001000100000100011100000001111110011000001000000
000000000100001000000000000011101000001100111000000001
000000000000001011000000000000101111110011000000000000
000000000000001000000010000101101000001100111000000000
000000000000010011000011100000101010110011000010000000
000000000001010000000011100101101000001100111010000000
000000001100100000000011100000001101110011000000000000
000000000000000111000111010111101001001100111000000000
000001000000000111000010100000001000110011000000000000
000000000000000000000111000011001001001100111000000000
000000000000000000000000000000101100110011000000100000
000001000000000111000000000011101001001100111000000000
000010000001010000100011110000101100110011000000000010

.logic_tile 16 28
000000000000000111100010000000001000000100000100100000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000001111100000000001001011011110100000000000
100000000000001011100000000101001010011101000000000000
000000000010000101100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000000001000000110001111111000010110110000000000
000000100000000111000100000111101010010001110010000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000100000000000001000000000000010000000000000
000000000001010000000011111101000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000001000010000000000000
010000000000000000000000000000001010000000000000000000
000000000100000001100010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000011010010110100010000001
000000000000000000000000001111001010010100100000100100
000000000000000000000110100101001111000100000110000000
000000000000000000000000000000011101000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000001100000001000000010001000000000000001000000000
000000000000000000100010100000000000000000000000001000
000000000000000000010000000001100001000000001000000000
000000000000000000000011100000101111000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001001110011000000000001
000000000000000000010000000011001001001100111000000000
000000000000000000000011100000101011110011000000000000
000000000000101000000000010101101000001100111000000000
000000000001000101000010100000101100110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000110100111001001001100111000000000
000000000000000000000010100000101001110011000000000000
000000000000001000000000000001001001001100111000000000
000000000000001011000010000000101011110011000000000000

.logic_tile 22 28
000000000000000000000110011000000001000000000100000000
000000100000000000000010000001001010000000100000000000
011000000000001101100000000011011010000000000100000000
000000000110000101000000000000000000001000000000000000
110000000000000001100110101000000000000000000100000000
010000000000000000000000000101001011000000100000000000
000000000000000111100000001000011010000000000100000000
000000000000000000100000000001000000000100000000000000
000001000000000000000000000001001110000010000000000000
000000100000001101000011110101101001000000000000000000
000010100000000101000000001000011010000000000100000000
000001000010000000100000000011000000000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000011000001000001100110000000000
000000000000000000000010001111001011110011000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111101011001110000000000100000000
110000000000000000000100000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000110000000001000000010000000000000
000000000000000000000000000000010000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000010000011011010000000110000000
000001000000000000000011110000001001000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000000000000000000000000000000001000010000000000000
110000000000000101000010100000001000000000000010000000
000000000000000000000000000000001001010000000110000000
000000000000000001000011100000011010000000000010000000
000000000000000111100000000101000000000010000000000000
000000000000000000000000000000100000000000000010000000
000000000000000000000000000000000001000000000110000000
000000000000000000000000000011001010000000100000000000
000000000000000000000011100101100000000010000000000000
000000000000000000000000000000100000000000000010000000
110000000000000000000000000000000000000010000010000000
100000000000000000000000000101000000000000000000000000

.ramb_tile 6 29
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000010000000000000111001000001100111000000000
000000000000100000000000000000101111110011000000010000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000000000000000000101101000001100111010000000
000000000000000000000000000000101111110011000000000000
000000000000000000000000000011001001001100111000000000
000000000110000000000011110000001101110011000001000000
000000100000101000000011100111001000001100111010000000
000000100001001111000100000000001111110011000000000000
000000000000000000000011100111001001001100111000000000
000000000010001111000100000000101111110011000001000000
000000000000001000000011110011001001001100111000000000
000000000000000111000110100000101100110011000000000001
000001000000001000000110100111001001001100111000000000
000000000000000111000011110000101110110011000000000000

.logic_tile 8 29
000000100000101101100000000001111000000010000000000000
000000000000010001000011111001010000000000000000000000
011000000000000111000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000001000000000000111101010000000000100000000
110000000001000101000010100000100000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100011001010001000000000000000
000000000000000000000100000001110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000011111111001000000000100000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000011100000000011011110001001000000000000
000000000000000000100000001101000000001101000010000000
011000001000000000000000000000001100000100000110000000
000000000000000000000000000000000000000000000000100000
110000000000100001000111000001011101010000100000000000
100000000011010000000000000000011011101000010010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001001000000010000011100000100000100000001
000000000001000001000011000000000000000000000000100000
000000000000000001100010100111011100001101000000000000
000000000000000111000000000001000000001100000010000000
000001000000000101100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000010011001011010100000110000000
100000000000000001000011100000101111001001000000100000

.logic_tile 12 29
000000001101000000000000000000001110000100000100100100
000000000000000000000000000000010000000000000001000000
011000000000001011100000000101111100000001000100000000
000000000000001111000000000011000000001011000000000100
110000000000000000000111110001100001000001010000000000
100000000000000101000010101101001000000001110010000000
000000000000000101100110000111000000000000000110100000
000010100000000000000000000000100000000001000010000000
000000000000000001000000000101000000000000000110000000
000000000000000000100000000000100000000001000000100100
000000001010001000000110010000000001000000100110000000
000000000000000101000010000000001101000000000000100000
000000000000001000000110011011001110000001000100000100
000000000000000101000110001101000000000111000010000000
010000000000000000000000000011111000010000100000000000
100000000000000000000000000000101010101000010010000000

.logic_tile 13 29
000000000000000000000111111101001001000111010000000000
000000000000000000000011100111111100010111100000000000
011000000000000001100111100111111101001011100010000000
000000000000000000000000001001011001101011010000000000
110000000000000000000111100001111010010100100110100100
100000000000000000000011110000011110001000000000000000
000000000000000111100000000111011111010000100100000100
000000001100000000100010000000011110000001010000000100
000000000000001101100000000111001001010110110000000000
000000000000000101000000001001011110100010110000000000
000000001000000101100011110101111110010110000000000000
000000000000000101000010101001001100111111000000000000
000000000000000011100000001011111110001111110000000000
000000000000000101100000000111011011000110100000000000
010000000000000001000110000111101101001011100000000000
100000000000001001000011111001001101101011010000000000

.logic_tile 14 29
000000000000010000000000000000001001001100111000000000
000000001110100000000000000000001111110011000000010000
000000000000000000000111000000001001001100111000000000
000000000000000000000100000000001011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000011100010010101101000001100111000000000
000000000000000000000111000000100000110011000000000000
000000000000000111000000000001101000001100111000000000
000000000000000000100000000000100000110011000000000001
000000000000000000000010000101101000001100111000000000
000000000000001111000100000000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000111000011101000001100111000000000
000000000000000000000100000000000000110011000000000000

.logic_tile 15 29
000000000000001000000000010011001000001100111000000000
000000000000001001000011100000101110110011000000010000
011000000000000001100011100001001000001100111000000000
000001000000000000100100000000101111110011000001000000
110001000000010000000011100001101000001100111000000000
100010000000100000000100000000001111110011000000000000
000000000000000000000000000101001001001100111000000000
000000001000001101000011110000101111110011000000000000
000001000110000000000110110111101000001100111000000000
000010000001000000000010100000001000110011000000000000
000000000001000000000000000011001001001100111010000000
000010000000000000000010000000101011110011000000000000
000000001000000111100011100001101001001100110010000000
000000000000000000100010000000101110110011000000000000
010000000000001101100000010011101111010100000100000000
100000001000001011000010100000101010001001000001000000

.logic_tile 16 29
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100100000
100000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000000100100000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000011100000100000100000000
000000000000000000000010000000010000000000000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000101101111100000000000000000
000000000000000000000000001111011011000000000010000000
011000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000010000000
010000000000000000000011100011111011000100000100000000
110000000000000000000000000000111010000000000000000000
000000000000001111100110001000011011000000000100000000
000000000000000001100010001101001111000010000000000000
000000000000000000000000011000011010000100000100000000
000000000000000000000010100101011101000000000000000000
000000000000000000000110100000001110000010000000000000
000000000000000000000000000000010000000000000000000000
000000100000000000000110010101100000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000011000011011000000000100000000
000000000000000101000010101101001110000010000000000000

.logic_tile 21 29
000000000000100001100000000001001001001100111000000000
000000000001000000100000000000001000110011000000010000
000000000000001101100010100101001001001100111000000000
000000000000000011000100000000001010110011000000000000
000000000000000101000000000101101001001100111000000000
000000000000000000100000000000101000110011000000000000
000000000000001001100111110001101001001100111000000000
000000000000000011100010100000001001110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000100000000000000101101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001000000000000001101001001100111000000000
000000000000001001000000000000001000110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 22 29
000000000000000001100110001001111001110111110000100000
000000000000000000000000001001101110110110110000000000
011000000000000101000111110011111011000100000000000000
000000000000000101100010001011111000000000000000000000
110000000000000000000000000000011010000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000001101000110000101111110000010000000000000
000000000000000001000000000011010000000000000000000000
000001000000000101000110100001111111000000000100000000
000010100000001101100011100000111110000001000000000000
000000000000001001100000000001100000000000010000000000
000000000000000001000010110001001001000000000000000000
000000000000000000000011101011101110011111110010000010
000000000000101111000000000011001101111111110000000000
000000000000000111100010110011011111000000100100000000
000000000000000000100110010000001001000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111001101000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000001000000000100100000
000000000000000000000000001111001100000000100010000001
010000000000000001100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000110100000000000001100110000000000
000000000000000000000100000101001111110011000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000011100111101001001100110000000000
000000000000000000000000000000001111110011000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000010100011011011000000100000000000
000000000000000000100000001111101111000000000000000000
000000000000000000000000000000011110000010000000000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000111000001001110000000000100000000
000000000000000001000111100111100000000001000000000000
000000000000001000000010010111011010000000000110000000
000000000000000001000010001001010000000010000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101100000000001000100100000
000000000000000000000000001101101000000011100000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
010000000000000000000000000000001101010100100100000000
100000000000000001000000001111011110000100000001000000

.logic_tile 13 30
000000000000000000000000001101100001000000100100100000
000000000000000000000000001111001010000001111000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000011101010010110110000000000
100000000001000000000011110111011100100010110000000000
000000000000000011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000001000000000010000001001001100111000000000
000000000000001111000010010000001111110011000000010000
000000000000001000000111100001101000001100111000000000
000000000000001001000010010000100000110011000000000000
000000000000001001100000000011101000001100111000000000
000000000000001011000000000000000000110011000000000000
000000000000000000000111100001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000001000000000111001000001100110000000000
000000000000000000100000000000000000110011000000000000
000000000000000001000000000101011000000111010000000000
000000000000000000100000001001011010101011010001000000
000000000000000001000010000101111000010110110000000000
000000000000000000100100001011101010010001110000000000

.logic_tile 15 30
000000000000000000000010110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100010000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000001001011010110110000000000
000000000000001001000000001001101010100010110000000000
000000000000000000000110000011111010011110100000000000
000000000000000000000000000001101010101110000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001101010000100100000000
000000000000000000000000001101011110000010100001000010
010000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000001000010100001001000001100110000000000
000000000000000000000000000000001101110011000000010000
011000000000000000000000000101001110000000000100000000
000000000000000000000000000000010000001000000000000000
010000000000000101000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000011100000000000100000000
000000000000000000000000001111000000000100000000100000
110000000000000000000000000000001110010000000100000000
100000000000000000000000000000011001000000000000000000

.logic_tile 22 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000001000000000000010000000000000
010000000000000000000000001101000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000000100000000
000000000000000000000000000000101111000000010000100000
000000000000000000000000001011000000001100110000000000
000000000000000000000000000111000000110011000000000000
110000000000000001100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000010000000000000
000011010000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000011010000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000001110000111110
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001011000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$36366$n205_$glb_sr
.sym 6 $abc$36366$n3008_$glb_ce
.sym 7 $abc$36366$n208_$glb_sr
.sym 8 $abc$36366$n3006_$glb_ce
.sym 9 clk12_$glb_clk
.sym 10 $abc$36366$n3083_$glb_ce
.sym 11 sys_rst_$glb_sr
.sym 12 $abc$36366$n3020_$glb_ce
.sym 13 spram_datain11[11]
.sym 14 spram_datain11[8]
.sym 17 spram_datain01[0]
.sym 19 spram_datain11[7]
.sym 20 spram_datain11[10]
.sym 22 spram_datain11[9]
.sym 23 spram_datain11[12]
.sym 24 spram_datain11[13]
.sym 26 spram_datain11[3]
.sym 27 spram_datain11[6]
.sym 28 spram_datain11[1]
.sym 29 spram_datain01[4]
.sym 30 spram_datain01[3]
.sym 32 spram_datain11[2]
.sym 33 spram_datain01[2]
.sym 34 spram_datain01[1]
.sym 36 spram_datain01[5]
.sym 37 spram_datain01[7]
.sym 38 spram_datain11[15]
.sym 39 spram_datain11[0]
.sym 40 spram_datain01[6]
.sym 41 spram_datain11[4]
.sym 42 spram_datain11[5]
.sym 43 spram_datain11[14]
.sym 45 spram_datain01[0]
.sym 46 spram_datain11[8]
.sym 47 spram_datain11[0]
.sym 48 spram_datain01[1]
.sym 49 spram_datain11[9]
.sym 50 spram_datain11[1]
.sym 51 spram_datain01[2]
.sym 52 spram_datain11[10]
.sym 53 spram_datain11[2]
.sym 54 spram_datain01[3]
.sym 55 spram_datain11[11]
.sym 56 spram_datain11[3]
.sym 57 spram_datain01[4]
.sym 58 spram_datain11[12]
.sym 59 spram_datain11[4]
.sym 60 spram_datain01[5]
.sym 61 spram_datain11[13]
.sym 62 spram_datain11[5]
.sym 63 spram_datain01[6]
.sym 64 spram_datain11[14]
.sym 65 spram_datain11[6]
.sym 66 spram_datain01[7]
.sym 67 spram_datain11[15]
.sym 68 spram_datain11[7]
.sym 101 $abc$36366$n2926
.sym 102 $abc$36366$n2974
.sym 103 $abc$36366$n2957
.sym 104 $abc$36366$n2963
.sym 105 $abc$36366$n2979
.sym 106 $abc$36366$n2953_1
.sym 107 $abc$36366$n2983
.sym 108 $abc$36366$n2940_1
.sym 116 spram_datain11[5]
.sym 117 $abc$36366$n2898_1
.sym 118 spram_datain11[0]
.sym 119 spram_datain11[2]
.sym 120 spram_datain01[2]
.sym 121 $abc$36366$n2902
.sym 122 spram_datain01[0]
.sym 123 spram_datain01[5]
.sym 131 spram_dataout11[0]
.sym 132 spram_dataout11[1]
.sym 133 spram_dataout11[2]
.sym 134 spram_dataout11[3]
.sym 135 spram_dataout11[4]
.sym 136 spram_dataout11[5]
.sym 137 spram_dataout11[6]
.sym 138 spram_dataout11[7]
.sym 162 spram_datain11[1]
.sym 203 spram_dataout11[0]
.sym 204 spram_datain11[9]
.sym 205 spram_dataout11[5]
.sym 206 spram_maskwren01[0]
.sym 209 spram_datain11[7]
.sym 210 spram_datain11[10]
.sym 211 spram_datain11[11]
.sym 215 spram_dataout11[1]
.sym 217 spram_datain11[3]
.sym 221 spram_datain01[3]
.sym 224 spram_dataout11[6]
.sym 226 spram_datain11[13]
.sym 229 spram_datain01[7]
.sym 232 spram_datain01[6]
.sym 234 spram_datain01[1]
.sym 235 spram_datain11[14]
.sym 237 spram_dataout11[2]
.sym 239 spram_datain11[15]
.sym 244 spram_dataout11[7]
.sym 247 spram_dataout11[3]
.sym 248 spram_datain01[15]
.sym 249 spram_dataout11[4]
.sym 250 spram_datain11[8]
.sym 254 spram_dataout01[5]
.sym 259 slave_sel_r[2]
.sym 264 $abc$36366$n2957
.sym 267 spram_dataout01[15]
.sym 268 array_muxed1[18]
.sym 269 spram_dataout01[0]
.sym 270 spram_datain11[12]
.sym 271 spram_dataout01[1]
.sym 272 array_muxed0[10]
.sym 273 spram_dataout01[2]
.sym 275 spram_datain11[6]
.sym 276 spram_dataout01[3]
.sym 277 spram_datain01[4]
.sym 278 spram_dataout01[4]
.sym 279 spram_dataout11[11]
.sym 280 spram_datain11[2]
.sym 281 array_muxed0[9]
.sym 282 spram_dataout01[6]
.sym 283 array_muxed0[14]
.sym 284 spram_dataout01[7]
.sym 286 array_muxed0[11]
.sym 287 array_muxed0[1]
.sym 288 spram_dataout11[15]
.sym 289 array_muxed0[11]
.sym 290 spram_datain11[4]
.sym 291 spram_datain11[5]
.sym 292 array_muxed0[1]
.sym 293 array_muxed0[14]
.sym 303 spram_datain01[0]
.sym 317 array_muxed0[4]
.sym 324 array_muxed0[6]
.sym 328 array_muxed0[12]
.sym 331 array_muxed0[8]
.sym 332 spram_wren0
.sym 335 spram_dataout01[10]
.sym 337 spram_maskwren01[2]
.sym 338 array_muxed0[5]
.sym 347 spram_datain01[15]
.sym 357 spram_maskwren01[0]
.sym 358 array_muxed0[7]
.sym 359 clk12_$glb_clk
.sym 364 array_muxed0[0]
.sym 365 array_muxed0[9]
.sym 367 array_muxed0[2]
.sym 368 array_muxed0[1]
.sym 369 array_muxed0[11]
.sym 370 array_muxed0[12]
.sym 371 spram_datain01[10]
.sym 372 array_muxed0[0]
.sym 374 array_muxed0[6]
.sym 375 array_muxed0[5]
.sym 376 array_muxed0[4]
.sym 377 array_muxed0[3]
.sym 378 spram_datain01[8]
.sym 379 spram_datain01[13]
.sym 381 spram_datain01[14]
.sym 382 spram_datain01[9]
.sym 383 array_muxed0[1]
.sym 384 spram_datain01[15]
.sym 386 spram_datain01[11]
.sym 387 spram_datain01[12]
.sym 389 array_muxed0[10]
.sym 390 array_muxed0[13]
.sym 391 array_muxed0[8]
.sym 395 array_muxed0[7]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain01[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain01[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain01[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain01[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain01[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain01[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain01[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain01[15]
.sym 452 spram_datain11[12]
.sym 453 spram_datain11[4]
.sym 454 spram_datain11[6]
.sym 455 spram_datain01[4]
.sym 456 spram_datain01[12]
.sym 457 spram_datain01[6]
.sym 458 $abc$36366$n2915
.sym 466 spram_dataout11[8]
.sym 467 spram_dataout11[9]
.sym 468 spram_dataout11[10]
.sym 469 spram_dataout11[11]
.sym 470 spram_dataout11[12]
.sym 471 spram_dataout11[13]
.sym 472 spram_dataout11[14]
.sym 473 spram_dataout11[15]
.sym 481 array_muxed0[3]
.sym 493 array_muxed0[5]
.sym 514 spram_dataout11[8]
.sym 515 spram_datain01[0]
.sym 517 array_muxed0[2]
.sym 518 spram_dataout11[14]
.sym 520 spram_datain01[8]
.sym 521 spram_datain01[10]
.sym 526 spram_dataout11[9]
.sym 527 array_muxed0[14]
.sym 530 spram_datain01[13]
.sym 531 spram_dataout11[12]
.sym 533 spram_dataout11[13]
.sym 538 spram_datain01[11]
.sym 541 spram_datain01[14]
.sym 548 spram_dataout11[10]
.sym 551 spram_datain01[9]
.sym 557 array_muxed1[21]
.sym 559 array_muxed1[16]
.sym 560 array_muxed0[0]
.sym 561 array_muxed1[19]
.sym 562 array_muxed0[13]
.sym 563 spram_dataout01[14]
.sym 564 spram_dataout01[5]
.sym 565 spram_datain01[12]
.sym 566 $PACKER_VCC_NET
.sym 567 $PACKER_VCC_NET
.sym 568 array_muxed0[13]
.sym 569 spram_dataout01[9]
.sym 570 spram_maskwren11[0]
.sym 573 spram_dataout01[11]
.sym 574 $PACKER_GND_NET
.sym 581 $PACKER_GND_NET
.sym 593 spram_maskwren11[0]
.sym 594 array_muxed0[12]
.sym 595 array_muxed0[5]
.sym 596 $PACKER_VCC_NET
.sym 597 spram_maskwren01[0]
.sym 598 spram_wren0
.sym 599 array_muxed0[2]
.sym 600 array_muxed0[13]
.sym 601 array_muxed0[6]
.sym 602 spram_maskwren01[2]
.sym 603 array_muxed0[4]
.sym 604 $PACKER_VCC_NET
.sym 605 array_muxed0[8]
.sym 606 spram_wren0
.sym 607 array_muxed0[3]
.sym 608 spram_maskwren11[0]
.sym 609 array_muxed0[7]
.sym 610 spram_maskwren01[0]
.sym 611 array_muxed0[9]
.sym 612 array_muxed0[10]
.sym 616 spram_maskwren11[2]
.sym 617 spram_maskwren11[2]
.sym 618 array_muxed0[11]
.sym 621 spram_maskwren01[2]
.sym 623 spram_maskwren11[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren11[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren11[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren11[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren01[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren01[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren01[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren01[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 693 spram_dataout01[0]
.sym 694 spram_dataout01[1]
.sym 695 spram_dataout01[2]
.sym 696 spram_dataout01[3]
.sym 697 spram_dataout01[4]
.sym 698 spram_dataout01[5]
.sym 699 spram_dataout01[6]
.sym 700 spram_dataout01[7]
.sym 712 array_muxed0[2]
.sym 728 array_muxed0[7]
.sym 742 array_muxed0[4]
.sym 743 array_muxed0[6]
.sym 744 array_muxed0[12]
.sym 747 slave_sel_r[2]
.sym 756 spram_maskwren01[0]
.sym 758 array_muxed0[3]
.sym 760 spram_maskwren11[2]
.sym 764 $abc$36366$n2915
.sym 768 spram_maskwren11[2]
.sym 775 array_muxed0[4]
.sym 781 array_muxed0[10]
.sym 786 array_muxed0[6]
.sym 787 array_muxed0[2]
.sym 793 $abc$36366$n2957
.sym 795 spram_dataout01[15]
.sym 797 spram_dataout01[8]
.sym 799 spram_maskwren01[2]
.sym 812 array_muxed0[6]
.sym 835 $PACKER_GND_NET
.sym 840 $PACKER_GND_NET
.sym 842 $PACKER_VCC_NET
.sym 843 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout01[8]
.sym 921 spram_dataout01[9]
.sym 922 spram_dataout01[10]
.sym 923 spram_dataout01[11]
.sym 924 spram_dataout01[12]
.sym 925 spram_dataout01[13]
.sym 926 spram_dataout01[14]
.sym 927 spram_dataout01[15]
.sym 985 spram_dataout01[12]
.sym 987 spram_dataout01[13]
.sym 1015 array_muxed0[5]
.sym 1034 array_muxed0[8]
.sym 1178 basesoc_uart_phy_storage[15]
.sym 1190 $abc$36366$n2717
.sym 1208 array_muxed0[13]
.sym 1237 array_muxed0[9]
.sym 1336 basesoc_uart_phy_storage[0]
.sym 1343 $abc$36366$n4909_1
.sym 1385 $PACKER_GND_NET
.sym 1544 $abc$36366$n4915_1
.sym 1545 basesoc_uart_phy_storage[2]
.sym 1546 $abc$36366$n122
.sym 1549 basesoc_uart_phy_storage[18]
.sym 1550 $abc$36366$n3980
.sym 1551 $abc$36366$n124
.sym 1619 adr[1]
.sym 1635 array_muxed0[6]
.sym 1640 basesoc_uart_phy_storage[19]
.sym 1641 $abc$36366$n112
.sym 1643 basesoc_uart_phy_storage[18]
.sym 1754 basesoc_uart_phy_storage[16]
.sym 1759 basesoc_uart_phy_storage[19]
.sym 1801 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 1804 adr[1]
.sym 1808 basesoc_uart_phy_storage[18]
.sym 1811 $abc$36366$n5
.sym 1813 array_muxed0[8]
.sym 1816 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 1817 basesoc_uart_phy_storage[2]
.sym 1825 $abc$36366$n2715
.sym 1965 $abc$36366$n112
.sym 1966 $abc$36366$n110
.sym 1972 $abc$36366$n114
.sym 2029 basesoc_uart_phy_storage[19]
.sym 2034 $abc$36366$n2719
.sym 2051 basesoc_uart_phy_storage[31]
.sym 2077 basesoc_dat_w[3]
.sym 2217 $abc$36366$n3236
.sym 2218 adr[0]
.sym 2221 $abc$36366$n5
.sym 2248 $abc$36366$n11
.sym 2249 $abc$36366$n114
.sym 2626 basesoc_ctrl_reset_reset_r
.sym 2690 $abc$36366$n2816
.sym 3098 $abc$36366$n2816
.sym 3132 basesoc_uart_tx_fifo_level0[4]
.sym 3260 array_muxed0[7]
.sym 3280 sys_rst
.sym 3301 $abc$36366$n2980
.sym 3664 $abc$36366$n6609
.sym 3666 $abc$36366$n6608
.sym 3668 basesoc_uart_rx_fifo_level0[0]
.sym 3725 $abc$36366$n2851
.sym 3922 $abc$36366$n2850
.sym 3966 $abc$36366$n2850
.sym 3972 basesoc_uart_rx_fifo_wrport_we
.sym 4111 $abc$36366$n4529
.sym 4117 $PACKER_VCC_NET
.sym 4349 $abc$36366$n3696_1
.sym 4354 picorv32.latched_rd[4]
.sym 4356 picorv32.instr_maskirq
.sym 4360 picorv32.cpuregs_rs1[3]
.sym 4416 $abc$36366$n3082
.sym 4645 picorv32.irq_pending[10]
.sym 4872 $abc$36366$n4751_1
.sym 4874 $abc$36366$n3050
.sym 5019 user_btn2
.sym 5082 $abc$36366$n4846
.sym 5246 picorv32.irq_pending[18]
.sym 5679 $abc$36366$n3070
.sym 6673 spram_datain01[7]
.sym 6674 spram_datain11[14]
.sym 6675 spram_datain01[14]
.sym 6676 spram_datain11[7]
.sym 6677 spram_datain11[11]
.sym 6678 $abc$36366$n2906_1
.sym 6679 spram_datain01[11]
.sym 6680 $abc$36366$n2919_1
.sym 6695 array_muxed1[22]
.sym 6696 array_muxed1[28]
.sym 6715 slave_sel_r[2]
.sym 6716 spram_dataout11[2]
.sym 6718 spram_dataout11[3]
.sym 6720 spram_dataout11[4]
.sym 6722 spram_dataout11[5]
.sym 6723 slave_sel_r[2]
.sym 6725 spram_dataout11[7]
.sym 6726 spram_dataout01[5]
.sym 6727 spram_dataout11[6]
.sym 6728 spram_dataout11[0]
.sym 6730 spram_dataout11[1]
.sym 6732 spram_dataout01[0]
.sym 6734 spram_dataout01[1]
.sym 6736 spram_dataout01[6]
.sym 6737 array_muxed0[14]
.sym 6738 spram_dataout01[3]
.sym 6740 spram_dataout01[4]
.sym 6744 spram_dataout01[2]
.sym 6746 spram_dataout01[7]
.sym 6748 array_muxed0[14]
.sym 6749 spram_dataout01[1]
.sym 6750 spram_dataout11[1]
.sym 6751 slave_sel_r[2]
.sym 6754 spram_dataout11[5]
.sym 6755 spram_dataout01[5]
.sym 6756 slave_sel_r[2]
.sym 6757 array_muxed0[14]
.sym 6760 slave_sel_r[2]
.sym 6761 spram_dataout11[3]
.sym 6762 array_muxed0[14]
.sym 6763 spram_dataout01[3]
.sym 6766 slave_sel_r[2]
.sym 6767 array_muxed0[14]
.sym 6768 spram_dataout11[4]
.sym 6769 spram_dataout01[4]
.sym 6772 spram_dataout01[7]
.sym 6773 spram_dataout11[7]
.sym 6774 array_muxed0[14]
.sym 6775 slave_sel_r[2]
.sym 6778 spram_dataout01[0]
.sym 6779 array_muxed0[14]
.sym 6780 slave_sel_r[2]
.sym 6781 spram_dataout11[0]
.sym 6784 slave_sel_r[2]
.sym 6785 spram_dataout11[6]
.sym 6786 array_muxed0[14]
.sym 6787 spram_dataout01[6]
.sym 6790 spram_dataout11[2]
.sym 6791 array_muxed0[14]
.sym 6792 slave_sel_r[2]
.sym 6793 spram_dataout01[2]
.sym 6825 $abc$36366$n2923
.sym 6827 spram_maskwren11[2]
.sym 6828 spram_maskwren01[2]
.sym 6830 spram_datain01[3]
.sym 6831 spram_datain11[3]
.sym 6832 $abc$36366$n2968
.sym 6837 $abc$36366$n2926
.sym 6838 array_muxed1[23]
.sym 6841 spram_dataout11[7]
.sym 6842 spram_maskwren11[0]
.sym 6843 spram_datain01[1]
.sym 6844 spram_dataout01[14]
.sym 6846 spram_datain11[14]
.sym 6847 spram_datain11[15]
.sym 6853 spram_datain01[11]
.sym 6854 spram_dataout11[12]
.sym 6855 array_muxed1[30]
.sym 6860 spram_maskwren01[2]
.sym 6862 spram_datain01[14]
.sym 6863 spram_dataout11[13]
.sym 6867 $abc$36366$n2979
.sym 6868 $abc$36366$n2906_1
.sym 6871 $abc$36366$n2983
.sym 6874 spram_dataout01[10]
.sym 6876 spram_maskwren11[2]
.sym 6878 $abc$36366$n2974
.sym 6880 spram_dataout01[12]
.sym 6882 $abc$36366$n2963
.sym 6883 spram_dataout11[6]
.sym 6887 $abc$36366$n2953_1
.sym 6889 spram_dataout01[13]
.sym 6891 $abc$36366$n2940_1
.sym 6902 slave_sel_r[2]
.sym 6904 array_muxed1[16]
.sym 6909 spram_dataout11[9]
.sym 6910 array_muxed1[21]
.sym 6912 spram_dataout01[15]
.sym 6915 array_muxed1[18]
.sym 6919 array_muxed0[14]
.sym 6928 array_muxed0[14]
.sym 6929 spram_dataout01[9]
.sym 6933 spram_dataout11[15]
.sym 6936 array_muxed0[14]
.sym 6938 array_muxed1[21]
.sym 6941 array_muxed0[14]
.sym 6942 slave_sel_r[2]
.sym 6943 spram_dataout11[9]
.sym 6944 spram_dataout01[9]
.sym 6948 array_muxed0[14]
.sym 6949 array_muxed1[16]
.sym 6953 array_muxed0[14]
.sym 6954 array_muxed1[18]
.sym 6961 array_muxed1[18]
.sym 6962 array_muxed0[14]
.sym 6965 array_muxed0[14]
.sym 6966 slave_sel_r[2]
.sym 6967 spram_dataout01[15]
.sym 6968 spram_dataout11[15]
.sym 6971 array_muxed1[16]
.sym 6972 array_muxed0[14]
.sym 6977 array_muxed0[14]
.sym 6979 array_muxed1[21]
.sym 7020 slave_sel_r[2]
.sym 7022 $abc$36366$n2902
.sym 7023 spram_maskwren01[2]
.sym 7024 $abc$36366$n2898_1
.sym 7025 $abc$36366$n2968
.sym 7027 $abc$36366$n2923
.sym 7028 slave_sel_r[2]
.sym 7029 spram_datain01[9]
.sym 7031 spram_dataout01[8]
.sym 7036 spram_datain01[6]
.sym 7038 spram_datain01[3]
.sym 7059 spram_dataout11[11]
.sym 7060 array_muxed1[20]
.sym 7064 array_muxed0[14]
.sym 7066 array_muxed1[22]
.sym 7067 spram_dataout01[11]
.sym 7068 slave_sel_r[2]
.sym 7075 array_muxed1[28]
.sym 7088 array_muxed1[28]
.sym 7091 array_muxed0[14]
.sym 7094 array_muxed1[20]
.sym 7096 array_muxed0[14]
.sym 7100 array_muxed1[22]
.sym 7101 array_muxed0[14]
.sym 7106 array_muxed0[14]
.sym 7108 array_muxed1[20]
.sym 7112 array_muxed1[28]
.sym 7113 array_muxed0[14]
.sym 7120 array_muxed0[14]
.sym 7121 array_muxed1[22]
.sym 7124 spram_dataout11[11]
.sym 7125 array_muxed0[14]
.sym 7126 slave_sel_r[2]
.sym 7127 spram_dataout01[11]
.sym 7167 array_muxed0[10]
.sym 7172 array_muxed1[20]
.sym 7173 array_muxed0[10]
.sym 7176 array_muxed1[18]
.sym 7188 adr[0]
.sym 7306 basesoc_uart_phy_storage[15]
.sym 7314 array_muxed0[11]
.sym 7316 array_muxed0[14]
.sym 7317 array_muxed0[1]
.sym 7322 array_muxed0[11]
.sym 7327 basesoc_uart_phy_storage[23]
.sym 7335 sys_rst
.sym 7449 $abc$36366$n118
.sym 7452 $abc$36366$n3
.sym 7453 $abc$36366$n116
.sym 7461 $PACKER_VCC_NET
.sym 7462 array_muxed0[13]
.sym 7467 $PACKER_VCC_NET
.sym 7477 adr[0]
.sym 7478 basesoc_uart_phy_storage[0]
.sym 7480 $abc$36366$n2715
.sym 7482 $abc$36366$n3236
.sym 7483 adr[0]
.sym 7484 basesoc_uart_phy_storage[24]
.sym 7596 interface5_bank_bus_dat_r[7]
.sym 7597 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 7598 $abc$36366$n3883
.sym 7599 $abc$36366$n4910
.sym 7600 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 7601 $abc$36366$n4930_1
.sym 7602 interface5_bank_bus_dat_r[0]
.sym 7603 basesoc_uart_phy_storage[8]
.sym 7615 $abc$36366$n2957
.sym 7616 $abc$36366$n2717
.sym 7622 $abc$36366$n3
.sym 7623 $abc$36366$n4931
.sym 7639 $abc$36366$n122
.sym 7645 basesoc_uart_phy_storage[0]
.sym 7651 basesoc_ctrl_reset_reset_r
.sym 7657 adr[1]
.sym 7661 adr[0]
.sym 7664 $abc$36366$n2715
.sym 7671 basesoc_ctrl_reset_reset_r
.sym 7712 basesoc_uart_phy_storage[0]
.sym 7713 adr[1]
.sym 7714 adr[0]
.sym 7715 $abc$36366$n122
.sym 7716 $abc$36366$n2715
.sym 7717 clk12_$glb_clk
.sym 7718 sys_rst_$glb_sr
.sym 7743 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 7744 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 7745 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 7746 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 7747 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 7748 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 7749 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 7750 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 7755 basesoc_uart_phy_storage[0]
.sym 7756 interface5_bank_bus_dat_r[0]
.sym 7763 basesoc_ctrl_reset_reset_r
.sym 7764 basesoc_uart_phy_storage[6]
.sym 7768 basesoc_uart_phy_storage[7]
.sym 7772 adr[0]
.sym 7773 $abc$36366$n13
.sym 7774 basesoc_uart_phy_storage[16]
.sym 7790 adr[1]
.sym 7792 basesoc_uart_phy_storage[0]
.sym 7795 $abc$36366$n2719
.sym 7797 adr[0]
.sym 7805 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 7806 $abc$36366$n3
.sym 7807 $abc$36366$n124
.sym 7808 $abc$36366$n112
.sym 7815 $abc$36366$n5
.sym 7817 adr[1]
.sym 7818 $abc$36366$n124
.sym 7819 adr[0]
.sym 7820 $abc$36366$n112
.sym 7825 $abc$36366$n112
.sym 7829 $abc$36366$n3
.sym 7847 $abc$36366$n124
.sym 7854 basesoc_uart_phy_storage[0]
.sym 7856 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 7862 $abc$36366$n5
.sym 7863 $abc$36366$n2719
.sym 7864 clk12_$glb_clk
.sym 7890 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 7891 $abc$36366$n4931
.sym 7892 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 7893 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 7894 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 7895 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 7896 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 7897 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 7902 $abc$36366$n4915_1
.sym 7905 $abc$36366$n2719
.sym 7906 basesoc_uart_phy_storage[2]
.sym 7907 $abc$36366$n3986
.sym 7909 array_muxed0[9]
.sym 7910 basesoc_dat_w[3]
.sym 7918 sys_rst
.sym 7919 basesoc_uart_phy_storage[23]
.sym 7922 adr[1]
.sym 7941 $abc$36366$n122
.sym 7958 $abc$36366$n2719
.sym 7960 basesoc_dat_w[3]
.sym 7972 $abc$36366$n122
.sym 8000 basesoc_dat_w[3]
.sym 8010 $abc$36366$n2719
.sym 8011 clk12_$glb_clk
.sym 8012 sys_rst_$glb_sr
.sym 8037 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 8038 $abc$36366$n4913
.sym 8039 basesoc_uart_phy_storage[1]
.sym 8040 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 8041 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 8042 $abc$36366$n4912_1
.sym 8043 interface5_bank_bus_dat_r[1]
.sym 8044 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 8051 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 8053 basesoc_uart_phy_storage[16]
.sym 8054 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 8058 $abc$36366$n4006
.sym 8060 $abc$36366$n4008
.sym 8064 basesoc_uart_phy_storage[24]
.sym 8067 $abc$36366$n114
.sym 8068 basesoc_dat_w[7]
.sym 8069 $abc$36366$n2715
.sym 8070 basesoc_uart_phy_storage[17]
.sym 8078 $abc$36366$n5
.sym 8080 $abc$36366$n2715
.sym 8093 $abc$36366$n13
.sym 8101 $abc$36366$n11
.sym 8111 $abc$36366$n5
.sym 8120 $abc$36366$n13
.sym 8155 $abc$36366$n11
.sym 8157 $abc$36366$n2715
.sym 8158 clk12_$glb_clk
.sym 8186 basesoc_uart_phy_storage[23]
.sym 8190 basesoc_uart_phy_storage[25]
.sym 8197 basesoc_uart_phy_storage[19]
.sym 8199 basesoc_uart_phy_storage[9]
.sym 8200 basesoc_uart_phy_storage[18]
.sym 8201 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 8204 $abc$36366$n3946
.sym 8207 basesoc_uart_phy_storage[1]
.sym 8208 $PACKER_VCC_NET
.sym 8209 $abc$36366$n132
.sym 8217 basesoc_uart_tx_fifo_wrport_we
.sym 8218 $abc$36366$n2719
.sym 8333 basesoc_uart_tx_fifo_level0[0]
.sym 8334 $abc$36366$n6621
.sym 8337 $abc$36366$n6620
.sym 8338 $abc$36366$n2816
.sym 8340 array_muxed1[22]
.sym 8344 basesoc_uart_phy_storage[25]
.sym 8480 $abc$36366$n6624
.sym 8481 $abc$36366$n6627
.sym 8482 $abc$36366$n6630
.sym 8483 $abc$36366$n2817
.sym 8484 basesoc_uart_tx_fifo_level0[1]
.sym 8485 $abc$36366$n3260
.sym 8487 array_muxed1[28]
.sym 8495 $abc$36366$n2816
.sym 8498 $abc$36366$n2816
.sym 8502 basesoc_uart_tx_fifo_level0[0]
.sym 8505 sys_rst
.sym 8627 $abc$36366$n6623
.sym 8628 $abc$36366$n6626
.sym 8629 $abc$36366$n6629
.sym 8630 basesoc_uart_tx_fifo_level0[2]
.sym 8631 basesoc_uart_tx_fifo_level0[3]
.sym 8632 basesoc_uart_tx_fifo_level0[4]
.sym 8640 $abc$36366$n3245
.sym 8642 $abc$36366$n3260
.sym 8643 basesoc_uart_tx_fifo_do_read
.sym 8659 $PACKER_VCC_NET
.sym 8772 $abc$36366$n2782
.sym 8773 sys_rst
.sym 8774 reset_delay[7]
.sym 8775 $abc$36366$n190
.sym 8776 reset_delay[5]
.sym 8777 $abc$36366$n188
.sym 8778 reset_delay[4]
.sym 8779 $abc$36366$n194
.sym 8788 por_rst
.sym 8805 basesoc_uart_tx_fifo_wrport_we
.sym 8807 sys_rst
.sym 8920 reset_delay[10]
.sym 8921 $abc$36366$n2781
.sym 8922 $abc$36366$n198
.sym 8923 $abc$36366$n202
.sym 8926 reset_delay[8]
.sym 8940 sys_rst
.sym 8942 $abc$36366$n192
.sym 9068 $abc$36366$n6612
.sym 9069 $abc$36366$n6615
.sym 9070 $abc$36366$n6618
.sym 9071 $abc$36366$n3279
.sym 9072 $abc$36366$n2851
.sym 9073 basesoc_uart_rx_fifo_level0[1]
.sym 9089 $abc$36366$n2981
.sym 9215 $abc$36366$n6611
.sym 9216 $abc$36366$n6614
.sym 9217 $abc$36366$n6617
.sym 9218 basesoc_uart_rx_fifo_level0[3]
.sym 9219 basesoc_uart_rx_fifo_level0[4]
.sym 9220 basesoc_uart_rx_fifo_level0[2]
.sym 9228 $PACKER_GND_NET
.sym 9229 basesoc_uart_rx_fifo_wrport_we
.sym 9245 $PACKER_VCC_NET
.sym 9254 $abc$36366$n6609
.sym 9256 $abc$36366$n2850
.sym 9264 $abc$36366$n6608
.sym 9274 $PACKER_VCC_NET
.sym 9282 basesoc_uart_rx_fifo_level0[0]
.sym 9285 basesoc_uart_rx_fifo_wrport_we
.sym 9289 $PACKER_VCC_NET
.sym 9290 basesoc_uart_rx_fifo_level0[0]
.sym 9300 basesoc_uart_rx_fifo_level0[0]
.sym 9301 $PACKER_VCC_NET
.sym 9311 basesoc_uart_rx_fifo_wrport_we
.sym 9313 $abc$36366$n6609
.sym 9314 $abc$36366$n6608
.sym 9333 $abc$36366$n2850
.sym 9334 clk12_$glb_clk
.sym 9335 sys_rst_$glb_sr
.sym 9362 $abc$36366$n5057
.sym 9363 $abc$36366$n5059
.sym 9364 $abc$36366$n5061
.sym 9365 $abc$36366$n3009_1
.sym 9366 picorv32.reg_sh[3]
.sym 9367 picorv32.reg_sh[2]
.sym 9368 picorv32.mem_rdata_latched[18]
.sym 9384 $PACKER_VCC_NET
.sym 9386 $abc$36366$n2777
.sym 9391 basesoc_uart_phy_rx_reg[7]
.sym 9507 picorv32.reg_sh[1]
.sym 9512 $abc$36366$n3008_1
.sym 9514 $abc$36366$n3082
.sym 9521 $abc$36366$n3824_1
.sym 9526 picorv32.cpuregs_wrdata[10]
.sym 9529 $abc$36366$n3822_1
.sym 9542 basesoc_uart_phy_rx_reg[7]
.sym 9663 $abc$36366$n3008_1
.sym 9666 $abc$36366$n4703
.sym 9671 $abc$36366$n3082
.sym 9675 $abc$36366$n3082
.sym 9684 $abc$36366$n3008_1
.sym 9809 $abc$36366$n4798
.sym 9810 $abc$36366$n4509
.sym 9819 picorv32.irq_pending[11]
.sym 9820 picorv32.cpuregs_rs1[2]
.sym 9950 picorv32.irq_mask[18]
.sym 9951 picorv32.irq_mask[23]
.sym 9956 $abc$36366$n4841
.sym 9957 $abc$36366$n4812
.sym 9965 $abc$36366$n3070
.sym 9979 $abc$36366$n2777
.sym 9980 basesoc_uart_phy_rx_reg[7]
.sym 10097 basesoc_uart_phy_rx_reg[6]
.sym 10100 basesoc_uart_phy_rx_reg[5]
.sym 10114 user_btn2
.sym 10119 basesoc_uart_phy_rx_reg[7]
.sym 10123 basesoc_uart_phy_source_payload_data[5]
.sym 10126 $abc$36366$n3070
.sym 10242 basesoc_uart_phy_source_payload_data[5]
.sym 10244 basesoc_uart_phy_source_payload_data[3]
.sym 10247 basesoc_uart_phy_source_payload_data[6]
.sym 10248 basesoc_uart_phy_source_payload_data[0]
.sym 10249 basesoc_uart_phy_source_payload_data[7]
.sym 10250 $abc$36366$n3928_1
.sym 10254 $abc$36366$n4817
.sym 10262 $abc$36366$n3053
.sym 10390 basesoc_uart_phy_rx_reg[3]
.sym 10391 basesoc_uart_phy_rx_reg[4]
.sym 10394 basesoc_uart_phy_rx_reg[2]
.sym 10395 basesoc_uart_phy_rx_reg[0]
.sym 10396 basesoc_uart_phy_rx_reg[1]
.sym 10397 $abc$36366$n4870
.sym 10403 $abc$36366$n3070
.sym 11229 spram_datain11[15]
.sym 11230 spram_datain11[10]
.sym 11231 spram_datain01[10]
.sym 11232 spram_datain11[13]
.sym 11233 $abc$36366$n2910
.sym 11234 spram_datain01[15]
.sym 11235 spram_datain11[8]
.sym 11236 spram_datain01[8]
.sym 11245 basesoc_uart_phy_storage[15]
.sym 11248 array_muxed1[27]
.sym 11271 slave_sel_r[2]
.sym 11275 array_muxed1[23]
.sym 11276 spram_dataout11[12]
.sym 11277 array_muxed1[30]
.sym 11284 spram_dataout11[13]
.sym 11292 spram_dataout01[13]
.sym 11298 array_muxed1[27]
.sym 11300 spram_dataout01[12]
.sym 11301 array_muxed0[14]
.sym 11304 array_muxed1[23]
.sym 11305 array_muxed0[14]
.sym 11310 array_muxed0[14]
.sym 11313 array_muxed1[30]
.sym 11316 array_muxed1[30]
.sym 11317 array_muxed0[14]
.sym 11322 array_muxed0[14]
.sym 11323 array_muxed1[23]
.sym 11329 array_muxed0[14]
.sym 11330 array_muxed1[27]
.sym 11334 array_muxed0[14]
.sym 11335 slave_sel_r[2]
.sym 11336 spram_dataout01[13]
.sym 11337 spram_dataout11[13]
.sym 11340 array_muxed1[27]
.sym 11341 array_muxed0[14]
.sym 11346 array_muxed0[14]
.sym 11347 slave_sel_r[2]
.sym 11348 spram_dataout11[12]
.sym 11349 spram_dataout01[12]
.sym 11369 spram_datain01[7]
.sym 11370 basesoc_timer0_reload_storage[1]
.sym 11379 array_muxed1[25]
.sym 11387 spram_datain01[8]
.sym 11388 array_muxed1[29]
.sym 11391 spram_dataout11[14]
.sym 11392 array_muxed0[14]
.sym 11393 spram_datain11[10]
.sym 11394 spram_datain01[10]
.sym 11396 array_muxed0[14]
.sym 11398 slave_sel_r[2]
.sym 11406 $abc$36366$n2919_1
.sym 11419 spram_wren0
.sym 11436 spram_dataout01[10]
.sym 11437 slave_sel_r[2]
.sym 11438 spram_dataout01[8]
.sym 11448 array_muxed0[14]
.sym 11450 spram_dataout11[8]
.sym 11451 array_muxed1[19]
.sym 11454 spram_dataout11[10]
.sym 11461 array_muxed2[3]
.sym 11467 spram_dataout01[10]
.sym 11468 slave_sel_r[2]
.sym 11469 spram_dataout11[10]
.sym 11470 array_muxed0[14]
.sym 11479 array_muxed2[3]
.sym 11480 array_muxed0[14]
.sym 11485 array_muxed0[14]
.sym 11486 array_muxed2[3]
.sym 11497 array_muxed0[14]
.sym 11499 array_muxed1[19]
.sym 11504 array_muxed1[19]
.sym 11506 array_muxed0[14]
.sym 11509 slave_sel_r[2]
.sym 11510 spram_dataout11[8]
.sym 11511 array_muxed0[14]
.sym 11512 spram_dataout01[8]
.sym 11530 array_muxed1[30]
.sym 11531 basesoc_timer0_load_storage[8]
.sym 11538 adr[0]
.sym 11539 basesoc_dat_w[4]
.sym 11543 $abc$36366$n9
.sym 11547 array_muxed2[3]
.sym 11548 basesoc_dat_w[7]
.sym 11549 spram_datain11[3]
.sym 11642 $abc$36366$n120
.sym 11653 basesoc_timer0_load_storage[28]
.sym 11654 $abc$36366$n2983
.sym 11658 $abc$36366$n2974
.sym 11660 $abc$36366$n2979
.sym 11661 $abc$36366$n2906_1
.sym 11662 array_muxed0[3]
.sym 11763 $abc$36366$n4925
.sym 11767 basesoc_uart_phy_storage[13]
.sym 11768 $abc$36366$n128
.sym 11771 sys_rst
.sym 11772 sys_rst
.sym 11777 adr[0]
.sym 11778 $abc$36366$n2963
.sym 11780 $abc$36366$n2940_1
.sym 11782 $abc$36366$n2953_1
.sym 11783 $abc$36366$n2717
.sym 11791 $abc$36366$n118
.sym 11793 $abc$36366$n5
.sym 11820 basesoc_dat_w[7]
.sym 11821 $abc$36366$n2717
.sym 11863 basesoc_dat_w[7]
.sym 11882 $abc$36366$n2717
.sym 11883 clk12_$glb_clk
.sym 11884 sys_rst_$glb_sr
.sym 11885 interface5_bank_bus_dat_r[5]
.sym 11886 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 11887 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 11888 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 11889 $abc$36366$n4924_1
.sym 11890 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 11891 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 11892 basesoc_uart_phy_storage[21]
.sym 11893 array_muxed0[13]
.sym 11911 basesoc_uart_phy_storage[2]
.sym 11912 basesoc_uart_phy_rx_busy
.sym 11914 basesoc_uart_phy_storage[15]
.sym 11915 basesoc_uart_phy_storage[13]
.sym 11917 basesoc_ctrl_reset_reset_r
.sym 11928 basesoc_ctrl_reset_reset_r
.sym 11929 $abc$36366$n3
.sym 11931 sys_rst
.sym 11937 $abc$36366$n2717
.sym 11953 $abc$36366$n5
.sym 11959 $abc$36366$n5
.sym 11977 sys_rst
.sym 11980 basesoc_ctrl_reset_reset_r
.sym 11986 $abc$36366$n3
.sym 12005 $abc$36366$n2717
.sym 12006 clk12_$glb_clk
.sym 12009 $abc$36366$n3885
.sym 12010 $abc$36366$n3887
.sym 12011 $abc$36366$n3889
.sym 12012 $abc$36366$n3891
.sym 12013 $abc$36366$n3893
.sym 12014 $abc$36366$n3895
.sym 12015 $abc$36366$n3897
.sym 12017 array_muxed0[0]
.sym 12020 basesoc_uart_phy_storage[7]
.sym 12021 $abc$36366$n13
.sym 12027 interface5_bank_bus_dat_r[5]
.sym 12028 basesoc_dat_w[4]
.sym 12033 basesoc_uart_phy_storage[11]
.sym 12037 basesoc_uart_phy_tx_busy
.sym 12038 basesoc_uart_phy_storage[8]
.sym 12040 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 12042 basesoc_uart_phy_storage[21]
.sym 12049 basesoc_uart_phy_storage[23]
.sym 12051 $abc$36366$n3883
.sym 12052 $abc$36366$n4910
.sym 12053 $abc$36366$n116
.sym 12054 $abc$36366$n4930_1
.sym 12056 basesoc_uart_phy_storage[24]
.sym 12057 basesoc_uart_phy_storage[0]
.sym 12058 adr[1]
.sym 12061 $abc$36366$n116
.sym 12062 $abc$36366$n3236
.sym 12063 adr[0]
.sym 12064 $abc$36366$n4909_1
.sym 12067 $abc$36366$n4931
.sym 12069 $abc$36366$n3891
.sym 12070 basesoc_uart_phy_storage[7]
.sym 12072 basesoc_uart_phy_rx_busy
.sym 12077 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 12082 $abc$36366$n4931
.sym 12083 $abc$36366$n4930_1
.sym 12084 $abc$36366$n3236
.sym 12088 basesoc_uart_phy_rx_busy
.sym 12089 $abc$36366$n3891
.sym 12095 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 12097 basesoc_uart_phy_storage[0]
.sym 12100 basesoc_uart_phy_storage[24]
.sym 12101 $abc$36366$n116
.sym 12102 adr[0]
.sym 12103 adr[1]
.sym 12106 $abc$36366$n3883
.sym 12109 basesoc_uart_phy_rx_busy
.sym 12112 basesoc_uart_phy_storage[7]
.sym 12113 basesoc_uart_phy_storage[23]
.sym 12114 adr[0]
.sym 12115 adr[1]
.sym 12118 $abc$36366$n3236
.sym 12120 $abc$36366$n4909_1
.sym 12121 $abc$36366$n4910
.sym 12124 $abc$36366$n116
.sym 12129 clk12_$glb_clk
.sym 12130 sys_rst_$glb_sr
.sym 12131 $abc$36366$n3899
.sym 12132 $abc$36366$n3901
.sym 12133 $abc$36366$n3903
.sym 12134 $abc$36366$n3905
.sym 12135 $abc$36366$n3907
.sym 12136 $abc$36366$n3909
.sym 12137 $abc$36366$n3911
.sym 12138 $abc$36366$n3913
.sym 12143 interface5_bank_bus_dat_r[7]
.sym 12147 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 12154 adr[1]
.sym 12159 basesoc_uart_phy_storage[1]
.sym 12178 $abc$36366$n3980
.sym 12182 basesoc_uart_phy_rx_busy
.sym 12186 $abc$36366$n3986
.sym 12191 $abc$36366$n3905
.sym 12192 $abc$36366$n3907
.sym 12194 $abc$36366$n3911
.sym 12195 $abc$36366$n3913
.sym 12197 basesoc_uart_phy_tx_busy
.sym 12198 $abc$36366$n3903
.sym 12201 $abc$36366$n3909
.sym 12206 $abc$36366$n3903
.sym 12208 basesoc_uart_phy_rx_busy
.sym 12211 basesoc_uart_phy_rx_busy
.sym 12214 $abc$36366$n3909
.sym 12218 basesoc_uart_phy_rx_busy
.sym 12219 $abc$36366$n3911
.sym 12223 $abc$36366$n3905
.sym 12225 basesoc_uart_phy_rx_busy
.sym 12230 basesoc_uart_phy_rx_busy
.sym 12232 $abc$36366$n3913
.sym 12236 $abc$36366$n3980
.sym 12238 basesoc_uart_phy_tx_busy
.sym 12243 $abc$36366$n3907
.sym 12244 basesoc_uart_phy_rx_busy
.sym 12247 $abc$36366$n3986
.sym 12248 basesoc_uart_phy_tx_busy
.sym 12252 clk12_$glb_clk
.sym 12253 sys_rst_$glb_sr
.sym 12254 $abc$36366$n3915
.sym 12255 $abc$36366$n3917
.sym 12256 $abc$36366$n3919
.sym 12257 $abc$36366$n3921
.sym 12258 $abc$36366$n3923
.sym 12259 $abc$36366$n3925
.sym 12260 $abc$36366$n3927
.sym 12261 $abc$36366$n3929
.sym 12266 $abc$36366$n114
.sym 12267 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 12268 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 12270 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 12271 $abc$36366$n2715
.sym 12272 basesoc_uart_phy_storage[0]
.sym 12274 basesoc_dat_w[7]
.sym 12275 $abc$36366$n3901
.sym 12276 $abc$36366$n3236
.sym 12278 basesoc_uart_phy_storage[26]
.sym 12281 basesoc_uart_phy_storage[27]
.sym 12285 basesoc_uart_phy_rx_busy
.sym 12296 adr[0]
.sym 12297 $abc$36366$n4006
.sym 12299 $abc$36366$n4008
.sym 12307 basesoc_uart_phy_tx_busy
.sym 12311 basesoc_uart_phy_storage[15]
.sym 12312 $abc$36366$n3917
.sym 12314 basesoc_uart_phy_storage[31]
.sym 12316 $abc$36366$n3925
.sym 12318 $abc$36366$n3929
.sym 12319 $abc$36366$n3915
.sym 12320 adr[1]
.sym 12323 basesoc_uart_phy_rx_busy
.sym 12325 $abc$36366$n3927
.sym 12329 basesoc_uart_phy_rx_busy
.sym 12331 $abc$36366$n3929
.sym 12334 adr[0]
.sym 12335 adr[1]
.sym 12336 basesoc_uart_phy_storage[31]
.sym 12337 basesoc_uart_phy_storage[15]
.sym 12341 basesoc_uart_phy_rx_busy
.sym 12343 $abc$36366$n3927
.sym 12346 $abc$36366$n3917
.sym 12348 basesoc_uart_phy_rx_busy
.sym 12352 $abc$36366$n4006
.sym 12355 basesoc_uart_phy_tx_busy
.sym 12358 $abc$36366$n3915
.sym 12360 basesoc_uart_phy_rx_busy
.sym 12365 $abc$36366$n3925
.sym 12367 basesoc_uart_phy_rx_busy
.sym 12370 basesoc_uart_phy_tx_busy
.sym 12373 $abc$36366$n4008
.sym 12375 clk12_$glb_clk
.sym 12376 sys_rst_$glb_sr
.sym 12377 $abc$36366$n3931
.sym 12378 $abc$36366$n3933
.sym 12379 $abc$36366$n3935
.sym 12380 $abc$36366$n3937
.sym 12381 $abc$36366$n3939
.sym 12382 $abc$36366$n3941
.sym 12383 $abc$36366$n3943
.sym 12384 $abc$36366$n3946
.sym 12390 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 12396 $abc$36366$n2719
.sym 12398 $PACKER_VCC_NET
.sym 12399 basesoc_uart_tx_fifo_wrport_we
.sym 12400 $abc$36366$n3919
.sym 12404 basesoc_uart_phy_storage[18]
.sym 12405 interface5_bank_bus_dat_r[1]
.sym 12408 basesoc_uart_phy_tx_busy
.sym 12409 basesoc_uart_phy_rx_busy
.sym 12410 basesoc_uart_phy_storage[23]
.sym 12422 $abc$36366$n4024
.sym 12423 $abc$36366$n4912_1
.sym 12424 basesoc_uart_phy_storage[9]
.sym 12425 $abc$36366$n3236
.sym 12426 adr[0]
.sym 12427 $abc$36366$n110
.sym 12430 adr[1]
.sym 12432 basesoc_uart_phy_tx_busy
.sym 12434 basesoc_uart_phy_storage[17]
.sym 12440 $abc$36366$n3943
.sym 12442 $abc$36366$n3931
.sym 12443 $abc$36366$n4913
.sym 12445 basesoc_uart_phy_rx_busy
.sym 12446 $abc$36366$n3939
.sym 12447 $abc$36366$n132
.sym 12451 basesoc_uart_phy_rx_busy
.sym 12453 $abc$36366$n3943
.sym 12457 adr[0]
.sym 12458 $abc$36366$n132
.sym 12459 adr[1]
.sym 12460 basesoc_uart_phy_storage[9]
.sym 12465 $abc$36366$n110
.sym 12471 $abc$36366$n3939
.sym 12472 basesoc_uart_phy_rx_busy
.sym 12475 basesoc_uart_phy_rx_busy
.sym 12476 $abc$36366$n3931
.sym 12481 adr[0]
.sym 12482 $abc$36366$n110
.sym 12483 adr[1]
.sym 12484 basesoc_uart_phy_storage[17]
.sym 12488 $abc$36366$n3236
.sym 12489 $abc$36366$n4913
.sym 12490 $abc$36366$n4912_1
.sym 12493 basesoc_uart_phy_tx_busy
.sym 12494 $abc$36366$n4024
.sym 12498 clk12_$glb_clk
.sym 12499 sys_rst_$glb_sr
.sym 12500 $abc$36366$n6338
.sym 12501 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 12502 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 12503 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 12504 basesoc_uart_phy_uart_clk_rxen
.sym 12505 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 12506 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 12507 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 12508 array_muxed1[27]
.sym 12509 array_muxed0[1]
.sym 12512 basesoc_uart_phy_storage[16]
.sym 12518 $abc$36366$n4024
.sym 12525 basesoc_uart_phy_uart_clk_rxen
.sym 12528 basesoc_uart_tx_fifo_do_read
.sym 12552 basesoc_dat_w[7]
.sym 12557 $abc$36366$n132
.sym 12568 $abc$36366$n2719
.sym 12586 basesoc_dat_w[7]
.sym 12610 $abc$36366$n132
.sym 12620 $abc$36366$n2719
.sym 12621 clk12_$glb_clk
.sym 12622 sys_rst_$glb_sr
.sym 12623 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 12624 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 12625 basesoc_uart_phy_uart_clk_txen
.sym 12626 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 12628 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 12629 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 12647 $abc$36366$n2777
.sym 12648 basesoc_uart_phy_storage[23]
.sym 12653 $abc$36366$n2816
.sym 12666 basesoc_uart_tx_fifo_level0[0]
.sym 12675 $abc$36366$n2816
.sym 12676 $PACKER_VCC_NET
.sym 12677 basesoc_uart_tx_fifo_wrport_we
.sym 12683 $abc$36366$n6621
.sym 12686 $abc$36366$n6620
.sym 12687 sys_rst
.sym 12688 basesoc_uart_tx_fifo_do_read
.sym 12709 $abc$36366$n6620
.sym 12710 $abc$36366$n6621
.sym 12711 basesoc_uart_tx_fifo_wrport_we
.sym 12716 basesoc_uart_tx_fifo_level0[0]
.sym 12717 $PACKER_VCC_NET
.sym 12735 basesoc_uart_tx_fifo_level0[0]
.sym 12736 $PACKER_VCC_NET
.sym 12739 sys_rst
.sym 12741 basesoc_uart_tx_fifo_do_read
.sym 12742 basesoc_uart_tx_fifo_wrport_we
.sym 12743 $abc$36366$n2816
.sym 12744 clk12_$glb_clk
.sym 12745 sys_rst_$glb_sr
.sym 12749 basesoc_uart_phy_sink_ready
.sym 12750 basesoc_uart_phy_source_valid
.sym 12761 $PACKER_VCC_NET
.sym 12762 basesoc_uart_phy_storage[24]
.sym 12763 basesoc_uart_phy_storage[17]
.sym 12772 sys_rst
.sym 12776 $abc$36366$n2980
.sym 12789 $abc$36366$n2817
.sym 12793 basesoc_uart_tx_fifo_level0[1]
.sym 12795 basesoc_uart_tx_fifo_wrport_we
.sym 12796 basesoc_uart_tx_fifo_do_read
.sym 12797 basesoc_uart_tx_fifo_level0[0]
.sym 12800 basesoc_uart_tx_fifo_level0[2]
.sym 12801 basesoc_uart_tx_fifo_level0[3]
.sym 12802 basesoc_uart_tx_fifo_level0[4]
.sym 12805 sys_rst
.sym 12819 $nextpnr_ICESTORM_LC_18$O
.sym 12821 basesoc_uart_tx_fifo_level0[0]
.sym 12825 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 12827 basesoc_uart_tx_fifo_level0[1]
.sym 12831 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 12834 basesoc_uart_tx_fifo_level0[2]
.sym 12835 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 12837 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 12840 basesoc_uart_tx_fifo_level0[3]
.sym 12841 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 12844 basesoc_uart_tx_fifo_level0[4]
.sym 12847 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 12850 basesoc_uart_tx_fifo_level0[0]
.sym 12851 sys_rst
.sym 12852 basesoc_uart_tx_fifo_wrport_we
.sym 12853 basesoc_uart_tx_fifo_do_read
.sym 12856 basesoc_uart_tx_fifo_level0[1]
.sym 12862 basesoc_uart_tx_fifo_level0[0]
.sym 12863 basesoc_uart_tx_fifo_level0[1]
.sym 12864 basesoc_uart_tx_fifo_level0[3]
.sym 12865 basesoc_uart_tx_fifo_level0[2]
.sym 12866 $abc$36366$n2817
.sym 12867 clk12_$glb_clk
.sym 12868 sys_rst_$glb_sr
.sym 12869 reset_delay[0]
.sym 12870 $abc$36366$n2980
.sym 12873 $abc$36366$n4097
.sym 12874 $abc$36366$n180
.sym 12881 $abc$36366$n132
.sym 12883 $abc$36366$n2817
.sym 12900 sys_rst
.sym 12904 $abc$36366$n2980
.sym 12913 $abc$36366$n6626
.sym 12914 $abc$36366$n6630
.sym 12920 $abc$36366$n6624
.sym 12921 $abc$36366$n6627
.sym 12922 basesoc_uart_tx_fifo_level0[0]
.sym 12923 basesoc_uart_tx_fifo_level0[2]
.sym 12924 basesoc_uart_tx_fifo_level0[1]
.sym 12925 basesoc_uart_tx_fifo_level0[4]
.sym 12928 $abc$36366$n2816
.sym 12929 $PACKER_VCC_NET
.sym 12936 $abc$36366$n6623
.sym 12937 $PACKER_VCC_NET
.sym 12938 $abc$36366$n6629
.sym 12939 basesoc_uart_tx_fifo_wrport_we
.sym 12940 basesoc_uart_tx_fifo_level0[3]
.sym 12942 $nextpnr_ICESTORM_LC_4$O
.sym 12944 basesoc_uart_tx_fifo_level0[0]
.sym 12948 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 12950 $PACKER_VCC_NET
.sym 12951 basesoc_uart_tx_fifo_level0[1]
.sym 12954 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 12956 $PACKER_VCC_NET
.sym 12957 basesoc_uart_tx_fifo_level0[2]
.sym 12958 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 12960 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 12962 $PACKER_VCC_NET
.sym 12963 basesoc_uart_tx_fifo_level0[3]
.sym 12964 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 12967 basesoc_uart_tx_fifo_level0[4]
.sym 12969 $PACKER_VCC_NET
.sym 12970 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 12973 $abc$36366$n6623
.sym 12974 basesoc_uart_tx_fifo_wrport_we
.sym 12975 $abc$36366$n6624
.sym 12979 basesoc_uart_tx_fifo_wrport_we
.sym 12981 $abc$36366$n6627
.sym 12982 $abc$36366$n6626
.sym 12985 $abc$36366$n6629
.sym 12986 $abc$36366$n6630
.sym 12988 basesoc_uart_tx_fifo_wrport_we
.sym 12989 $abc$36366$n2816
.sym 12990 clk12_$glb_clk
.sym 12991 sys_rst_$glb_sr
.sym 12994 $abc$36366$n4098
.sym 12995 $abc$36366$n4099
.sym 12996 $abc$36366$n4100
.sym 12997 $abc$36366$n4101
.sym 12998 $abc$36366$n4102
.sym 12999 $abc$36366$n4103
.sym 13008 $abc$36366$n2729
.sym 13013 $abc$36366$n2980
.sym 13018 $abc$36366$n2851
.sym 13020 por_rst
.sym 13024 $abc$36366$n6270
.sym 13026 sys_rst
.sym 13033 $abc$36366$n2782
.sym 13035 $abc$36366$n2783
.sym 13037 $abc$36366$n192
.sym 13038 $abc$36366$n188
.sym 13040 $abc$36366$n194
.sym 13043 $abc$36366$n2781
.sym 13044 $abc$36366$n190
.sym 13046 por_rst
.sym 13056 $abc$36366$n4103
.sym 13060 $abc$36366$n2980
.sym 13061 $abc$36366$n4100
.sym 13062 $abc$36366$n4101
.sym 13066 $abc$36366$n192
.sym 13067 $abc$36366$n188
.sym 13068 $abc$36366$n190
.sym 13069 $abc$36366$n194
.sym 13072 $abc$36366$n2781
.sym 13073 $abc$36366$n2782
.sym 13075 $abc$36366$n2783
.sym 13081 $abc$36366$n194
.sym 13085 por_rst
.sym 13087 $abc$36366$n4101
.sym 13090 $abc$36366$n190
.sym 13096 $abc$36366$n4100
.sym 13097 por_rst
.sym 13103 $abc$36366$n188
.sym 13110 $abc$36366$n4103
.sym 13111 por_rst
.sym 13112 $abc$36366$n2980
.sym 13113 clk12_$glb_clk
.sym 13115 $abc$36366$n4104
.sym 13116 $abc$36366$n4105
.sym 13117 $abc$36366$n4106
.sym 13118 $abc$36366$n4107
.sym 13119 $abc$36366$n196
.sym 13120 reset_delay[11]
.sym 13121 reset_delay[9]
.sym 13122 $abc$36366$n200
.sym 13129 $abc$36366$n2783
.sym 13131 sys_rst
.sym 13144 $abc$36366$n2777
.sym 13150 $abc$36366$n3267
.sym 13172 $abc$36366$n4104
.sym 13174 $abc$36366$n2980
.sym 13176 $abc$36366$n202
.sym 13179 $abc$36366$n200
.sym 13180 por_rst
.sym 13182 $abc$36366$n4106
.sym 13183 $abc$36366$n198
.sym 13184 $abc$36366$n196
.sym 13198 $abc$36366$n198
.sym 13201 $abc$36366$n202
.sym 13202 $abc$36366$n200
.sym 13203 $abc$36366$n198
.sym 13204 $abc$36366$n196
.sym 13207 por_rst
.sym 13209 $abc$36366$n4106
.sym 13214 por_rst
.sym 13215 $abc$36366$n4104
.sym 13234 $abc$36366$n202
.sym 13235 $abc$36366$n2980
.sym 13236 clk12_$glb_clk
.sym 13240 $abc$36366$n2833
.sym 13243 basesoc_uart_rx_fifo_wrport_we
.sym 13244 basesoc_uart_rx_fifo_do_read
.sym 13245 basesoc_uart_rx_fifo_readable
.sym 13261 $PACKER_VCC_NET
.sym 13269 sys_rst
.sym 13273 picorv32.cpu_state[4]
.sym 13281 sys_rst
.sym 13284 basesoc_uart_rx_fifo_level0[3]
.sym 13285 basesoc_uart_rx_fifo_level0[4]
.sym 13286 basesoc_uart_rx_fifo_level0[1]
.sym 13290 $abc$36366$n2851
.sym 13294 basesoc_uart_rx_fifo_level0[2]
.sym 13299 basesoc_uart_rx_fifo_level0[0]
.sym 13300 basesoc_uart_rx_fifo_wrport_we
.sym 13301 basesoc_uart_rx_fifo_do_read
.sym 13307 basesoc_uart_rx_fifo_level0[0]
.sym 13311 $nextpnr_ICESTORM_LC_15$O
.sym 13314 basesoc_uart_rx_fifo_level0[0]
.sym 13317 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 13320 basesoc_uart_rx_fifo_level0[1]
.sym 13323 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 13326 basesoc_uart_rx_fifo_level0[2]
.sym 13327 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 13329 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 13332 basesoc_uart_rx_fifo_level0[3]
.sym 13333 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 13336 basesoc_uart_rx_fifo_level0[4]
.sym 13339 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 13342 basesoc_uart_rx_fifo_level0[1]
.sym 13343 basesoc_uart_rx_fifo_level0[2]
.sym 13344 basesoc_uart_rx_fifo_level0[3]
.sym 13345 basesoc_uart_rx_fifo_level0[0]
.sym 13348 basesoc_uart_rx_fifo_do_read
.sym 13349 basesoc_uart_rx_fifo_level0[0]
.sym 13350 sys_rst
.sym 13351 basesoc_uart_rx_fifo_wrport_we
.sym 13356 basesoc_uart_rx_fifo_level0[1]
.sym 13358 $abc$36366$n2851
.sym 13359 clk12_$glb_clk
.sym 13360 sys_rst_$glb_sr
.sym 13363 $abc$36366$n2850
.sym 13370 $abc$36366$n3772_1
.sym 13374 basesoc_uart_rx_fifo_do_read
.sym 13379 sys_rst
.sym 13381 basesoc_uart_phy_rx_reg[7]
.sym 13382 $PACKER_VCC_NET
.sym 13383 $abc$36366$n256
.sym 13384 $abc$36366$n2777
.sym 13391 basesoc_uart_rx_fifo_wrport_we
.sym 13404 $abc$36366$n6612
.sym 13406 $abc$36366$n6618
.sym 13407 basesoc_uart_rx_fifo_wrport_we
.sym 13408 basesoc_uart_rx_fifo_level0[4]
.sym 13412 $abc$36366$n6611
.sym 13413 $abc$36366$n6615
.sym 13414 basesoc_uart_rx_fifo_level0[0]
.sym 13415 basesoc_uart_rx_fifo_level0[3]
.sym 13417 basesoc_uart_rx_fifo_level0[1]
.sym 13419 $PACKER_VCC_NET
.sym 13420 $abc$36366$n2850
.sym 13421 $abc$36366$n6614
.sym 13430 $abc$36366$n6617
.sym 13433 basesoc_uart_rx_fifo_level0[2]
.sym 13434 $nextpnr_ICESTORM_LC_5$O
.sym 13436 basesoc_uart_rx_fifo_level0[0]
.sym 13440 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 13442 basesoc_uart_rx_fifo_level0[1]
.sym 13443 $PACKER_VCC_NET
.sym 13446 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 13448 $PACKER_VCC_NET
.sym 13449 basesoc_uart_rx_fifo_level0[2]
.sym 13450 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 13452 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 13454 basesoc_uart_rx_fifo_level0[3]
.sym 13455 $PACKER_VCC_NET
.sym 13456 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 13460 $PACKER_VCC_NET
.sym 13461 basesoc_uart_rx_fifo_level0[4]
.sym 13462 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 13465 basesoc_uart_rx_fifo_wrport_we
.sym 13467 $abc$36366$n6614
.sym 13468 $abc$36366$n6615
.sym 13472 basesoc_uart_rx_fifo_wrport_we
.sym 13473 $abc$36366$n6618
.sym 13474 $abc$36366$n6617
.sym 13477 basesoc_uart_rx_fifo_wrport_we
.sym 13479 $abc$36366$n6611
.sym 13480 $abc$36366$n6612
.sym 13481 $abc$36366$n2850
.sym 13482 clk12_$glb_clk
.sym 13483 sys_rst_$glb_sr
.sym 13487 picorv32.reg_sh[0]
.sym 13490 $abc$36366$n5053
.sym 13491 picorv32.reg_sh[4]
.sym 13493 $abc$36366$n3762_1
.sym 13497 picorv32.decoded_imm_uj[15]
.sym 13502 basesoc_uart_phy_rx_reg[7]
.sym 13510 $abc$36366$n3820_1
.sym 13514 picorv32.irq_mask[11]
.sym 13516 $abc$36366$n6270
.sym 13518 sys_rst
.sym 13525 picorv32.reg_sh[1]
.sym 13528 $abc$36366$n5059
.sym 13530 $abc$36366$n3822_1
.sym 13531 picorv32.reg_sh[3]
.sym 13532 picorv32.reg_sh[2]
.sym 13535 $abc$36366$n5057
.sym 13536 $PACKER_VCC_NET
.sym 13539 $PACKER_VCC_NET
.sym 13540 $abc$36366$n3824_1
.sym 13543 picorv32.cpu_state[4]
.sym 13544 picorv32.reg_sh[0]
.sym 13556 picorv32.reg_sh[4]
.sym 13557 $nextpnr_ICESTORM_LC_22$O
.sym 13559 picorv32.reg_sh[0]
.sym 13563 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 13565 picorv32.reg_sh[1]
.sym 13566 $PACKER_VCC_NET
.sym 13569 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 13571 picorv32.reg_sh[2]
.sym 13572 $PACKER_VCC_NET
.sym 13573 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 13575 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 13577 picorv32.reg_sh[3]
.sym 13578 $PACKER_VCC_NET
.sym 13579 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 13582 picorv32.reg_sh[4]
.sym 13584 $PACKER_VCC_NET
.sym 13585 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 13588 picorv32.reg_sh[2]
.sym 13589 picorv32.reg_sh[3]
.sym 13591 picorv32.reg_sh[4]
.sym 13594 $abc$36366$n3824_1
.sym 13596 picorv32.cpu_state[4]
.sym 13597 $abc$36366$n5059
.sym 13600 $abc$36366$n5057
.sym 13601 picorv32.cpu_state[4]
.sym 13602 $abc$36366$n3822_1
.sym 13605 clk12_$glb_clk
.sym 13607 picorv32.irq_mask[10]
.sym 13608 picorv32.irq_mask[11]
.sym 13609 $abc$36366$n5516_1
.sym 13611 $abc$36366$n4703
.sym 13612 picorv32.irq_mask[3]
.sym 13613 $abc$36366$n2756
.sym 13627 $PACKER_VCC_NET
.sym 13629 picorv32.cpu_state[0]
.sym 13630 $abc$36366$n4413
.sym 13632 $abc$36366$n4703
.sym 13633 picorv32.cpu_state[2]
.sym 13636 $abc$36366$n2756
.sym 13637 $abc$36366$n2777
.sym 13650 $abc$36366$n3082
.sym 13653 $abc$36366$n3009_1
.sym 13659 picorv32.reg_sh[0]
.sym 13664 picorv32.reg_sh[1]
.sym 13670 $abc$36366$n3820_1
.sym 13671 picorv32.cpu_state[4]
.sym 13681 picorv32.reg_sh[1]
.sym 13682 picorv32.cpu_state[4]
.sym 13683 $abc$36366$n3820_1
.sym 13711 $abc$36366$n3009_1
.sym 13712 picorv32.reg_sh[1]
.sym 13714 picorv32.reg_sh[0]
.sym 13725 picorv32.cpu_state[4]
.sym 13726 picorv32.reg_sh[0]
.sym 13727 $abc$36366$n3082
.sym 13728 clk12_$glb_clk
.sym 13730 picorv32.irq_pending[20]
.sym 13731 $abc$36366$n4828
.sym 13732 $abc$36366$n4829
.sym 13734 picorv32.irq_pending[10]
.sym 13735 $abc$36366$n3060
.sym 13736 picorv32.irq_pending[11]
.sym 13738 picorv32.cpuregs_rs1[2]
.sym 13744 $abc$36366$n3008_1
.sym 13745 $abc$36366$n6182
.sym 13748 picorv32.cpuregs_rs1[2]
.sym 13750 picorv32.latched_rd[0]
.sym 13753 $abc$36366$n5516_1
.sym 13757 picorv32.cpu_state[4]
.sym 13758 $abc$36366$n4703
.sym 13762 $abc$36366$n2756
.sym 13763 picorv32.irq_pending[20]
.sym 13853 $abc$36366$n4811_1
.sym 13854 picorv32.irq_mask[20]
.sym 13855 picorv32.irq_mask[8]
.sym 13856 picorv32.irq_mask[22]
.sym 13857 picorv32.irq_mask[17]
.sym 13858 $abc$36366$n3050
.sym 13859 $abc$36366$n4841
.sym 13860 $abc$36366$n4810
.sym 13861 picorv32.cpuregs_rs1[20]
.sym 13865 picorv32.decoded_rs1[3]
.sym 13877 $abc$36366$n3412
.sym 13879 basesoc_uart_rx_fifo_wrport_we
.sym 13976 $abc$36366$n3048
.sym 13977 $abc$36366$n4848
.sym 13978 picorv32.irq_pending[23]
.sym 13979 picorv32.irq_pending[21]
.sym 13980 $abc$36366$n4846
.sym 13981 picorv32.irq_pending[22]
.sym 13982 $abc$36366$n4847
.sym 13983 $abc$36366$n3801
.sym 13988 picorv32.irq_pending[3]
.sym 13991 $abc$36366$n3034
.sym 13992 picorv32.cpuregs_rs1[17]
.sym 13994 picorv32.reg_next_pc[4]
.sym 13997 $abc$36366$n3806
.sym 13999 picorv32.irq_mask[9]
.sym 14002 $abc$36366$n3053
.sym 14003 sys_rst
.sym 14006 sys_rst
.sym 14010 $abc$36366$n3800
.sym 14028 picorv32.cpuregs_rs1[23]
.sym 14030 picorv32.cpuregs_rs1[18]
.sym 14044 $abc$36366$n3070
.sym 14064 picorv32.cpuregs_rs1[18]
.sym 14071 picorv32.cpuregs_rs1[23]
.sym 14096 $abc$36366$n3070
.sym 14097 clk12_$glb_clk
.sym 14098 $abc$36366$n208_$glb_sr
.sym 14099 $abc$36366$n3037
.sym 14100 picorv32.irq_pending[17]
.sym 14101 picorv32.irq_pending[18]
.sym 14102 $abc$36366$n3800
.sym 14103 $abc$36366$n4817
.sym 14105 $abc$36366$n3802
.sym 14106 $abc$36366$n3053
.sym 14108 basesoc_picorv327[23]
.sym 14112 $abc$36366$n3008_1
.sym 14114 picorv32.cpuregs_rs1[23]
.sym 14115 picorv32.cpuregs_wrdata[10]
.sym 14116 picorv32.cpu_state[0]
.sym 14118 picorv32.cpuregs_rs1[18]
.sym 14119 picorv32.irq_pending[12]
.sym 14122 picorv32.cpuregs_rs1[22]
.sym 14124 basesoc_uart_phy_source_payload_data[0]
.sym 14126 basesoc_uart_phy_source_payload_data[7]
.sym 14127 basesoc_uart_rx_fifo_produce[1]
.sym 14128 $abc$36366$n2756
.sym 14129 picorv32.irq_pending[22]
.sym 14134 $abc$36366$n2777
.sym 14151 $abc$36366$n2777
.sym 14152 basesoc_uart_phy_rx_reg[7]
.sym 14166 basesoc_uart_phy_rx_reg[6]
.sym 14188 basesoc_uart_phy_rx_reg[7]
.sym 14205 basesoc_uart_phy_rx_reg[6]
.sym 14219 $abc$36366$n2777
.sym 14220 clk12_$glb_clk
.sym 14221 sys_rst_$glb_sr
.sym 14222 basesoc_uart_rx_fifo_produce[1]
.sym 14230 $abc$36366$n4334_1
.sym 14240 picorv32.irq_state[1]
.sym 14241 picorv32.irq_pending[16]
.sym 14245 $abc$36366$n4883_1
.sym 14253 basesoc_uart_phy_rx_reg[5]
.sym 14254 $abc$36366$n2756
.sym 14264 basesoc_uart_phy_rx_reg[3]
.sym 14265 $abc$36366$n2756
.sym 14273 basesoc_uart_phy_rx_reg[6]
.sym 14275 basesoc_uart_phy_rx_reg[7]
.sym 14276 basesoc_uart_phy_rx_reg[5]
.sym 14277 basesoc_uart_phy_rx_reg[0]
.sym 14298 basesoc_uart_phy_rx_reg[5]
.sym 14309 basesoc_uart_phy_rx_reg[3]
.sym 14326 basesoc_uart_phy_rx_reg[6]
.sym 14333 basesoc_uart_phy_rx_reg[0]
.sym 14338 basesoc_uart_phy_rx_reg[7]
.sym 14342 $abc$36366$n2756
.sym 14343 clk12_$glb_clk
.sym 14344 sys_rst_$glb_sr
.sym 14345 basesoc_uart_phy_source_payload_data[4]
.sym 14348 basesoc_uart_phy_source_payload_data[2]
.sym 14351 basesoc_uart_phy_source_payload_data[1]
.sym 14353 $abc$36366$n2857
.sym 14357 basesoc_uart_rx_fifo_produce[0]
.sym 14359 basesoc_uart_phy_source_payload_data[6]
.sym 14361 $abc$36366$n6660
.sym 14363 basesoc_uart_phy_source_payload_data[3]
.sym 14388 basesoc_uart_phy_rx_reg[4]
.sym 14393 basesoc_uart_phy_rx_reg[1]
.sym 14404 $abc$36366$n2777
.sym 14411 basesoc_uart_phy_rx_reg[3]
.sym 14413 basesoc_uart_phy_rx_reg[5]
.sym 14415 basesoc_uart_phy_rx_reg[2]
.sym 14428 basesoc_uart_phy_rx_reg[4]
.sym 14431 basesoc_uart_phy_rx_reg[5]
.sym 14452 basesoc_uart_phy_rx_reg[3]
.sym 14456 basesoc_uart_phy_rx_reg[1]
.sym 14462 basesoc_uart_phy_rx_reg[2]
.sym 14465 $abc$36366$n2777
.sym 14466 clk12_$glb_clk
.sym 14467 sys_rst_$glb_sr
.sym 14480 $abc$36366$n3070
.sym 14481 basesoc_uart_phy_source_payload_data[1]
.sym 14483 basesoc_uart_phy_source_payload_data[5]
.sym 14487 basesoc_uart_phy_source_payload_data[4]
.sym 14735 $abc$36366$n2928
.sym 15063 spram_maskwren11[0]
.sym 15067 spram_datain01[9]
.sym 15104 array_muxed1[31]
.sym 15105 array_muxed1[26]
.sym 15109 array_muxed1[29]
.sym 15112 spram_dataout11[14]
.sym 15113 array_muxed0[14]
.sym 15118 slave_sel_r[2]
.sym 15123 spram_dataout01[14]
.sym 15129 array_muxed1[24]
.sym 15135 array_muxed1[31]
.sym 15137 array_muxed0[14]
.sym 15141 array_muxed1[26]
.sym 15144 array_muxed0[14]
.sym 15149 array_muxed0[14]
.sym 15150 array_muxed1[26]
.sym 15154 array_muxed0[14]
.sym 15155 array_muxed1[29]
.sym 15159 slave_sel_r[2]
.sym 15160 spram_dataout11[14]
.sym 15161 array_muxed0[14]
.sym 15162 spram_dataout01[14]
.sym 15166 array_muxed1[31]
.sym 15168 array_muxed0[14]
.sym 15171 array_muxed0[14]
.sym 15173 array_muxed1[24]
.sym 15178 array_muxed1[24]
.sym 15180 array_muxed0[14]
.sym 15192 basesoc_timer0_reload_storage[28]
.sym 15204 $abc$36366$n2871
.sym 15223 array_muxed1[24]
.sym 15226 array_muxed2[2]
.sym 15230 $abc$36366$n2910
.sym 15238 array_muxed1[26]
.sym 15239 array_muxed1[31]
.sym 15243 basesoc_timer0_reload_storage[28]
.sym 15348 basesoc_timer0_load_storage[28]
.sym 15360 array_muxed0[14]
.sym 15363 array_muxed1[29]
.sym 15367 array_muxed0[14]
.sym 15368 spram_datain01[13]
.sym 15380 basesoc_uart_phy_storage[29]
.sym 15381 basesoc_uart_phy_storage[13]
.sym 15471 basesoc_timer0_reload_storage[4]
.sym 15473 basesoc_timer0_reload_storage[0]
.sym 15474 basesoc_timer0_reload_storage[5]
.sym 15482 slave_sel_r[2]
.sym 15483 $abc$36366$n2919_1
.sym 15485 spram_maskwren01[0]
.sym 15486 $abc$36366$n2685
.sym 15491 basesoc_timer0_load_storage[28]
.sym 15494 array_muxed1[16]
.sym 15496 array_muxed1[24]
.sym 15497 array_muxed0[0]
.sym 15498 adr[0]
.sym 15499 adr[0]
.sym 15500 $abc$36366$n2869
.sym 15504 array_muxed0[2]
.sym 15513 $abc$36366$n2717
.sym 15526 $abc$36366$n9
.sym 15563 $abc$36366$n9
.sym 15590 $abc$36366$n2717
.sym 15591 clk12_$glb_clk
.sym 15594 basesoc_uart_phy_storage[14]
.sym 15595 basesoc_uart_phy_storage[12]
.sym 15606 spram_wren0
.sym 15608 basesoc_dat_w[5]
.sym 15610 basesoc_ctrl_reset_reset_r
.sym 15614 basesoc_timer0_eventmanager_status_w
.sym 15618 basesoc_uart_phy_storage[28]
.sym 15620 basesoc_uart_phy_storage[21]
.sym 15623 array_muxed0[6]
.sym 15628 basesoc_dat_w[5]
.sym 15637 $abc$36366$n120
.sym 15644 $abc$36366$n9
.sym 15645 $abc$36366$n2719
.sym 15650 basesoc_uart_phy_storage[29]
.sym 15658 adr[0]
.sym 15661 adr[1]
.sym 15673 $abc$36366$n120
.sym 15674 adr[1]
.sym 15675 adr[0]
.sym 15676 basesoc_uart_phy_storage[29]
.sym 15699 $abc$36366$n120
.sym 15706 $abc$36366$n9
.sym 15713 $abc$36366$n2719
.sym 15714 clk12_$glb_clk
.sym 15717 basesoc_uart_phy_storage[3]
.sym 15718 basesoc_uart_phy_storage[4]
.sym 15720 basesoc_uart_phy_storage[7]
.sym 15723 basesoc_uart_phy_storage[5]
.sym 15727 basesoc_uart_phy_source_valid
.sym 15729 array_muxed2[3]
.sym 15731 $abc$36366$n2719
.sym 15732 $abc$36366$n9
.sym 15736 basesoc_uart_phy_storage[11]
.sym 15739 basesoc_dat_w[7]
.sym 15740 basesoc_uart_phy_storage[12]
.sym 15741 basesoc_uart_phy_storage[7]
.sym 15742 $abc$36366$n2715
.sym 15743 $abc$36366$n3236
.sym 15744 basesoc_dat_w[7]
.sym 15747 adr[1]
.sym 15748 $abc$36366$n3236
.sym 15750 adr[1]
.sym 15751 basesoc_uart_phy_storage[3]
.sym 15757 adr[1]
.sym 15758 $abc$36366$n4925
.sym 15759 $abc$36366$n3236
.sym 15761 $abc$36366$n4924_1
.sym 15763 $abc$36366$n3895
.sym 15766 $abc$36366$n3885
.sym 15767 $abc$36366$n3887
.sym 15769 adr[0]
.sym 15770 $abc$36366$n3893
.sym 15771 $abc$36366$n128
.sym 15772 $abc$36366$n3897
.sym 15775 basesoc_uart_phy_rx_busy
.sym 15788 basesoc_uart_phy_storage[5]
.sym 15790 $abc$36366$n3236
.sym 15791 $abc$36366$n4925
.sym 15792 $abc$36366$n4924_1
.sym 15796 $abc$36366$n3887
.sym 15797 basesoc_uart_phy_rx_busy
.sym 15802 basesoc_uart_phy_rx_busy
.sym 15804 $abc$36366$n3893
.sym 15809 $abc$36366$n3897
.sym 15811 basesoc_uart_phy_rx_busy
.sym 15814 adr[1]
.sym 15815 adr[0]
.sym 15816 basesoc_uart_phy_storage[5]
.sym 15817 $abc$36366$n128
.sym 15821 basesoc_uart_phy_rx_busy
.sym 15823 $abc$36366$n3885
.sym 15826 $abc$36366$n3895
.sym 15828 basesoc_uart_phy_rx_busy
.sym 15834 $abc$36366$n128
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15839 $abc$36366$n4918_1
.sym 15840 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 15841 basesoc_uart_phy_storage[10]
.sym 15842 basesoc_uart_phy_storage[20]
.sym 15843 interface5_bank_bus_dat_r[4]
.sym 15844 $abc$36366$n4921_1
.sym 15845 $abc$36366$n4922
.sym 15846 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 15847 basesoc_timer0_load_storage[25]
.sym 15851 adr[1]
.sym 15863 basesoc_uart_phy_storage[4]
.sym 15864 basesoc_uart_phy_storage[29]
.sym 15866 basesoc_uart_phy_storage[13]
.sym 15867 basesoc_uart_phy_storage[15]
.sym 15869 basesoc_uart_phy_storage[19]
.sym 15872 basesoc_uart_phy_storage[14]
.sym 15873 basesoc_uart_phy_storage[5]
.sym 15874 basesoc_uart_phy_storage[12]
.sym 15881 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 15882 basesoc_uart_phy_storage[4]
.sym 15883 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 15884 basesoc_uart_phy_storage[7]
.sym 15886 basesoc_uart_phy_storage[2]
.sym 15887 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 15889 basesoc_uart_phy_storage[3]
.sym 15890 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 15892 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 15893 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 15894 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 15895 basesoc_uart_phy_storage[5]
.sym 15896 basesoc_uart_phy_storage[0]
.sym 15903 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 15904 basesoc_uart_phy_storage[1]
.sym 15911 basesoc_uart_phy_storage[6]
.sym 15912 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 15914 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 15915 basesoc_uart_phy_storage[0]
.sym 15918 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 15920 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 15921 basesoc_uart_phy_storage[1]
.sym 15922 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 15924 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 15926 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 15927 basesoc_uart_phy_storage[2]
.sym 15928 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 15930 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 15932 basesoc_uart_phy_storage[3]
.sym 15933 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 15934 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 15936 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 15938 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 15939 basesoc_uart_phy_storage[4]
.sym 15940 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 15942 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 15944 basesoc_uart_phy_storage[5]
.sym 15945 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 15946 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 15948 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 15950 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 15951 basesoc_uart_phy_storage[6]
.sym 15952 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 15954 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 15956 basesoc_uart_phy_storage[7]
.sym 15957 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 15958 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 15963 $abc$36366$n3982
.sym 15964 $abc$36366$n3984
.sym 15965 $abc$36366$n3986
.sym 15966 $abc$36366$n3988
.sym 15967 $abc$36366$n3990
.sym 15968 $abc$36366$n3992
.sym 15969 $abc$36366$n3994
.sym 15970 basesoc_adr[4]
.sym 15974 basesoc_uart_phy_storage[26]
.sym 15975 $abc$36366$n5
.sym 15976 $abc$36366$n118
.sym 15978 basesoc_uart_phy_storage[27]
.sym 15980 $abc$36366$n118
.sym 15984 adr[0]
.sym 15986 $PACKER_GND_NET
.sym 15988 basesoc_uart_phy_storage[20]
.sym 15989 basesoc_uart_phy_storage[22]
.sym 15997 basesoc_uart_phy_storage[24]
.sym 15998 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 16003 basesoc_uart_phy_storage[9]
.sym 16004 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 16005 basesoc_uart_phy_storage[10]
.sym 16007 basesoc_uart_phy_storage[15]
.sym 16008 basesoc_uart_phy_storage[11]
.sym 16010 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 16011 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 16012 basesoc_uart_phy_storage[12]
.sym 16013 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 16014 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 16015 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 16017 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 16018 basesoc_uart_phy_storage[13]
.sym 16024 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 16032 basesoc_uart_phy_storage[14]
.sym 16034 basesoc_uart_phy_storage[8]
.sym 16035 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 16037 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 16038 basesoc_uart_phy_storage[8]
.sym 16039 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 16041 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 16043 basesoc_uart_phy_storage[9]
.sym 16044 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 16045 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 16047 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 16049 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 16050 basesoc_uart_phy_storage[10]
.sym 16051 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 16053 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 16055 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 16056 basesoc_uart_phy_storage[11]
.sym 16057 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 16059 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 16061 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 16062 basesoc_uart_phy_storage[12]
.sym 16063 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 16065 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 16067 basesoc_uart_phy_storage[13]
.sym 16068 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 16069 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 16071 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 16073 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 16074 basesoc_uart_phy_storage[14]
.sym 16075 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 16077 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 16079 basesoc_uart_phy_storage[15]
.sym 16080 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 16081 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 16085 $abc$36366$n3996
.sym 16086 $abc$36366$n3998
.sym 16087 $abc$36366$n4000
.sym 16088 $abc$36366$n4002
.sym 16089 $abc$36366$n4004
.sym 16090 $abc$36366$n4006
.sym 16091 $abc$36366$n4008
.sym 16092 $abc$36366$n4010
.sym 16098 basesoc_uart_phy_tx_busy
.sym 16099 basesoc_uart_phy_storage[2]
.sym 16100 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 16101 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 16103 $abc$36366$n5
.sym 16104 interface5_bank_bus_dat_r[1]
.sym 16107 basesoc_uart_phy_storage[9]
.sym 16108 basesoc_uart_phy_rx_busy
.sym 16112 basesoc_uart_phy_storage[28]
.sym 16113 basesoc_uart_phy_storage[30]
.sym 16117 basesoc_uart_phy_storage[28]
.sym 16120 basesoc_uart_phy_storage[21]
.sym 16121 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 16126 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 16128 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 16129 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 16135 basesoc_uart_phy_storage[17]
.sym 16136 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 16137 basesoc_uart_phy_storage[21]
.sym 16138 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 16139 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 16140 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 16144 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 16147 basesoc_uart_phy_storage[23]
.sym 16148 basesoc_uart_phy_storage[20]
.sym 16149 basesoc_uart_phy_storage[22]
.sym 16152 basesoc_uart_phy_storage[16]
.sym 16154 basesoc_uart_phy_storage[19]
.sym 16157 basesoc_uart_phy_storage[18]
.sym 16158 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 16160 basesoc_uart_phy_storage[16]
.sym 16161 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 16162 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 16164 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 16166 basesoc_uart_phy_storage[17]
.sym 16167 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 16168 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 16170 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 16172 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 16173 basesoc_uart_phy_storage[18]
.sym 16174 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 16176 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 16178 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 16179 basesoc_uart_phy_storage[19]
.sym 16180 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 16182 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 16184 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 16185 basesoc_uart_phy_storage[20]
.sym 16186 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 16188 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 16190 basesoc_uart_phy_storage[21]
.sym 16191 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 16192 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 16194 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 16196 basesoc_uart_phy_storage[22]
.sym 16197 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 16198 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 16200 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 16202 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 16203 basesoc_uart_phy_storage[23]
.sym 16204 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 16208 $abc$36366$n4012
.sym 16209 $abc$36366$n4014
.sym 16210 $abc$36366$n4016
.sym 16211 $abc$36366$n4018
.sym 16212 $abc$36366$n4020
.sym 16213 $abc$36366$n4022
.sym 16214 $abc$36366$n4024
.sym 16215 $abc$36366$n4026
.sym 16220 $abc$36366$n2719
.sym 16221 basesoc_uart_phy_storage[8]
.sym 16222 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 16223 basesoc_uart_phy_rx_busy
.sym 16224 basesoc_uart_phy_storage[11]
.sym 16225 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 16226 basesoc_uart_phy_tx_busy
.sym 16227 basesoc_uart_phy_uart_clk_rxen
.sym 16228 $abc$36366$n3921
.sym 16230 $abc$36366$n3923
.sym 16231 basesoc_uart_phy_storage[17]
.sym 16232 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 16234 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 16236 basesoc_dat_w[7]
.sym 16237 basesoc_uart_phy_storage[17]
.sym 16243 $abc$36366$n4014
.sym 16244 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 16249 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 16252 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 16253 basesoc_uart_phy_storage[26]
.sym 16257 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 16258 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 16259 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 16260 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 16261 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 16262 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 16264 basesoc_uart_phy_storage[27]
.sym 16267 basesoc_uart_phy_storage[24]
.sym 16271 basesoc_uart_phy_storage[31]
.sym 16272 basesoc_uart_phy_storage[28]
.sym 16273 basesoc_uart_phy_storage[30]
.sym 16277 basesoc_uart_phy_storage[29]
.sym 16279 basesoc_uart_phy_storage[25]
.sym 16281 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 16283 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 16284 basesoc_uart_phy_storage[24]
.sym 16285 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 16287 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 16289 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 16290 basesoc_uart_phy_storage[25]
.sym 16291 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 16293 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 16295 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 16296 basesoc_uart_phy_storage[26]
.sym 16297 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 16299 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 16301 basesoc_uart_phy_storage[27]
.sym 16302 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 16303 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 16305 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 16307 basesoc_uart_phy_storage[28]
.sym 16308 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 16309 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 16311 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 16313 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 16314 basesoc_uart_phy_storage[29]
.sym 16315 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 16317 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 16319 basesoc_uart_phy_storage[30]
.sym 16320 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 16321 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 16323 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 16325 basesoc_uart_phy_storage[31]
.sym 16326 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 16327 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 16331 $abc$36366$n4028
.sym 16332 $abc$36366$n4030
.sym 16333 $abc$36366$n4032
.sym 16334 $abc$36366$n4034
.sym 16335 $abc$36366$n4036
.sym 16336 $abc$36366$n4038
.sym 16337 $abc$36366$n4040
.sym 16338 $abc$36366$n4042
.sym 16340 $abc$36366$n3380
.sym 16346 $abc$36366$n11
.sym 16347 $abc$36366$n114
.sym 16348 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 16350 basesoc_uart_phy_storage[23]
.sym 16351 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 16352 $abc$36366$n2777
.sym 16353 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 16354 basesoc_uart_phy_tx_busy
.sym 16355 $abc$36366$n4016
.sym 16356 $abc$36366$n6273
.sym 16357 basesoc_uart_phy_storage[31]
.sym 16359 $PACKER_VCC_NET
.sym 16362 basesoc_uart_phy_tx_busy
.sym 16363 basesoc_uart_phy_storage[29]
.sym 16364 basesoc_uart_phy_uart_clk_txen
.sym 16367 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 16372 $abc$36366$n6338
.sym 16373 basesoc_uart_phy_rx_busy
.sym 16377 $abc$36366$n3941
.sym 16380 $abc$36366$n4012
.sym 16381 $abc$36366$n3933
.sym 16382 $abc$36366$n3935
.sym 16383 $abc$36366$n3937
.sym 16386 basesoc_uart_phy_tx_busy
.sym 16397 $abc$36366$n4030
.sym 16408 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 16411 $abc$36366$n3941
.sym 16413 basesoc_uart_phy_rx_busy
.sym 16417 $abc$36366$n3937
.sym 16418 basesoc_uart_phy_rx_busy
.sym 16423 $abc$36366$n3935
.sym 16425 basesoc_uart_phy_rx_busy
.sym 16429 $abc$36366$n6338
.sym 16430 basesoc_uart_phy_rx_busy
.sym 16435 basesoc_uart_phy_rx_busy
.sym 16436 $abc$36366$n3933
.sym 16442 basesoc_uart_phy_tx_busy
.sym 16443 $abc$36366$n4030
.sym 16447 $abc$36366$n4012
.sym 16449 basesoc_uart_phy_tx_busy
.sym 16452 clk12_$glb_clk
.sym 16453 sys_rst_$glb_sr
.sym 16454 $abc$36366$n3881
.sym 16456 basesoc_uart_phy_storage[29]
.sym 16459 basesoc_uart_phy_storage[24]
.sym 16461 basesoc_uart_phy_storage[31]
.sym 16462 serial_tx
.sym 16467 basesoc_uart_phy_rx_busy
.sym 16470 basesoc_uart_phy_storage[27]
.sym 16471 sys_rst
.sym 16476 basesoc_uart_phy_storage[26]
.sym 16481 basesoc_uart_phy_storage[24]
.sym 16484 $abc$36366$n2721
.sym 16489 $PACKER_GND_NET
.sym 16500 $abc$36366$n4038
.sym 16502 $abc$36366$n4042
.sym 16503 $abc$36366$n4028
.sym 16513 $abc$36366$n4014
.sym 16515 $abc$36366$n4016
.sym 16519 $abc$36366$n3881
.sym 16522 basesoc_uart_phy_tx_busy
.sym 16528 basesoc_uart_phy_tx_busy
.sym 16530 $abc$36366$n4014
.sym 16535 basesoc_uart_phy_tx_busy
.sym 16537 $abc$36366$n4016
.sym 16540 basesoc_uart_phy_tx_busy
.sym 16543 $abc$36366$n3881
.sym 16546 $abc$36366$n4042
.sym 16547 basesoc_uart_phy_tx_busy
.sym 16559 basesoc_uart_phy_tx_busy
.sym 16560 $abc$36366$n4028
.sym 16565 $abc$36366$n4038
.sym 16566 basesoc_uart_phy_tx_busy
.sym 16575 clk12_$glb_clk
.sym 16576 sys_rst_$glb_sr
.sym 16579 $abc$36366$n3953
.sym 16580 $abc$36366$n3955
.sym 16581 $abc$36366$n132
.sym 16584 $abc$36366$n3245
.sym 16590 basesoc_uart_phy_tx_busy
.sym 16594 basesoc_dat_w[5]
.sym 16595 basesoc_uart_phy_uart_clk_txen
.sym 16597 sys_rst
.sym 16608 $abc$36366$n2980
.sym 16626 $abc$36366$n6273
.sym 16629 $abc$36366$n6270
.sym 16671 $abc$36366$n6273
.sym 16677 $abc$36366$n6270
.sym 16698 clk12_$glb_clk
.sym 16699 sys_rst_$glb_sr
.sym 16701 $abc$36366$n3948
.sym 16703 basesoc_uart_phy_tx_bitcount[3]
.sym 16704 basesoc_uart_phy_tx_bitcount[0]
.sym 16705 $PACKER_GND_NET
.sym 16706 basesoc_uart_phy_tx_bitcount[2]
.sym 16712 basesoc_uart_tx_fifo_do_read
.sym 16715 sys_rst
.sym 16717 $abc$36366$n6270
.sym 16719 por_rst
.sym 16720 basesoc_uart_phy_sink_ready
.sym 16727 $PACKER_GND_NET
.sym 16743 $abc$36366$n2980
.sym 16754 $abc$36366$n180
.sym 16757 reset_delay[0]
.sym 16759 por_rst
.sym 16761 $PACKER_VCC_NET
.sym 16766 sys_rst
.sym 16769 $abc$36366$n4097
.sym 16776 $abc$36366$n180
.sym 16781 por_rst
.sym 16783 sys_rst
.sym 16798 reset_delay[0]
.sym 16800 $PACKER_VCC_NET
.sym 16804 $abc$36366$n4097
.sym 16807 por_rst
.sym 16820 $abc$36366$n2980
.sym 16821 clk12_$glb_clk
.sym 16823 reset_delay[1]
.sym 16824 $abc$36366$n2783
.sym 16825 reset_delay[2]
.sym 16826 $abc$36366$n184
.sym 16827 $abc$36366$n186
.sym 16828 reset_delay[3]
.sym 16829 $abc$36366$n192
.sym 16830 reset_delay[6]
.sym 16832 $abc$36366$n2913
.sym 16839 $abc$36366$n2796
.sym 16841 $abc$36366$n3267
.sym 16845 $abc$36366$n2735
.sym 16847 $PACKER_VCC_NET
.sym 16854 $abc$36366$n180
.sym 16865 $PACKER_VCC_NET
.sym 16866 reset_delay[7]
.sym 16868 reset_delay[5]
.sym 16872 reset_delay[0]
.sym 16873 $PACKER_VCC_NET
.sym 16878 reset_delay[4]
.sym 16882 reset_delay[2]
.sym 16885 reset_delay[3]
.sym 16888 reset_delay[1]
.sym 16895 reset_delay[6]
.sym 16896 $nextpnr_ICESTORM_LC_3$O
.sym 16898 reset_delay[0]
.sym 16902 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 16904 $PACKER_VCC_NET
.sym 16905 reset_delay[1]
.sym 16908 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 16910 $PACKER_VCC_NET
.sym 16911 reset_delay[2]
.sym 16912 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 16914 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 16916 $PACKER_VCC_NET
.sym 16917 reset_delay[3]
.sym 16918 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 16920 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 16922 reset_delay[4]
.sym 16923 $PACKER_VCC_NET
.sym 16924 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 16926 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 16928 reset_delay[5]
.sym 16929 $PACKER_VCC_NET
.sym 16930 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 16932 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 16934 $PACKER_VCC_NET
.sym 16935 reset_delay[6]
.sym 16936 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 16938 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 16940 reset_delay[7]
.sym 16941 $PACKER_VCC_NET
.sym 16942 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 16948 $abc$36366$n182
.sym 16952 $abc$36366$n2981
.sym 16964 $abc$36366$n4098
.sym 16967 $abc$36366$n2980
.sym 16973 basesoc_uart_rx_fifo_readable
.sym 16979 picorv32.cpuregs_wrdata[20]
.sym 16982 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 16989 $abc$36366$n2980
.sym 16991 $abc$36366$n196
.sym 16993 reset_delay[9]
.sym 16994 $abc$36366$n200
.sym 16995 por_rst
.sym 16996 reset_delay[10]
.sym 16998 $abc$36366$n4107
.sym 16999 $PACKER_VCC_NET
.sym 17002 reset_delay[8]
.sym 17008 reset_delay[11]
.sym 17012 $abc$36366$n4105
.sym 17019 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 17021 $PACKER_VCC_NET
.sym 17022 reset_delay[8]
.sym 17023 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 17025 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 17027 reset_delay[9]
.sym 17028 $PACKER_VCC_NET
.sym 17029 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 17031 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 17033 $PACKER_VCC_NET
.sym 17034 reset_delay[10]
.sym 17035 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 17038 reset_delay[11]
.sym 17040 $PACKER_VCC_NET
.sym 17041 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 17045 por_rst
.sym 17046 $abc$36366$n4107
.sym 17053 $abc$36366$n196
.sym 17057 $abc$36366$n200
.sym 17063 $abc$36366$n4105
.sym 17064 por_rst
.sym 17066 $abc$36366$n2980
.sym 17067 clk12_$glb_clk
.sym 17075 $abc$36366$n4460
.sym 17078 picorv32.decoded_imm_uj[1]
.sym 17081 sys_rst
.sym 17097 basesoc_uart_rx_fifo_do_read
.sym 17099 basesoc_uart_rx_fifo_readable
.sym 17112 $abc$36366$n2833
.sym 17116 basesoc_uart_rx_fifo_do_read
.sym 17117 $abc$36366$n3267
.sym 17121 sys_rst
.sym 17123 $abc$36366$n3279
.sym 17126 basesoc_uart_phy_source_valid
.sym 17132 basesoc_uart_rx_fifo_level0[4]
.sym 17133 basesoc_uart_rx_fifo_readable
.sym 17140 basesoc_uart_rx_fifo_level0[4]
.sym 17155 sys_rst
.sym 17156 $abc$36366$n3267
.sym 17157 basesoc_uart_rx_fifo_do_read
.sym 17173 basesoc_uart_rx_fifo_level0[4]
.sym 17174 $abc$36366$n3279
.sym 17176 basesoc_uart_phy_source_valid
.sym 17179 basesoc_uart_rx_fifo_level0[4]
.sym 17180 $abc$36366$n3267
.sym 17181 $abc$36366$n3279
.sym 17182 basesoc_uart_rx_fifo_readable
.sym 17188 basesoc_uart_rx_fifo_do_read
.sym 17189 $abc$36366$n2833
.sym 17190 clk12_$glb_clk
.sym 17191 sys_rst_$glb_sr
.sym 17192 picorv32.decoded_rs2[4]
.sym 17193 $abc$36366$n3818_1
.sym 17194 $abc$36366$n3822_1
.sym 17196 $abc$36366$n3826
.sym 17199 $abc$36366$n4466
.sym 17200 $abc$36366$n3786
.sym 17210 $abc$36366$n3194
.sym 17215 $abc$36366$n3820_1
.sym 17218 $abc$36366$n3070
.sym 17222 $abc$36366$n4419
.sym 17244 sys_rst
.sym 17246 basesoc_uart_rx_fifo_wrport_we
.sym 17247 basesoc_uart_rx_fifo_do_read
.sym 17278 basesoc_uart_rx_fifo_wrport_we
.sym 17279 basesoc_uart_rx_fifo_do_read
.sym 17280 sys_rst
.sym 17315 $abc$36366$n3730
.sym 17316 $abc$36366$n4620
.sym 17317 $abc$36366$n4433
.sym 17318 picorv32.reg_out[20]
.sym 17319 $abc$36366$n3740
.sym 17320 $abc$36366$n3754
.sym 17321 $abc$36366$n4414
.sym 17322 $abc$36366$n3736_1
.sym 17323 $abc$36366$n3731
.sym 17324 picorv32.mem_rdata_q[16]
.sym 17327 picorv32.decoded_rs2[5]
.sym 17333 $abc$36366$n3731
.sym 17334 picorv32.mem_rdata_latched[24]
.sym 17335 $abc$36366$n3806
.sym 17338 picorv32.cpu_state[2]
.sym 17339 picorv32.irq_pending[20]
.sym 17341 $abc$36366$n4828
.sym 17342 $abc$36366$n6181
.sym 17346 $abc$36366$n3736_1
.sym 17347 picorv32.cpuregs_wrdata[2]
.sym 17348 $abc$36366$n3730
.sym 17350 $abc$36366$n4534
.sym 17357 $abc$36366$n3818_1
.sym 17359 $PACKER_VCC_NET
.sym 17360 $abc$36366$n5061
.sym 17362 $abc$36366$n5053
.sym 17367 picorv32.reg_sh[0]
.sym 17368 $abc$36366$n3826
.sym 17371 picorv32.cpu_state[4]
.sym 17407 $abc$36366$n3818_1
.sym 17408 picorv32.cpu_state[4]
.sym 17410 $abc$36366$n5053
.sym 17425 picorv32.reg_sh[0]
.sym 17428 $PACKER_VCC_NET
.sym 17432 $abc$36366$n5061
.sym 17433 $abc$36366$n3826
.sym 17434 picorv32.cpu_state[4]
.sym 17436 clk12_$glb_clk
.sym 17438 $abc$36366$n4420
.sym 17439 $abc$36366$n3412
.sym 17440 picorv32.cpuregs_rs1[11]
.sym 17441 $abc$36366$n4518
.sym 17442 $abc$36366$n5696
.sym 17443 picorv32.cpuregs_rs1[10]
.sym 17444 picorv32.cpuregs_rs1[2]
.sym 17445 $abc$36366$n5513_1
.sym 17447 $abc$36366$n3754
.sym 17450 $abc$36366$n4439
.sym 17451 $abc$36366$n4414
.sym 17452 $abc$36366$n4533
.sym 17456 picorv32.cpuregs_wrdata[27]
.sym 17457 $abc$36366$n4619
.sym 17458 picorv32.decoded_rs1[5]
.sym 17459 picorv32.cpu_state[4]
.sym 17460 $abc$36366$n3734
.sym 17461 picorv32.cpuregs_wrdata[24]
.sym 17462 $abc$36366$n4703
.sym 17463 picorv32.irq_pending[11]
.sym 17468 $abc$36366$n4512
.sym 17471 picorv32.cpuregs_wrdata[29]
.sym 17472 $abc$36366$n4751_1
.sym 17485 sys_rst
.sym 17488 picorv32.irq_mask[11]
.sym 17489 picorv32.instr_maskirq
.sym 17490 $abc$36366$n3070
.sym 17491 $abc$36366$n6270
.sym 17493 picorv32.cpuregs_rs1[3]
.sym 17500 picorv32.cpuregs_rs1[10]
.sym 17505 picorv32.cpuregs_rs1[11]
.sym 17506 picorv32.cpu_state[2]
.sym 17515 picorv32.cpuregs_rs1[10]
.sym 17520 picorv32.cpuregs_rs1[11]
.sym 17524 picorv32.cpu_state[2]
.sym 17525 picorv32.instr_maskirq
.sym 17526 picorv32.irq_mask[11]
.sym 17527 picorv32.cpuregs_rs1[11]
.sym 17538 picorv32.cpu_state[2]
.sym 17539 picorv32.instr_maskirq
.sym 17544 picorv32.cpuregs_rs1[3]
.sym 17548 sys_rst
.sym 17551 $abc$36366$n6270
.sym 17558 $abc$36366$n3070
.sym 17559 clk12_$glb_clk
.sym 17560 $abc$36366$n208_$glb_sr
.sym 17561 $abc$36366$n5510_1
.sym 17562 $abc$36366$n4310_1
.sym 17563 $abc$36366$n3051
.sym 17564 $abc$36366$n4307_1
.sym 17565 picorv32.cpuregs_rs1[0]
.sym 17566 $abc$36366$n4534
.sym 17567 picorv32.cpuregs_rs1[20]
.sym 17568 $abc$36366$n5511_1
.sym 17569 picorv32.cpuregs_rs1[1]
.sym 17570 picorv32.cpuregs_rs1[10]
.sym 17573 $abc$36366$n4609
.sym 17575 picorv32.irq_mask[3]
.sym 17576 $abc$36366$n4518
.sym 17577 $abc$36366$n4427
.sym 17580 picorv32.cpuregs_wrdata[3]
.sym 17582 $abc$36366$n3412
.sym 17583 $abc$36366$n4703
.sym 17585 picorv32.cpuregs_rs1[22]
.sym 17586 picorv32.cpuregs_wrdata[15]
.sym 17587 $abc$36366$n3066
.sym 17588 picorv32.cpuregs_wrdata[8]
.sym 17589 basesoc_uart_rx_fifo_do_read
.sym 17590 $abc$36366$n4703
.sym 17591 picorv32.irq_pending[6]
.sym 17592 picorv32.irq_mask[3]
.sym 17593 picorv32.cpuregs_wrdata[15]
.sym 17594 picorv32.irq_mask[21]
.sym 17595 picorv32.cpuregs_wrdata[8]
.sym 17596 $abc$36366$n3066
.sym 17602 $abc$36366$n4830
.sym 17603 $abc$36366$n3412
.sym 17606 $abc$36366$n4703
.sym 17608 picorv32.irq_pending[11]
.sym 17609 picorv32.irq_mask[11]
.sym 17610 picorv32.irq_mask[10]
.sym 17611 picorv32.irq_mask[20]
.sym 17612 $abc$36366$n4829
.sym 17613 $abc$36366$n3066
.sym 17614 picorv32.irq_pending[10]
.sym 17618 picorv32.irq_pending[20]
.sym 17632 picorv32.cpuregs_rs1[20]
.sym 17635 picorv32.irq_mask[20]
.sym 17637 picorv32.irq_pending[20]
.sym 17641 picorv32.cpuregs_rs1[20]
.sym 17642 $abc$36366$n4830
.sym 17643 $abc$36366$n4829
.sym 17644 $abc$36366$n4703
.sym 17648 $abc$36366$n3412
.sym 17649 picorv32.irq_mask[20]
.sym 17660 picorv32.irq_mask[10]
.sym 17662 picorv32.irq_pending[10]
.sym 17665 picorv32.irq_mask[11]
.sym 17666 picorv32.irq_pending[11]
.sym 17672 picorv32.irq_mask[11]
.sym 17673 picorv32.irq_pending[11]
.sym 17681 $abc$36366$n3066
.sym 17682 clk12_$glb_clk
.sym 17683 $abc$36366$n208_$glb_sr
.sym 17684 picorv32.irq_pending[7]
.sym 17685 picorv32.irq_pending[6]
.sym 17686 picorv32.irq_pending[9]
.sym 17687 $abc$36366$n3059
.sym 17688 picorv32.irq_pending[3]
.sym 17689 picorv32.irq_pending[8]
.sym 17690 $abc$36366$n3049
.sym 17691 picorv32.irq_pending[5]
.sym 17693 picorv32.cpuregs_rs1[6]
.sym 17696 $abc$36366$n4830
.sym 17698 $abc$36366$n4459
.sym 17699 $abc$36366$n4307_1
.sym 17701 $abc$36366$n6222
.sym 17702 $abc$36366$n4740
.sym 17704 picorv32.cpuregs_wrdata[1]
.sym 17705 $abc$36366$n4427
.sym 17706 picorv32.irq_pending[10]
.sym 17708 $abc$36366$n3051
.sym 17710 $abc$36366$n3070
.sym 17714 picorv32.reg_next_pc[10]
.sym 17715 $abc$36366$n3060
.sym 17716 picorv32.instr_maskirq
.sym 17725 picorv32.irq_pending[20]
.sym 17731 picorv32.cpuregs_rs1[20]
.sym 17732 picorv32.cpuregs_rs1[17]
.sym 17733 $abc$36366$n4703
.sym 17734 picorv32.irq_mask[20]
.sym 17737 picorv32.irq_mask[17]
.sym 17738 $abc$36366$n4812
.sym 17741 $abc$36366$n4811_1
.sym 17744 picorv32.irq_mask[22]
.sym 17745 picorv32.cpuregs_rs1[22]
.sym 17750 $abc$36366$n3412
.sym 17752 $abc$36366$n3070
.sym 17753 picorv32.cpuregs_rs1[8]
.sym 17760 $abc$36366$n3412
.sym 17761 picorv32.irq_mask[17]
.sym 17767 picorv32.cpuregs_rs1[20]
.sym 17773 picorv32.cpuregs_rs1[8]
.sym 17777 picorv32.cpuregs_rs1[22]
.sym 17783 picorv32.cpuregs_rs1[17]
.sym 17789 picorv32.irq_pending[20]
.sym 17791 picorv32.irq_mask[20]
.sym 17794 $abc$36366$n3412
.sym 17795 picorv32.irq_mask[22]
.sym 17800 picorv32.cpuregs_rs1[17]
.sym 17801 $abc$36366$n4811_1
.sym 17802 $abc$36366$n4703
.sym 17803 $abc$36366$n4812
.sym 17804 $abc$36366$n3070
.sym 17805 clk12_$glb_clk
.sym 17806 $abc$36366$n208_$glb_sr
.sym 17807 $abc$36366$n4325_1
.sym 17808 $abc$36366$n4355
.sym 17809 $abc$36366$n3061
.sym 17810 $abc$36366$n3047
.sym 17811 $abc$36366$n3036
.sym 17812 picorv32.cpuregs_wrdata[10]
.sym 17813 $abc$36366$n4318_1
.sym 17814 picorv32.irq_pending[12]
.sym 17819 picorv32.irq_pending[22]
.sym 17821 picorv32.cpuregs_wrdata[4]
.sym 17824 picorv32.irq_pending[5]
.sym 17826 picorv32.cpuregs_rs1[15]
.sym 17829 picorv32.cpuregs_wrdata[5]
.sym 17831 picorv32.cpuregs_wrdata[15]
.sym 17833 $abc$36366$n3059
.sym 17836 picorv32.irq_mask[17]
.sym 17837 $abc$36366$n2845
.sym 17838 picorv32.irq_pending[17]
.sym 17839 picorv32.cpuregs_rs1[8]
.sym 17842 $abc$36366$n4810
.sym 17849 picorv32.cpu_state[4]
.sym 17850 basesoc_picorv327[23]
.sym 17851 picorv32.irq_mask[22]
.sym 17852 $abc$36366$n3412
.sym 17854 picorv32.cpu_state[0]
.sym 17856 picorv32.irq_pending[20]
.sym 17859 picorv32.irq_mask[23]
.sym 17861 $abc$36366$n4703
.sym 17862 picorv32.cpuregs_rs1[23]
.sym 17864 picorv32.irq_mask[21]
.sym 17866 $abc$36366$n3066
.sym 17873 $abc$36366$n4848
.sym 17874 picorv32.irq_pending[23]
.sym 17875 picorv32.irq_pending[21]
.sym 17877 picorv32.irq_pending[22]
.sym 17878 $abc$36366$n4847
.sym 17882 picorv32.irq_pending[23]
.sym 17883 picorv32.irq_mask[23]
.sym 17887 picorv32.irq_pending[23]
.sym 17888 basesoc_picorv327[23]
.sym 17889 picorv32.cpu_state[4]
.sym 17890 picorv32.cpu_state[0]
.sym 17893 picorv32.irq_mask[23]
.sym 17896 picorv32.irq_pending[23]
.sym 17900 picorv32.irq_mask[21]
.sym 17902 picorv32.irq_pending[21]
.sym 17905 $abc$36366$n4703
.sym 17906 $abc$36366$n4847
.sym 17907 $abc$36366$n4848
.sym 17908 picorv32.cpuregs_rs1[23]
.sym 17911 picorv32.irq_mask[22]
.sym 17914 picorv32.irq_pending[22]
.sym 17917 $abc$36366$n3412
.sym 17919 picorv32.irq_mask[23]
.sym 17923 picorv32.irq_pending[20]
.sym 17924 picorv32.irq_pending[22]
.sym 17925 picorv32.irq_pending[23]
.sym 17926 picorv32.irq_pending[21]
.sym 17927 $abc$36366$n3066
.sym 17928 clk12_$glb_clk
.sym 17929 $abc$36366$n208_$glb_sr
.sym 17930 $abc$36366$n4312_1
.sym 17931 $abc$36366$n3057
.sym 17932 picorv32.cpuregs_wrdata[23]
.sym 17933 picorv32.irq_pending[19]
.sym 17934 $abc$36366$n4333_1
.sym 17935 $abc$36366$n4358
.sym 17936 picorv32.cpuregs_wrdata[15]
.sym 17937 picorv32.cpuregs_wrdata[8]
.sym 17939 picorv32.cpu_state[4]
.sym 17942 picorv32.cpuregs_rs1[18]
.sym 17948 picorv32.cpuregs_rs1[22]
.sym 17949 $abc$36366$n4325_1
.sym 17950 picorv32.irq_pending[21]
.sym 17952 $abc$36366$n2845
.sym 17953 picorv32.cpu_state[4]
.sym 17957 $abc$36366$n3066
.sym 17958 picorv32.reg_next_pc[8]
.sym 17962 basesoc_uart_rx_fifo_produce[2]
.sym 17963 $abc$36366$n3070
.sym 17971 picorv32.irq_pending[16]
.sym 17972 picorv32.irq_pending[17]
.sym 17973 $abc$36366$n3066
.sym 17977 $abc$36366$n3802
.sym 17978 $abc$36366$n3801
.sym 17980 $abc$36366$n3412
.sym 17988 picorv32.irq_pending[17]
.sym 17989 picorv32.irq_pending[18]
.sym 17990 picorv32.irq_pending[19]
.sym 17996 picorv32.irq_mask[17]
.sym 17997 picorv32.irq_mask[18]
.sym 18005 picorv32.irq_mask[18]
.sym 18006 picorv32.irq_pending[18]
.sym 18010 picorv32.irq_pending[17]
.sym 18011 picorv32.irq_mask[17]
.sym 18016 picorv32.irq_pending[18]
.sym 18019 picorv32.irq_mask[18]
.sym 18022 $abc$36366$n3801
.sym 18025 $abc$36366$n3802
.sym 18028 $abc$36366$n3412
.sym 18031 picorv32.irq_mask[18]
.sym 18040 picorv32.irq_pending[18]
.sym 18041 picorv32.irq_pending[19]
.sym 18042 picorv32.irq_pending[16]
.sym 18043 picorv32.irq_pending[17]
.sym 18048 picorv32.irq_pending[17]
.sym 18049 picorv32.irq_mask[17]
.sym 18050 $abc$36366$n3066
.sym 18051 clk12_$glb_clk
.sym 18052 $abc$36366$n208_$glb_sr
.sym 18055 basesoc_uart_rx_fifo_produce[2]
.sym 18056 basesoc_uart_rx_fifo_produce[3]
.sym 18057 basesoc_uart_rx_fifo_produce[0]
.sym 18058 $abc$36366$n6660
.sym 18059 $abc$36366$n2857
.sym 18060 $abc$36366$n2856
.sym 18065 $abc$36366$n3037
.sym 18067 $abc$36366$n4313_1
.sym 18068 picorv32.irq_pending[19]
.sym 18070 basesoc_uart_rx_fifo_wrport_we
.sym 18076 picorv32.cpuregs_wrdata[23]
.sym 18077 basesoc_uart_rx_fifo_do_read
.sym 18081 basesoc_uart_rx_fifo_do_read
.sym 18083 $abc$36366$n3066
.sym 18085 picorv32.cpuregs_wrdata[15]
.sym 18086 $abc$36366$n2840
.sym 18087 picorv32.cpuregs_wrdata[8]
.sym 18105 $abc$36366$n2857
.sym 18118 basesoc_uart_rx_fifo_produce[1]
.sym 18128 basesoc_uart_rx_fifo_produce[1]
.sym 18173 $abc$36366$n2857
.sym 18174 clk12_$glb_clk
.sym 18175 sys_rst_$glb_sr
.sym 18177 $abc$36366$n3066
.sym 18179 basesoc_uart_rx_fifo_consume[1]
.sym 18180 $abc$36366$n3070
.sym 18181 $abc$36366$n2861
.sym 18188 picorv32.irq_pending[26]
.sym 18189 sys_rst
.sym 18190 $abc$36366$n4337_1
.sym 18192 $abc$36366$n4340_1
.sym 18193 $abc$36366$n2856
.sym 18195 $abc$36366$n3800
.sym 18197 $abc$36366$n2856
.sym 18198 sys_rst
.sym 18199 $abc$36366$n3053
.sym 18201 $abc$36366$n3070
.sym 18219 $abc$36366$n2756
.sym 18227 basesoc_uart_phy_rx_reg[4]
.sym 18230 basesoc_uart_phy_rx_reg[2]
.sym 18232 basesoc_uart_phy_rx_reg[1]
.sym 18253 basesoc_uart_phy_rx_reg[4]
.sym 18271 basesoc_uart_phy_rx_reg[2]
.sym 18286 basesoc_uart_phy_rx_reg[1]
.sym 18296 $abc$36366$n2756
.sym 18297 clk12_$glb_clk
.sym 18298 sys_rst_$glb_sr
.sym 18301 basesoc_uart_rx_fifo_consume[2]
.sym 18302 basesoc_uart_rx_fifo_consume[3]
.sym 18303 $abc$36366$n2840
.sym 18305 basesoc_uart_rx_fifo_consume[0]
.sym 18311 basesoc_uart_phy_source_payload_data[0]
.sym 18313 $abc$36366$n2756
.sym 18315 picorv32.irq_mask[27]
.sym 18316 $abc$36366$n208
.sym 18318 basesoc_uart_rx_fifo_produce[1]
.sym 18319 basesoc_uart_phy_source_payload_data[2]
.sym 18321 basesoc_uart_phy_source_payload_data[7]
.sym 18325 basesoc_uart_rx_fifo_consume[1]
.sym 18328 basesoc_uart_rx_fifo_consume[0]
.sym 18422 waittimer2_count[1]
.sym 18437 basesoc_uart_rx_fifo_consume[3]
.sym 18444 picorv32.latched_stalu
.sym 18445 basesoc_uart_rx_fifo_consume[2]
.sym 18553 $abc$36366$n2933
.sym 18561 $abc$36366$n2928
.sym 18684 waittimer2_count[2]
.sym 18688 waittimer2_count[10]
.sym 18691 $abc$36366$n6346
.sym 18891 basesoc_timer0_reload_storage[2]
.sym 18893 basesoc_timer0_reload_storage[1]
.sym 18946 array_muxed2[2]
.sym 18949 array_muxed1[25]
.sym 18954 array_muxed0[14]
.sym 18986 array_muxed0[14]
.sym 18987 array_muxed2[2]
.sym 19008 array_muxed0[14]
.sym 19009 array_muxed1[25]
.sym 19019 basesoc_timer0_load_storage[13]
.sym 19022 basesoc_timer0_load_storage[10]
.sym 19024 basesoc_timer0_load_storage[9]
.sym 19026 basesoc_timer0_load_storage[8]
.sym 19032 spram_datain11[9]
.sym 19034 spram_maskwren01[0]
.sym 19050 spram_datain01[9]
.sym 19062 basesoc_ctrl_reset_reset_r
.sym 19072 basesoc_timer0_load_storage[10]
.sym 19074 array_muxed0[14]
.sym 19076 basesoc_dat_w[1]
.sym 19085 $abc$36366$n2877
.sym 19114 $abc$36366$n2877
.sym 19121 basesoc_dat_w[4]
.sym 19155 basesoc_dat_w[4]
.sym 19175 $abc$36366$n2877
.sym 19176 clk12_$glb_clk
.sym 19177 sys_rst_$glb_sr
.sym 19182 basesoc_ctrl_storage[2]
.sym 19193 adr[0]
.sym 19194 array_muxed1[21]
.sym 19195 array_muxed2[2]
.sym 19196 adr[0]
.sym 19199 $abc$36366$n2865
.sym 19201 array_muxed1[19]
.sym 19202 basesoc_dat_w[6]
.sym 19237 $abc$36366$n2869
.sym 19246 basesoc_dat_w[4]
.sym 19259 basesoc_dat_w[4]
.sym 19298 $abc$36366$n2869
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19301 $abc$36366$n5163_1
.sym 19304 basesoc_timer0_load_storage[5]
.sym 19307 basesoc_timer0_load_storage[4]
.sym 19311 array_muxed0[2]
.sym 19314 array_muxed0[4]
.sym 19316 array_muxed0[12]
.sym 19318 $abc$36366$n2915
.sym 19322 $abc$36366$n2910
.sym 19323 array_muxed1[26]
.sym 19324 array_muxed1[31]
.sym 19325 basesoc_dat_w[4]
.sym 19326 slave_sel_r[2]
.sym 19327 $abc$36366$n2902
.sym 19329 basesoc_timer0_reload_storage[25]
.sym 19331 $abc$36366$n2898_1
.sym 19332 basesoc_dat_w[4]
.sym 19348 basesoc_dat_w[5]
.sym 19351 basesoc_dat_w[4]
.sym 19353 $abc$36366$n2871
.sym 19356 basesoc_ctrl_reset_reset_r
.sym 19382 basesoc_dat_w[4]
.sym 19395 basesoc_ctrl_reset_reset_r
.sym 19399 basesoc_dat_w[5]
.sym 19421 $abc$36366$n2871
.sym 19422 clk12_$glb_clk
.sym 19423 sys_rst_$glb_sr
.sym 19424 basesoc_timer0_reload_storage[25]
.sym 19425 basesoc_timer0_reload_storage[26]
.sym 19427 basesoc_timer0_reload_storage[30]
.sym 19431 basesoc_timer0_reload_storage[27]
.sym 19436 adr[1]
.sym 19437 basesoc_timer0_load_storage[4]
.sym 19438 $abc$36366$n3309
.sym 19439 adr[1]
.sym 19440 basesoc_timer0_reload_storage[4]
.sym 19441 $abc$36366$n2871
.sym 19444 basesoc_timer0_reload_storage[28]
.sym 19446 basesoc_timer0_reload_storage[5]
.sym 19447 array_muxed0[5]
.sym 19451 basesoc_timer0_reload_storage[0]
.sym 19456 sys_rst
.sym 19474 basesoc_dat_w[6]
.sym 19476 $abc$36366$n2717
.sym 19492 basesoc_dat_w[4]
.sym 19507 basesoc_dat_w[6]
.sym 19510 basesoc_dat_w[4]
.sym 19544 $abc$36366$n2717
.sym 19545 clk12_$glb_clk
.sym 19546 sys_rst_$glb_sr
.sym 19549 $abc$36366$n13
.sym 19550 basesoc_timer0_load_storage[30]
.sym 19551 basesoc_timer0_load_storage[27]
.sym 19553 basesoc_timer0_load_storage[25]
.sym 19555 array_muxed2[3]
.sym 19562 $abc$36366$n2717
.sym 19563 basesoc_uart_phy_storage[14]
.sym 19564 basesoc_timer0_reload_storage[27]
.sym 19565 basesoc_uart_phy_storage[12]
.sym 19566 basesoc_timer0_reload_storage[23]
.sym 19572 array_muxed0[11]
.sym 19574 basesoc_dat_w[1]
.sym 19577 $abc$36366$n2877
.sym 19578 $abc$36366$n4915_1
.sym 19580 basesoc_dat_w[3]
.sym 19581 array_muxed0[1]
.sym 19582 basesoc_uart_phy_rx_busy
.sym 19591 basesoc_dat_w[3]
.sym 19603 basesoc_dat_w[5]
.sym 19615 $abc$36366$n2715
.sym 19617 basesoc_dat_w[7]
.sym 19618 basesoc_dat_w[4]
.sym 19627 basesoc_dat_w[3]
.sym 19634 basesoc_dat_w[4]
.sym 19647 basesoc_dat_w[7]
.sym 19666 basesoc_dat_w[5]
.sym 19667 $abc$36366$n2715
.sym 19668 clk12_$glb_clk
.sym 19669 sys_rst_$glb_sr
.sym 19670 $abc$36366$n4916
.sym 19672 interface5_bank_bus_dat_r[2]
.sym 19674 $abc$36366$n4919
.sym 19675 interface5_bank_bus_dat_r[3]
.sym 19676 basesoc_adr[4]
.sym 19684 array_muxed1[24]
.sym 19686 array_muxed0[0]
.sym 19691 $abc$36366$n2869
.sym 19692 array_muxed1[16]
.sym 19694 $abc$36366$n13
.sym 19700 $abc$36366$n2851_1
.sym 19714 $abc$36366$n3889
.sym 19715 $abc$36366$n3236
.sym 19718 $abc$36366$n126
.sym 19719 basesoc_uart_phy_storage[28]
.sym 19720 basesoc_uart_phy_storage[3]
.sym 19721 basesoc_uart_phy_storage[4]
.sym 19722 adr[1]
.sym 19723 basesoc_uart_phy_storage[12]
.sym 19724 adr[0]
.sym 19725 adr[1]
.sym 19726 $abc$36366$n118
.sym 19727 $abc$36366$n3899
.sym 19732 $abc$36366$n4921_1
.sym 19733 $abc$36366$n4922
.sym 19734 basesoc_uart_phy_storage[19]
.sym 19742 basesoc_uart_phy_rx_busy
.sym 19744 adr[0]
.sym 19745 basesoc_uart_phy_storage[19]
.sym 19746 basesoc_uart_phy_storage[3]
.sym 19747 adr[1]
.sym 19751 basesoc_uart_phy_rx_busy
.sym 19753 $abc$36366$n3899
.sym 19758 $abc$36366$n118
.sym 19762 $abc$36366$n126
.sym 19768 $abc$36366$n3236
.sym 19770 $abc$36366$n4922
.sym 19771 $abc$36366$n4921_1
.sym 19774 $abc$36366$n126
.sym 19775 adr[1]
.sym 19776 basesoc_uart_phy_storage[4]
.sym 19777 adr[0]
.sym 19780 adr[0]
.sym 19781 basesoc_uart_phy_storage[12]
.sym 19782 adr[1]
.sym 19783 basesoc_uart_phy_storage[28]
.sym 19786 $abc$36366$n3889
.sym 19787 basesoc_uart_phy_rx_busy
.sym 19791 clk12_$glb_clk
.sym 19792 sys_rst_$glb_sr
.sym 19793 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 19794 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 19795 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 19796 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 19797 interface4_bank_bus_dat_r[5]
.sym 19798 basesoc_uart_phy_storage[6]
.sym 19799 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 19800 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 19803 $PACKER_GND_NET
.sym 19807 basesoc_dat_w[5]
.sym 19808 basesoc_uart_phy_storage[11]
.sym 19809 array_muxed0[6]
.sym 19812 array_muxed0[4]
.sym 19814 $abc$36366$n126
.sym 19815 interface5_bank_bus_dat_r[4]
.sym 19818 basesoc_uart_phy_storage[10]
.sym 19819 basesoc_uart_phy_storage[1]
.sym 19822 adr[0]
.sym 19826 basesoc_uart_phy_storage[9]
.sym 19827 $abc$36366$n2902
.sym 19834 basesoc_uart_phy_storage[7]
.sym 19836 basesoc_uart_phy_storage[3]
.sym 19837 basesoc_uart_phy_storage[1]
.sym 19838 basesoc_uart_phy_storage[4]
.sym 19840 basesoc_uart_phy_storage[5]
.sym 19841 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 19848 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 19853 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 19854 basesoc_uart_phy_storage[0]
.sym 19855 basesoc_uart_phy_storage[6]
.sym 19856 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 19857 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 19858 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 19859 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 19860 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 19865 basesoc_uart_phy_storage[2]
.sym 19866 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 19868 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 19869 basesoc_uart_phy_storage[0]
.sym 19872 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 19874 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 19875 basesoc_uart_phy_storage[1]
.sym 19876 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 19878 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 19880 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 19881 basesoc_uart_phy_storage[2]
.sym 19882 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 19884 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 19886 basesoc_uart_phy_storage[3]
.sym 19887 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 19888 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 19890 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 19892 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 19893 basesoc_uart_phy_storage[4]
.sym 19894 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 19896 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 19898 basesoc_uart_phy_storage[5]
.sym 19899 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 19900 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 19902 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 19904 basesoc_uart_phy_storage[6]
.sym 19905 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 19906 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 19908 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 19910 basesoc_uart_phy_storage[7]
.sym 19911 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 19912 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 19916 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 19917 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 19918 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 19919 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 19920 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 19921 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 19922 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 19923 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 19933 $abc$36366$n2715
.sym 19934 $abc$36366$n3984
.sym 19935 basesoc_dat_w[7]
.sym 19936 array_muxed0[8]
.sym 19937 $abc$36366$n3264
.sym 19939 $abc$36366$n3236
.sym 19940 sys_rst
.sym 19946 basesoc_uart_phy_storage[6]
.sym 19949 basesoc_uart_phy_storage[26]
.sym 19952 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 19959 basesoc_uart_phy_storage[13]
.sym 19961 basesoc_uart_phy_storage[8]
.sym 19962 basesoc_uart_phy_storage[15]
.sym 19965 basesoc_uart_phy_storage[14]
.sym 19967 basesoc_uart_phy_storage[12]
.sym 19968 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 19971 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 19972 basesoc_uart_phy_storage[11]
.sym 19977 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 19978 basesoc_uart_phy_storage[10]
.sym 19979 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 19980 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 19981 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 19984 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 19986 basesoc_uart_phy_storage[9]
.sym 19987 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 19989 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 19991 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 19992 basesoc_uart_phy_storage[8]
.sym 19993 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 19995 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 19997 basesoc_uart_phy_storage[9]
.sym 19998 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 19999 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 20001 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 20003 basesoc_uart_phy_storage[10]
.sym 20004 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 20005 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 20007 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 20009 basesoc_uart_phy_storage[11]
.sym 20010 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 20011 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 20013 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 20015 basesoc_uart_phy_storage[12]
.sym 20016 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 20017 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 20019 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 20021 basesoc_uart_phy_storage[13]
.sym 20022 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 20023 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 20025 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 20027 basesoc_uart_phy_storage[14]
.sym 20028 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 20029 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 20031 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 20033 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 20034 basesoc_uart_phy_storage[15]
.sym 20035 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 20039 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 20040 $abc$36366$n4927_1
.sym 20041 basesoc_uart_phy_storage[22]
.sym 20042 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 20044 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 20056 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 20057 $abc$36366$n4000
.sym 20058 $PACKER_VCC_NET
.sym 20067 basesoc_uart_phy_rx_busy
.sym 20075 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 20080 basesoc_uart_phy_storage[23]
.sym 20083 basesoc_uart_phy_storage[20]
.sym 20086 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 20091 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 20095 basesoc_uart_phy_storage[21]
.sym 20097 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 20099 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 20100 basesoc_uart_phy_storage[17]
.sym 20101 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 20102 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 20103 basesoc_uart_phy_storage[18]
.sym 20104 basesoc_uart_phy_storage[16]
.sym 20106 basesoc_uart_phy_storage[22]
.sym 20107 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 20108 basesoc_uart_phy_storage[19]
.sym 20111 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 20112 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 20114 basesoc_uart_phy_storage[16]
.sym 20115 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 20116 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 20118 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 20120 basesoc_uart_phy_storage[17]
.sym 20121 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 20122 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 20124 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 20126 basesoc_uart_phy_storage[18]
.sym 20127 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 20128 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 20130 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 20132 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 20133 basesoc_uart_phy_storage[19]
.sym 20134 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 20136 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 20138 basesoc_uart_phy_storage[20]
.sym 20139 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 20140 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 20142 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 20144 basesoc_uart_phy_storage[21]
.sym 20145 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 20146 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 20148 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 20150 basesoc_uart_phy_storage[22]
.sym 20151 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 20152 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 20154 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 20156 basesoc_uart_phy_storage[23]
.sym 20157 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 20158 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 20162 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 20163 $abc$36366$n2939
.sym 20165 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 20166 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 20167 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 20175 $abc$36366$n2721
.sym 20182 $abc$36366$n4018
.sym 20183 $abc$36366$n4927_1
.sym 20184 $abc$36366$n4020
.sym 20185 basesoc_uart_phy_storage[22]
.sym 20186 $abc$36366$n13
.sym 20188 $abc$36366$n130
.sym 20191 $abc$36366$n3242
.sym 20193 $abc$36366$n11
.sym 20198 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 20208 basesoc_uart_phy_storage[24]
.sym 20210 basesoc_uart_phy_storage[31]
.sym 20212 basesoc_uart_phy_storage[28]
.sym 20213 basesoc_uart_phy_storage[29]
.sym 20216 basesoc_uart_phy_storage[30]
.sym 20217 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 20218 basesoc_uart_phy_storage[27]
.sym 20219 basesoc_uart_phy_storage[26]
.sym 20222 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 20223 basesoc_uart_phy_storage[25]
.sym 20224 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 20225 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 20227 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 20230 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 20231 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 20232 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 20235 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 20237 basesoc_uart_phy_storage[24]
.sym 20238 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 20239 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 20241 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 20243 basesoc_uart_phy_storage[25]
.sym 20244 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 20245 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 20247 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 20249 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 20250 basesoc_uart_phy_storage[26]
.sym 20251 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 20253 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 20255 basesoc_uart_phy_storage[27]
.sym 20256 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 20257 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 20259 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 20261 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 20262 basesoc_uart_phy_storage[28]
.sym 20263 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 20265 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 20267 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 20268 basesoc_uart_phy_storage[29]
.sym 20269 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 20271 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 20273 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 20274 basesoc_uart_phy_storage[30]
.sym 20275 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 20277 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 20279 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 20280 basesoc_uart_phy_storage[31]
.sym 20281 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 20285 $abc$36366$n2729
.sym 20292 $abc$36366$n130
.sym 20296 $abc$36366$n4460
.sym 20304 basesoc_uart_phy_storage[30]
.sym 20308 basesoc_uart_phy_storage[28]
.sym 20319 $PACKER_GND_NET
.sym 20321 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 20328 $abc$36366$n2721
.sym 20331 basesoc_dat_w[7]
.sym 20336 basesoc_ctrl_reset_reset_r
.sym 20340 basesoc_dat_w[5]
.sym 20362 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 20372 basesoc_dat_w[5]
.sym 20389 basesoc_ctrl_reset_reset_r
.sym 20403 basesoc_dat_w[7]
.sym 20405 $abc$36366$n2721
.sym 20406 clk12_$glb_clk
.sym 20407 sys_rst_$glb_sr
.sym 20413 $abc$36366$n2738
.sym 20415 basesoc_uart_phy_tx_bitcount[1]
.sym 20423 basesoc_uart_phy_storage[17]
.sym 20424 $abc$36366$n2721
.sym 20432 sys_rst
.sym 20438 slave_sel_r[1]
.sym 20451 $abc$36366$n2721
.sym 20453 basesoc_uart_phy_tx_bitcount[0]
.sym 20458 $abc$36366$n13
.sym 20460 basesoc_uart_phy_tx_bitcount[3]
.sym 20463 basesoc_uart_phy_tx_bitcount[2]
.sym 20472 basesoc_uart_phy_tx_bitcount[1]
.sym 20481 $nextpnr_ICESTORM_LC_2$O
.sym 20484 basesoc_uart_phy_tx_bitcount[0]
.sym 20487 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 20490 basesoc_uart_phy_tx_bitcount[1]
.sym 20493 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 20495 basesoc_uart_phy_tx_bitcount[2]
.sym 20497 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 20501 basesoc_uart_phy_tx_bitcount[3]
.sym 20503 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 20506 $abc$36366$n13
.sym 20524 basesoc_uart_phy_tx_bitcount[2]
.sym 20526 basesoc_uart_phy_tx_bitcount[1]
.sym 20527 basesoc_uart_phy_tx_bitcount[3]
.sym 20528 $abc$36366$n2721
.sym 20529 clk12_$glb_clk
.sym 20532 $abc$36366$n2909
.sym 20534 basesoc_uart_eventmanager_pending_w[1]
.sym 20536 $abc$36366$n2796
.sym 20540 basesoc_picorv327[28]
.sym 20544 basesoc_uart_phy_tx_busy
.sym 20546 $abc$36366$n2735
.sym 20552 $abc$36366$n6273
.sym 20553 basesoc_uart_phy_uart_clk_txen
.sym 20557 $abc$36366$n2981
.sym 20565 $PACKER_VCC_NET
.sym 20566 $abc$36366$n3245
.sym 20572 $PACKER_VCC_NET
.sym 20574 $abc$36366$n3953
.sym 20583 $abc$36366$n3955
.sym 20584 basesoc_uart_phy_tx_bitcount[0]
.sym 20585 $abc$36366$n2735
.sym 20589 $abc$36366$n3948
.sym 20590 $abc$36366$n2729
.sym 20612 $PACKER_VCC_NET
.sym 20613 basesoc_uart_phy_tx_bitcount[0]
.sym 20624 $abc$36366$n3955
.sym 20626 $abc$36366$n2735
.sym 20631 $abc$36366$n2735
.sym 20632 $abc$36366$n3948
.sym 20641 $abc$36366$n2735
.sym 20643 $abc$36366$n3953
.sym 20651 $abc$36366$n2729
.sym 20652 clk12_$glb_clk
.sym 20653 sys_rst_$glb_sr
.sym 20654 $abc$36366$n2795
.sym 20658 basesoc_uart_phy_rx_reg[7]
.sym 20668 $PACKER_GND_NET
.sym 20670 basesoc_uart_rx_fifo_readable
.sym 20673 $abc$36366$n3267
.sym 20677 basesoc_uart_tx_fifo_level0[4]
.sym 20678 por_rst
.sym 20683 basesoc_uart_phy_tx_bitcount[0]
.sym 20685 $PACKER_GND_NET
.sym 20696 por_rst
.sym 20697 $abc$36366$n2980
.sym 20698 $abc$36366$n4099
.sym 20699 $abc$36366$n186
.sym 20701 $abc$36366$n4102
.sym 20704 $abc$36366$n4098
.sym 20705 $abc$36366$n182
.sym 20709 $abc$36366$n192
.sym 20714 $abc$36366$n184
.sym 20724 $abc$36366$n180
.sym 20729 $abc$36366$n182
.sym 20734 $abc$36366$n184
.sym 20735 $abc$36366$n186
.sym 20736 $abc$36366$n182
.sym 20737 $abc$36366$n180
.sym 20741 $abc$36366$n184
.sym 20746 por_rst
.sym 20749 $abc$36366$n4098
.sym 20753 por_rst
.sym 20755 $abc$36366$n4099
.sym 20759 $abc$36366$n186
.sym 20764 $abc$36366$n4102
.sym 20765 por_rst
.sym 20770 $abc$36366$n192
.sym 20774 $abc$36366$n2980
.sym 20775 clk12_$glb_clk
.sym 20778 picorv32.mem_rdata_q[9]
.sym 20779 picorv32.decoded_rs2[2]
.sym 20780 picorv32.decoded_rs2[1]
.sym 20782 $abc$36366$n4442
.sym 20786 array_muxed0[2]
.sym 20787 $abc$36366$n3066
.sym 20798 basesoc_uart_rx_fifo_readable
.sym 20812 picorv32.decoded_rs2[0]
.sym 20821 $abc$36366$n180
.sym 20823 sys_rst
.sym 20828 $abc$36366$n182
.sym 20829 $abc$36366$n2981
.sym 20838 por_rst
.sym 20865 por_rst
.sym 20866 $abc$36366$n182
.sym 20887 por_rst
.sym 20888 $abc$36366$n180
.sym 20890 sys_rst
.sym 20897 $abc$36366$n2981
.sym 20898 clk12_$glb_clk
.sym 20900 $abc$36366$n3768
.sym 20901 $abc$36366$n6659
.sym 20902 $abc$36366$n3774
.sym 20903 $abc$36366$n4411
.sym 20904 $abc$36366$n3780
.sym 20905 $abc$36366$n3778_1
.sym 20906 $abc$36366$n3194
.sym 20907 $abc$36366$n3772_1
.sym 20909 $abc$36366$n3770_1
.sym 20915 picorv32.decoded_rs2[1]
.sym 20921 picorv32.mem_rdata_q[9]
.sym 20922 $PACKER_GND_NET
.sym 20923 $abc$36366$n4593
.sym 20924 picorv32.decoded_rs2[2]
.sym 20925 sys_rst
.sym 20927 $abc$36366$n4466
.sym 20928 $abc$36366$n3824_1
.sym 20929 $abc$36366$n4448
.sym 20930 $abc$36366$n4442
.sym 20931 $abc$36366$n3806
.sym 20932 picorv32.decoded_imm_uj[15]
.sym 20933 $abc$36366$n3822_1
.sym 20934 picorv32.alu_out_q[30]
.sym 20935 picorv32.cpuregs_wrdata[4]
.sym 20946 picorv32.cpuregs_wrdata[20]
.sym 21013 picorv32.cpuregs_wrdata[20]
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$36366$n3824_1
.sym 21024 $abc$36366$n4599
.sym 21025 picorv32.decoded_imm_uj[15]
.sym 21026 $abc$36366$n3732
.sym 21027 $abc$36366$n3750
.sym 21028 picorv32.decoded_imm_uj[18]
.sym 21029 $abc$36366$n3731
.sym 21030 picorv32.decoded_rd[2]
.sym 21031 $abc$36366$n3790
.sym 21032 picorv32.alu_out_q[0]
.sym 21033 $abc$36366$n3412
.sym 21038 $abc$36366$n4411
.sym 21039 picorv32.cpuregs_wrdata[25]
.sym 21042 picorv32.cpuregs_wrdata[29]
.sym 21043 $abc$36366$n3736_1
.sym 21044 $abc$36366$n2845
.sym 21045 $abc$36366$n3730
.sym 21046 $abc$36366$n4451
.sym 21047 $abc$36366$n4423
.sym 21049 $abc$36366$n4411
.sym 21050 picorv32.decoded_imm_uj[18]
.sym 21051 $abc$36366$n4826
.sym 21052 picorv32.cpuregs_wrdata[18]
.sym 21054 picorv32.cpuregs_wrdata[11]
.sym 21055 picorv32.cpuregs_wrdata[16]
.sym 21056 $abc$36366$n4433
.sym 21057 picorv32.latched_stalu
.sym 21068 $abc$36366$n3740
.sym 21071 $abc$36366$n3736_1
.sym 21072 $abc$36366$n3730
.sym 21075 picorv32.is_slli_srli_srai
.sym 21076 picorv32.cpuregs_wrdata[18]
.sym 21082 picorv32.decoded_rs2[0]
.sym 21084 picorv32.decoded_rs2[2]
.sym 21088 picorv32.decoded_rs2[4]
.sym 21089 $abc$36366$n4599
.sym 21097 $abc$36366$n4599
.sym 21104 picorv32.decoded_rs2[0]
.sym 21105 $abc$36366$n3730
.sym 21106 picorv32.is_slli_srli_srai
.sym 21109 picorv32.is_slli_srli_srai
.sym 21110 $abc$36366$n3736_1
.sym 21111 picorv32.decoded_rs2[2]
.sym 21121 picorv32.is_slli_srli_srai
.sym 21123 $abc$36366$n3740
.sym 21124 picorv32.decoded_rs2[4]
.sym 21139 picorv32.cpuregs_wrdata[18]
.sym 21144 clk12_$glb_clk
.sym 21146 $abc$36366$n3734
.sym 21147 $abc$36366$n4529
.sym 21148 $abc$36366$n4448
.sym 21149 $abc$36366$n4521
.sym 21150 $abc$36366$n4439
.sym 21151 $abc$36366$n4410
.sym 21152 $abc$36366$n4423
.sym 21153 picorv32.decoded_rs1[5]
.sym 21155 $abc$36366$n3788
.sym 21159 $abc$36366$n3731
.sym 21160 $abc$36366$n4492
.sym 21161 picorv32.is_slli_srli_srai
.sym 21162 picorv32.decoded_rs2[3]
.sym 21163 picorv32.cpuregs_wrdata[20]
.sym 21164 $abc$36366$n2850
.sym 21165 picorv32.cpuregs_wrdata[19]
.sym 21166 picorv32.cpuregs_wrdata[22]
.sym 21167 $abc$36366$n4599
.sym 21169 picorv32.mem_rdata_latched[15]
.sym 21171 picorv32.cpuregs_rs1[2]
.sym 21172 $abc$36366$n3070
.sym 21173 $abc$36366$n4410
.sym 21176 basesoc_uart_rx_fifo_wrport_we
.sym 21177 $abc$36366$n3412
.sym 21178 $abc$36366$n4457
.sym 21179 picorv32.cpuregs_wrdata[23]
.sym 21187 $abc$36366$n4420
.sym 21188 $abc$36366$n4620
.sym 21193 $abc$36366$n3731
.sym 21194 $abc$36366$n4533
.sym 21195 $abc$36366$n4619
.sym 21197 $abc$36366$n4419
.sym 21201 $abc$36366$n3731
.sym 21203 picorv32.cpu_state[0]
.sym 21204 $abc$36366$n4413
.sym 21205 picorv32.cpuregs_wrdata[4]
.sym 21206 $abc$36366$n4828
.sym 21208 picorv32.cpuregs_wrdata[29]
.sym 21209 $abc$36366$n4411
.sym 21211 $abc$36366$n4826
.sym 21212 picorv32.irq_pending[20]
.sym 21213 $abc$36366$n4534
.sym 21214 picorv32.cpuregs_wrdata[11]
.sym 21217 $abc$36366$n4414
.sym 21220 $abc$36366$n4411
.sym 21221 $abc$36366$n4533
.sym 21222 $abc$36366$n3731
.sym 21223 $abc$36366$n4534
.sym 21229 picorv32.cpuregs_wrdata[11]
.sym 21233 picorv32.cpuregs_wrdata[29]
.sym 21238 $abc$36366$n4826
.sym 21239 picorv32.irq_pending[20]
.sym 21240 $abc$36366$n4828
.sym 21241 picorv32.cpu_state[0]
.sym 21244 $abc$36366$n4411
.sym 21245 $abc$36366$n4414
.sym 21246 $abc$36366$n3731
.sym 21247 $abc$36366$n4413
.sym 21250 $abc$36366$n4620
.sym 21251 $abc$36366$n3731
.sym 21252 $abc$36366$n4619
.sym 21253 $abc$36366$n4411
.sym 21258 picorv32.cpuregs_wrdata[4]
.sym 21262 $abc$36366$n3731
.sym 21263 $abc$36366$n4420
.sym 21264 $abc$36366$n4419
.sym 21265 $abc$36366$n4411
.sym 21267 clk12_$glb_clk
.sym 21269 picorv32.cpuregs_rs1[9]
.sym 21270 picorv32.cpuregs_rs1[7]
.sym 21271 $abc$36366$n4457
.sym 21272 $abc$36366$n2933_1
.sym 21273 $abc$36366$n4609
.sym 21274 $abc$36366$n2931
.sym 21275 $abc$36366$n4430
.sym 21276 $abc$36366$n5514_1
.sym 21278 $PACKER_GND_NET
.sym 21281 picorv32.irq_pending[6]
.sym 21282 $PACKER_VCC_NET
.sym 21283 picorv32.cpuregs_wrdata[12]
.sym 21285 picorv32.cpuregs_wrdata[15]
.sym 21286 picorv32.decoded_rs1[5]
.sym 21287 $abc$36366$n4433
.sym 21288 picorv32.cpuregs_wrdata[15]
.sym 21289 picorv32.reg_out[20]
.sym 21290 picorv32.cpuregs_wrdata[8]
.sym 21291 $abc$36366$n3740
.sym 21292 $abc$36366$n4703
.sym 21294 picorv32.cpu_state[2]
.sym 21295 $abc$36366$n6179
.sym 21296 $abc$36366$n5511_1
.sym 21297 picorv32.cpu_state[2]
.sym 21298 picorv32.cpuregs_wrdata[16]
.sym 21300 $abc$36366$n3066
.sym 21302 picorv32.cpuregs_rs1[9]
.sym 21303 $abc$36366$n3412
.sym 21304 picorv32.irq_state[0]
.sym 21310 picorv32.cpu_state[2]
.sym 21313 picorv32.instr_maskirq
.sym 21314 $abc$36366$n5696
.sym 21315 picorv32.cpu_state[2]
.sym 21317 $abc$36366$n6181
.sym 21318 picorv32.irq_mask[10]
.sym 21319 $abc$36366$n4620
.sym 21320 $abc$36366$n3696_1
.sym 21322 picorv32.cpuregs_wrdata[2]
.sym 21323 picorv32.cpuregs_rs1[10]
.sym 21325 $abc$36366$n4427
.sym 21329 $abc$36366$n6182
.sym 21332 picorv32.cpuregs_wrdata[8]
.sym 21334 $abc$36366$n4420
.sym 21340 picorv32.cpuregs_wrdata[10]
.sym 21341 $abc$36366$n4512
.sym 21346 picorv32.cpuregs_wrdata[2]
.sym 21349 picorv32.instr_maskirq
.sym 21351 picorv32.cpu_state[2]
.sym 21355 $abc$36366$n4620
.sym 21356 $abc$36366$n3696_1
.sym 21357 $abc$36366$n4427
.sym 21358 $abc$36366$n6182
.sym 21364 picorv32.cpuregs_wrdata[8]
.sym 21368 picorv32.cpuregs_wrdata[10]
.sym 21373 $abc$36366$n3696_1
.sym 21374 $abc$36366$n4427
.sym 21375 $abc$36366$n6181
.sym 21376 $abc$36366$n5696
.sym 21379 $abc$36366$n4427
.sym 21380 $abc$36366$n4420
.sym 21381 $abc$36366$n4512
.sym 21382 $abc$36366$n3696_1
.sym 21385 picorv32.instr_maskirq
.sym 21386 picorv32.cpu_state[2]
.sym 21387 picorv32.irq_mask[10]
.sym 21388 picorv32.cpuregs_rs1[10]
.sym 21390 clk12_$glb_clk
.sym 21392 picorv32.irq_mask[6]
.sym 21393 $abc$36366$n4741
.sym 21394 $abc$36366$n4797
.sym 21395 picorv32.irq_mask[7]
.sym 21396 picorv32.cpuregs_rs1[5]
.sym 21397 picorv32.irq_mask[5]
.sym 21398 $abc$36366$n4740
.sym 21399 picorv32.cpuregs_wrdata[7]
.sym 21401 $abc$36366$n2931
.sym 21405 $abc$36366$n4430
.sym 21406 $abc$36366$n3806
.sym 21407 $abc$36366$n3864
.sym 21408 $abc$36366$n4419
.sym 21409 picorv32.instr_maskirq
.sym 21410 picorv32.cpuregs_rs1[11]
.sym 21412 $abc$36366$n7113
.sym 21413 picorv32.cpuregs_rs1[7]
.sym 21414 $abc$36366$n5696
.sym 21415 $abc$36366$n2932
.sym 21416 picorv32.cpu_state[0]
.sym 21417 picorv32.cpuregs_rs1[24]
.sym 21418 sys_rst
.sym 21419 picorv32.alu_out_q[30]
.sym 21420 $abc$36366$n4466
.sym 21421 $abc$36366$n207
.sym 21422 picorv32.cpuregs_wrdata[4]
.sym 21423 picorv32.cpu_state[0]
.sym 21424 $abc$36366$n3064
.sym 21425 $abc$36366$n3872
.sym 21426 picorv32.cpuregs_wrdata[10]
.sym 21427 $abc$36366$n4442
.sym 21433 $abc$36366$n5510_1
.sym 21434 picorv32.cpu_state[0]
.sym 21435 $abc$36366$n4427
.sym 21437 $abc$36366$n207
.sym 21438 picorv32.irq_pending[8]
.sym 21439 $abc$36366$n4751_1
.sym 21440 $abc$36366$n4459
.sym 21441 picorv32.irq_pending[7]
.sym 21442 picorv32.irq_pending[6]
.sym 21443 $abc$36366$n4427
.sym 21444 picorv32.cpuregs_rs1[8]
.sym 21445 picorv32.irq_pending[10]
.sym 21446 $abc$36366$n4534
.sym 21448 picorv32.cpuregs_wrdata[0]
.sym 21449 picorv32.irq_mask[10]
.sym 21451 picorv32.irq_mask[8]
.sym 21453 $abc$36366$n4460
.sym 21454 picorv32.cpu_state[2]
.sym 21455 $abc$36366$n6179
.sym 21457 picorv32.irq_mask[6]
.sym 21458 picorv32.irq_state[1]
.sym 21459 $abc$36366$n3696_1
.sym 21460 picorv32.irq_mask[7]
.sym 21461 picorv32.instr_maskirq
.sym 21466 picorv32.cpuregs_rs1[8]
.sym 21467 picorv32.cpu_state[2]
.sym 21468 picorv32.irq_mask[8]
.sym 21469 picorv32.instr_maskirq
.sym 21473 picorv32.irq_state[1]
.sym 21474 picorv32.irq_pending[7]
.sym 21475 picorv32.irq_mask[7]
.sym 21478 picorv32.irq_mask[10]
.sym 21479 picorv32.irq_pending[10]
.sym 21484 picorv32.irq_mask[6]
.sym 21485 picorv32.irq_state[1]
.sym 21487 picorv32.irq_pending[6]
.sym 21490 $abc$36366$n4534
.sym 21491 $abc$36366$n4427
.sym 21492 $abc$36366$n6179
.sym 21493 $abc$36366$n3696_1
.sym 21497 picorv32.cpuregs_wrdata[0]
.sym 21502 $abc$36366$n4427
.sym 21503 $abc$36366$n4459
.sym 21504 $abc$36366$n4460
.sym 21505 $abc$36366$n3696_1
.sym 21508 picorv32.cpu_state[0]
.sym 21509 $abc$36366$n5510_1
.sym 21510 picorv32.irq_pending[8]
.sym 21511 $abc$36366$n4751_1
.sym 21513 clk12_$glb_clk
.sym 21514 $abc$36366$n207
.sym 21515 $abc$36366$n3804_1
.sym 21516 picorv32.cpuregs_wrdata[4]
.sym 21517 $abc$36366$n3064
.sym 21518 picorv32.irq_mask[15]
.sym 21519 $abc$36366$n4301_1
.sym 21520 $abc$36366$n3035
.sym 21521 picorv32.irq_mask[9]
.sym 21522 $abc$36366$n3034
.sym 21524 picorv32.irq_mask[5]
.sym 21528 picorv32.cpuregs_wrdata[15]
.sym 21529 $abc$36366$n4810
.sym 21530 picorv32.irq_pending[17]
.sym 21531 $abc$36366$n6181
.sym 21532 picorv32.cpuregs_rs1[8]
.sym 21533 picorv32.cpuregs_wrdata[2]
.sym 21534 picorv32.irq_pending[10]
.sym 21536 picorv32.cpuregs_wrdata[0]
.sym 21537 picorv32.cpuregs_rs1[0]
.sym 21538 picorv32.reg_out[17]
.sym 21539 $abc$36366$n4309_1
.sym 21540 picorv32.cpuregs_rs1[9]
.sym 21541 picorv32.cpuregs_wrdata[11]
.sym 21542 $abc$36366$n4315_1
.sym 21543 $abc$36366$n4703
.sym 21544 picorv32.irq_state[1]
.sym 21545 $abc$36366$n3696_1
.sym 21546 $abc$36366$n4319_1
.sym 21547 picorv32.cpuregs_wrdata[16]
.sym 21548 picorv32.cpuregs_wrdata[18]
.sym 21549 $abc$36366$n4433
.sym 21550 $abc$36366$n4427
.sym 21558 picorv32.irq_mask[8]
.sym 21559 picorv32.irq_mask[3]
.sym 21561 picorv32.irq_mask[5]
.sym 21564 picorv32.irq_mask[6]
.sym 21565 picorv32.irq_pending[6]
.sym 21567 picorv32.irq_mask[7]
.sym 21569 picorv32.irq_pending[8]
.sym 21572 picorv32.irq_pending[7]
.sym 21574 $abc$36366$n3066
.sym 21576 picorv32.irq_pending[3]
.sym 21578 picorv32.irq_mask[9]
.sym 21582 picorv32.irq_pending[9]
.sym 21587 picorv32.irq_pending[5]
.sym 21589 picorv32.irq_mask[7]
.sym 21591 picorv32.irq_pending[7]
.sym 21595 picorv32.irq_mask[6]
.sym 21596 picorv32.irq_pending[6]
.sym 21601 picorv32.irq_mask[9]
.sym 21604 picorv32.irq_pending[9]
.sym 21608 picorv32.irq_mask[8]
.sym 21610 picorv32.irq_pending[8]
.sym 21615 picorv32.irq_pending[3]
.sym 21616 picorv32.irq_mask[3]
.sym 21620 picorv32.irq_mask[8]
.sym 21622 picorv32.irq_pending[8]
.sym 21625 picorv32.irq_mask[9]
.sym 21628 picorv32.irq_pending[9]
.sym 21633 picorv32.irq_mask[5]
.sym 21634 picorv32.irq_pending[5]
.sym 21635 $abc$36366$n3066
.sym 21636 clk12_$glb_clk
.sym 21637 $abc$36366$n208_$glb_sr
.sym 21638 picorv32.cpuregs_rs1[24]
.sym 21639 picorv32.cpuregs_rs1[26]
.sym 21640 $abc$36366$n4316_1
.sym 21641 picorv32.cpuregs_wrdata[9]
.sym 21642 picorv32.cpuregs_rs1[18]
.sym 21643 picorv32.cpuregs_rs1[28]
.sym 21644 picorv32.cpuregs_rs1[22]
.sym 21645 picorv32.irq_mask[21]
.sym 21650 picorv32.irq_pending[11]
.sym 21651 $abc$36366$n3070
.sym 21652 picorv32.irq_pending[8]
.sym 21654 $abc$36366$n4512
.sym 21655 $abc$36366$n3050
.sym 21656 picorv32.irq_pending[9]
.sym 21657 $abc$36366$n4751_1
.sym 21658 picorv32.irq_mask[4]
.sym 21659 $abc$36366$n4703
.sym 21660 picorv32.cpuregs_wrdata[29]
.sym 21663 $abc$36366$n3070
.sym 21664 picorv32.irq_mask[15]
.sym 21665 picorv32.cpuregs_wrdata[8]
.sym 21666 $abc$36366$n4300_1
.sym 21668 picorv32.irq_mask[1]
.sym 21669 $PACKER_VCC_NET
.sym 21670 picorv32.irq_pending[1]
.sym 21671 picorv32.cpuregs_wrdata[23]
.sym 21673 basesoc_uart_rx_fifo_wrport_we
.sym 21679 $abc$36366$n3048
.sym 21681 picorv32.reg_next_pc[10]
.sym 21682 picorv32.irq_pending[21]
.sym 21683 picorv32.irq_pending[3]
.sym 21685 picorv32.irq_mask[3]
.sym 21687 picorv32.irq_mask[12]
.sym 21690 $abc$36366$n3066
.sym 21691 $abc$36366$n3051
.sym 21692 picorv32.irq_pending[22]
.sym 21693 $abc$36366$n3049
.sym 21694 picorv32.irq_pending[12]
.sym 21698 picorv32.irq_mask[22]
.sym 21701 $abc$36366$n4318_1
.sym 21702 picorv32.irq_pending[12]
.sym 21704 picorv32.irq_state[1]
.sym 21706 $abc$36366$n4319_1
.sym 21708 $abc$36366$n3050
.sym 21709 picorv32.irq_state[0]
.sym 21710 picorv32.irq_mask[21]
.sym 21712 picorv32.irq_state[1]
.sym 21714 picorv32.irq_pending[12]
.sym 21715 picorv32.irq_mask[12]
.sym 21719 picorv32.irq_pending[22]
.sym 21720 picorv32.irq_mask[22]
.sym 21721 picorv32.irq_state[1]
.sym 21724 picorv32.irq_pending[3]
.sym 21725 picorv32.irq_pending[12]
.sym 21726 picorv32.irq_mask[3]
.sym 21727 picorv32.irq_mask[12]
.sym 21730 $abc$36366$n3051
.sym 21731 $abc$36366$n3048
.sym 21732 $abc$36366$n3049
.sym 21733 $abc$36366$n3050
.sym 21736 picorv32.irq_mask[21]
.sym 21737 picorv32.irq_pending[21]
.sym 21738 picorv32.irq_pending[22]
.sym 21739 picorv32.irq_mask[22]
.sym 21743 $abc$36366$n4318_1
.sym 21745 $abc$36366$n4319_1
.sym 21748 picorv32.irq_state[1]
.sym 21749 $abc$36366$n3051
.sym 21750 picorv32.reg_next_pc[10]
.sym 21751 picorv32.irq_state[0]
.sym 21754 picorv32.irq_mask[12]
.sym 21756 picorv32.irq_pending[12]
.sym 21758 $abc$36366$n3066
.sym 21759 clk12_$glb_clk
.sym 21760 $abc$36366$n208_$glb_sr
.sym 21761 $abc$36366$n3033_1
.sym 21762 $abc$36366$n4343_1
.sym 21763 $abc$36366$n3058
.sym 21764 picorv32.irq_pending[15]
.sym 21765 picorv32.cpuregs_wrdata[18]
.sym 21766 $abc$36366$n3032
.sym 21767 $abc$36366$n4883_1
.sym 21768 $abc$36366$n3038_1
.sym 21773 picorv32.irq_mask[12]
.sym 21774 picorv32.cpuregs_rs1[22]
.sym 21776 picorv32.cpuregs_wrdata[30]
.sym 21777 $abc$36366$n4355
.sym 21778 picorv32.irq_mask[21]
.sym 21779 $abc$36366$n4703
.sym 21780 $abc$36366$n4846
.sym 21781 picorv32.cpuregs_wrdata[31]
.sym 21782 $abc$36366$n3066
.sym 21783 $abc$36366$n4454
.sym 21784 $abc$36366$n4603
.sym 21785 picorv32.cpuregs_wrdata[16]
.sym 21787 $abc$36366$n3066
.sym 21788 $abc$36366$n3412
.sym 21791 picorv32.cpuregs_rs1[28]
.sym 21792 $abc$36366$n3066
.sym 21793 $abc$36366$n3070
.sym 21795 picorv32.irq_state[0]
.sym 21796 basesoc_uart_rx_fifo_produce[3]
.sym 21804 $abc$36366$n3061
.sym 21806 $abc$36366$n4333_1
.sym 21807 $abc$36366$n4358
.sym 21808 $abc$36366$n3060
.sym 21809 $abc$36366$n3928_1
.sym 21810 picorv32.reg_next_pc[15]
.sym 21811 picorv32.irq_state[0]
.sym 21812 $abc$36366$n2845
.sym 21813 picorv32.irq_mask[19]
.sym 21814 $abc$36366$n4334_1
.sym 21816 $abc$36366$n3059
.sym 21817 $abc$36366$n4313_1
.sym 21818 $abc$36366$n3048
.sym 21820 $abc$36366$n3066
.sym 21821 picorv32.irq_pending[19]
.sym 21822 picorv32.irq_state[1]
.sym 21823 picorv32.reg_next_pc[8]
.sym 21826 $abc$36366$n4312_1
.sym 21828 $abc$36366$n3058
.sym 21830 $abc$36366$n4357_1
.sym 21835 picorv32.irq_state[0]
.sym 21836 picorv32.reg_next_pc[8]
.sym 21837 picorv32.irq_state[1]
.sym 21838 $abc$36366$n3059
.sym 21841 $abc$36366$n3059
.sym 21842 $abc$36366$n3060
.sym 21843 $abc$36366$n3058
.sym 21844 $abc$36366$n3061
.sym 21848 $abc$36366$n4357_1
.sym 21850 $abc$36366$n4358
.sym 21853 picorv32.irq_pending[19]
.sym 21856 picorv32.irq_mask[19]
.sym 21859 picorv32.irq_state[1]
.sym 21860 $abc$36366$n3058
.sym 21861 picorv32.irq_state[0]
.sym 21862 picorv32.reg_next_pc[15]
.sym 21865 $abc$36366$n3928_1
.sym 21866 $abc$36366$n3048
.sym 21867 $abc$36366$n2845
.sym 21868 picorv32.irq_state[1]
.sym 21871 $abc$36366$n4333_1
.sym 21874 $abc$36366$n4334_1
.sym 21877 $abc$36366$n4312_1
.sym 21880 $abc$36366$n4313_1
.sym 21881 $abc$36366$n3066
.sym 21882 clk12_$glb_clk
.sym 21883 $abc$36366$n208_$glb_sr
.sym 21884 $abc$36366$n4870
.sym 21885 picorv32.irq_pending[29]
.sym 21886 picorv32.irq_pending[24]
.sym 21887 $abc$36366$n3056
.sym 21888 picorv32.irq_pending[26]
.sym 21889 $abc$36366$n4340_1
.sym 21890 picorv32.cpuregs_wrdata[16]
.sym 21891 $abc$36366$n4871
.sym 21893 picorv32.irq_state[0]
.sym 21896 picorv32.reg_next_pc[15]
.sym 21897 picorv32.irq_pending[18]
.sym 21899 picorv32.irq_mask[29]
.sym 21900 picorv32.reg_next_pc[10]
.sym 21901 picorv32.irq_mask[19]
.sym 21902 picorv32.latched_rd[1]
.sym 21903 $abc$36366$n3062
.sym 21904 $abc$36366$n3060
.sym 21905 picorv32.cpuregs_wrdata[19]
.sym 21906 $abc$36366$n3039_1
.sym 21907 $abc$36366$n3908_1
.sym 21909 $abc$36366$n3055
.sym 21910 $abc$36366$n3052
.sym 21911 picorv32.alu_out_q[30]
.sym 21912 user_btn2
.sym 21913 $PACKER_VCC_NET
.sym 21915 $abc$36366$n3066
.sym 21916 $abc$36366$n4357_1
.sym 21917 picorv32.cpuregs_rs1[24]
.sym 21918 sys_rst
.sym 21919 picorv32.cpu_state[0]
.sym 21925 basesoc_uart_rx_fifo_produce[1]
.sym 21927 $abc$36366$n2856
.sym 21929 basesoc_uart_rx_fifo_produce[0]
.sym 21930 sys_rst
.sym 21935 basesoc_uart_rx_fifo_produce[2]
.sym 21936 basesoc_uart_rx_fifo_produce[3]
.sym 21939 $PACKER_VCC_NET
.sym 21943 basesoc_uart_rx_fifo_wrport_we
.sym 21957 $nextpnr_ICESTORM_LC_17$O
.sym 21960 basesoc_uart_rx_fifo_produce[0]
.sym 21963 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 21965 basesoc_uart_rx_fifo_produce[1]
.sym 21969 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 21971 basesoc_uart_rx_fifo_produce[2]
.sym 21973 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 21977 basesoc_uart_rx_fifo_produce[3]
.sym 21979 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 21982 basesoc_uart_rx_fifo_produce[0]
.sym 21985 $PACKER_VCC_NET
.sym 21991 basesoc_uart_rx_fifo_wrport_we
.sym 21994 basesoc_uart_rx_fifo_wrport_we
.sym 21995 sys_rst
.sym 21996 basesoc_uart_rx_fifo_produce[0]
.sym 22001 basesoc_uart_rx_fifo_wrport_we
.sym 22002 sys_rst
.sym 22004 $abc$36366$n2856
.sym 22005 clk12_$glb_clk
.sym 22006 sys_rst_$glb_sr
.sym 22007 $abc$36366$n4360_1
.sym 22008 $abc$36366$n4877
.sym 22009 $abc$36366$n4336_1
.sym 22010 picorv32.irq_mask[28]
.sym 22011 picorv32.irq_mask[24]
.sym 22012 picorv32.irq_mask[27]
.sym 22013 $abc$36366$n4361
.sym 22014 $abc$36366$n3052
.sym 22016 $abc$36366$n3912_1
.sym 22019 $abc$36366$n3904_1
.sym 22021 $abc$36366$n6660
.sym 22023 $abc$36366$n2845
.sym 22025 basesoc_uart_rx_fifo_consume[0]
.sym 22028 $abc$36366$n4872
.sym 22029 basesoc_uart_rx_fifo_consume[1]
.sym 22030 picorv32.irq_pending[24]
.sym 22033 $abc$36366$n3056
.sym 22036 picorv32.irq_state[1]
.sym 22038 $abc$36366$n3053
.sym 22039 picorv32.cpuregs_wrdata[16]
.sym 22040 $abc$36366$n4703
.sym 22042 $abc$36366$n2928
.sym 22048 basesoc_uart_rx_fifo_do_read
.sym 22050 $abc$36366$n2861
.sym 22051 basesoc_uart_rx_fifo_consume[1]
.sym 22054 $abc$36366$n208
.sym 22060 picorv32.irq_state[1]
.sym 22062 basesoc_uart_rx_fifo_consume[0]
.sym 22070 $abc$36366$n3412
.sym 22078 sys_rst
.sym 22079 picorv32.cpu_state[0]
.sym 22088 $abc$36366$n208
.sym 22089 picorv32.irq_state[1]
.sym 22090 picorv32.cpu_state[0]
.sym 22099 basesoc_uart_rx_fifo_consume[1]
.sym 22105 $abc$36366$n3412
.sym 22107 $abc$36366$n208
.sym 22111 basesoc_uart_rx_fifo_consume[0]
.sym 22112 basesoc_uart_rx_fifo_do_read
.sym 22113 sys_rst
.sym 22127 $abc$36366$n2861
.sym 22128 clk12_$glb_clk
.sym 22129 sys_rst_$glb_sr
.sym 22130 picorv32.irq_pending[28]
.sym 22131 $abc$36366$n4368_1
.sym 22133 $abc$36366$n4380_1
.sym 22136 picorv32.cpuregs_wrdata[26]
.sym 22137 $abc$36366$n4367
.sym 22138 $abc$36366$n3070
.sym 22142 picorv32.reg_next_pc[8]
.sym 22143 picorv32.reg_next_pc[16]
.sym 22144 $abc$36366$n2861
.sym 22145 picorv32.irq_mask[28]
.sym 22146 $abc$36366$n207
.sym 22147 basesoc_uart_rx_fifo_produce[2]
.sym 22148 $abc$36366$n5961
.sym 22149 picorv32.alu_out_q[24]
.sym 22151 $abc$36366$n3054
.sym 22152 $abc$36366$n3070
.sym 22154 picorv32.reg_out[26]
.sym 22155 $abc$36366$n6366
.sym 22158 picorv32.irq_mask[24]
.sym 22159 $abc$36366$n3070
.sym 22173 $abc$36366$n2840
.sym 22174 basesoc_uart_rx_fifo_consume[3]
.sym 22180 basesoc_uart_rx_fifo_do_read
.sym 22181 basesoc_uart_rx_fifo_consume[2]
.sym 22182 basesoc_uart_rx_fifo_consume[1]
.sym 22183 $PACKER_VCC_NET
.sym 22190 sys_rst
.sym 22201 basesoc_uart_rx_fifo_consume[0]
.sym 22203 $nextpnr_ICESTORM_LC_16$O
.sym 22205 basesoc_uart_rx_fifo_consume[0]
.sym 22209 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 22211 basesoc_uart_rx_fifo_consume[1]
.sym 22215 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 22217 basesoc_uart_rx_fifo_consume[2]
.sym 22219 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 22222 basesoc_uart_rx_fifo_consume[3]
.sym 22225 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 22229 sys_rst
.sym 22230 basesoc_uart_rx_fifo_do_read
.sym 22241 basesoc_uart_rx_fifo_consume[0]
.sym 22243 $PACKER_VCC_NET
.sym 22250 $abc$36366$n2840
.sym 22251 clk12_$glb_clk
.sym 22252 sys_rst_$glb_sr
.sym 22253 $abc$36366$n166
.sym 22254 $abc$36366$n162
.sym 22255 $abc$36366$n168
.sym 22257 $abc$36366$n170
.sym 22258 $abc$36366$n2928
.sym 22259 $abc$36366$n2933
.sym 22260 $abc$36366$n3361
.sym 22266 picorv32.reg_out[30]
.sym 22267 picorv32.reg_next_pc[26]
.sym 22268 $abc$36366$n4380_1
.sym 22269 $abc$36366$n2840
.sym 22274 $abc$36366$n3066
.sym 22280 waittimer2_count[0]
.sym 22287 $abc$36366$n172
.sym 22302 waittimer2_count[1]
.sym 22305 $abc$36366$n2933
.sym 22318 user_btn2
.sym 22328 waittimer2_count[1]
.sym 22330 user_btn2
.sym 22373 $abc$36366$n2933
.sym 22374 clk12_$glb_clk
.sym 22375 sys_rst_$glb_sr
.sym 22376 waittimer2_count[11]
.sym 22378 waittimer2_count[14]
.sym 22379 waittimer2_count[13]
.sym 22380 waittimer2_count[12]
.sym 22381 waittimer2_count[2]
.sym 22382 waittimer2_count[15]
.sym 22383 waittimer2_count[10]
.sym 22388 waittimer2_count[1]
.sym 22392 $abc$36366$n6370
.sym 22393 $abc$36366$n3361
.sym 22403 sys_rst
.sym 22404 user_btn2
.sym 22500 waittimer2_count[0]
.sym 22505 $abc$36366$n6342
.sym 22512 waittimer2_count[15]
.sym 22514 waittimer2_count[13]
.sym 22516 $abc$36366$n6364
.sym 22518 waittimer2_count[11]
.sym 22520 $abc$36366$n6368
.sym 22530 $abc$36366$n2928
.sym 22782 $abc$36366$n2871
.sym 22787 basesoc_dat_w[1]
.sym 22790 basesoc_dat_w[2]
.sym 22798 basesoc_dat_w[2]
.sym 22810 basesoc_dat_w[1]
.sym 22843 $abc$36366$n2871
.sym 22844 clk12_$glb_clk
.sym 22845 sys_rst_$glb_sr
.sym 22862 basesoc_timer0_reload_storage[2]
.sym 22863 basesoc_dat_w[6]
.sym 22865 array_muxed1[17]
.sym 22867 $abc$36366$n2926
.sym 22869 array_muxed1[23]
.sym 22872 spram_datain01[1]
.sym 22884 basesoc_dat_w[2]
.sym 22888 basesoc_timer0_reload_storage[1]
.sym 22891 basesoc_dat_w[5]
.sym 22893 sys_rst
.sym 22901 basesoc_ctrl_storage[2]
.sym 22911 basesoc_timer0_load_storage[8]
.sym 22929 $abc$36366$n2865
.sym 22934 basesoc_ctrl_reset_reset_r
.sym 22942 basesoc_dat_w[2]
.sym 22945 basesoc_dat_w[1]
.sym 22948 basesoc_dat_w[5]
.sym 22961 basesoc_dat_w[5]
.sym 22979 basesoc_dat_w[2]
.sym 22993 basesoc_dat_w[1]
.sym 23002 basesoc_ctrl_reset_reset_r
.sym 23006 $abc$36366$n2865
.sym 23007 clk12_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23021 basesoc_timer0_load_storage[13]
.sym 23022 $abc$36366$n2923
.sym 23023 basesoc_timer0_load_storage[9]
.sym 23026 $abc$36366$n2968
.sym 23029 basesoc_timer0_load_storage[10]
.sym 23033 basesoc_timer0_reload_storage[1]
.sym 23053 basesoc_dat_w[2]
.sym 23068 $abc$36366$n2685
.sym 23110 basesoc_dat_w[2]
.sym 23129 $abc$36366$n2685
.sym 23130 clk12_$glb_clk
.sym 23131 sys_rst_$glb_sr
.sym 23144 array_muxed1[20]
.sym 23147 basesoc_dat_w[2]
.sym 23148 sys_rst
.sym 23150 array_muxed0[10]
.sym 23151 basesoc_timer0_load_storage[10]
.sym 23153 array_muxed1[18]
.sym 23155 basesoc_ctrl_reset_reset_r
.sym 23158 basesoc_dat_w[4]
.sym 23159 basesoc_timer0_reload_storage[27]
.sym 23162 basesoc_dat_w[2]
.sym 23164 basesoc_dat_w[6]
.sym 23167 basesoc_timer0_reload_storage[30]
.sym 23176 basesoc_dat_w[4]
.sym 23184 $abc$36366$n2863
.sym 23185 basesoc_timer0_reload_storage[5]
.sym 23193 $abc$36366$n6462
.sym 23200 basesoc_dat_w[5]
.sym 23204 basesoc_timer0_eventmanager_status_w
.sym 23206 $abc$36366$n6462
.sym 23207 basesoc_timer0_reload_storage[5]
.sym 23208 basesoc_timer0_eventmanager_status_w
.sym 23227 basesoc_dat_w[5]
.sym 23243 basesoc_dat_w[4]
.sym 23252 $abc$36366$n2863
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23267 $abc$36366$n5163_1
.sym 23268 $abc$36366$n2877
.sym 23270 $abc$36366$n2863
.sym 23271 basesoc_dat_w[1]
.sym 23274 $abc$36366$n2877
.sym 23275 basesoc_timer0_load_storage[5]
.sym 23276 array_muxed0[14]
.sym 23279 $abc$36366$n6462
.sym 23282 sys_rst
.sym 23287 array_muxed0[3]
.sym 23288 $abc$36366$n2906_1
.sym 23289 adr[1]
.sym 23314 $abc$36366$n2877
.sym 23319 basesoc_dat_w[1]
.sym 23322 basesoc_dat_w[2]
.sym 23324 basesoc_dat_w[6]
.sym 23325 basesoc_dat_w[3]
.sym 23330 basesoc_dat_w[1]
.sym 23335 basesoc_dat_w[2]
.sym 23349 basesoc_dat_w[6]
.sym 23372 basesoc_dat_w[3]
.sym 23375 $abc$36366$n2877
.sym 23376 clk12_$glb_clk
.sym 23377 sys_rst_$glb_sr
.sym 23388 array_muxed0[1]
.sym 23390 basesoc_timer0_reload_storage[25]
.sym 23392 $abc$36366$n2875
.sym 23394 basesoc_timer0_reload_storage[26]
.sym 23396 $PACKER_VCC_NET
.sym 23402 $abc$36366$n2717
.sym 23403 basesoc_adr[4]
.sym 23405 adr[0]
.sym 23409 $abc$36366$n2953_1
.sym 23410 $abc$36366$n2940_1
.sym 23411 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 23413 $abc$36366$n3236
.sym 23421 $abc$36366$n2869
.sym 23423 sys_rst
.sym 23435 basesoc_dat_w[3]
.sym 23436 basesoc_dat_w[6]
.sym 23437 basesoc_dat_w[1]
.sym 23464 basesoc_dat_w[1]
.sym 23466 sys_rst
.sym 23470 basesoc_dat_w[6]
.sym 23478 basesoc_dat_w[3]
.sym 23488 basesoc_dat_w[1]
.sym 23498 $abc$36366$n2869
.sym 23499 clk12_$glb_clk
.sym 23500 sys_rst_$glb_sr
.sym 23512 picorv32.decoded_rs2[2]
.sym 23513 slave_sel_r[2]
.sym 23514 basesoc_dat_w[4]
.sym 23515 adr[0]
.sym 23516 basesoc_timer0_reload_storage[25]
.sym 23517 $abc$36366$n7
.sym 23518 $abc$36366$n2717
.sym 23519 $abc$36366$n13
.sym 23520 $abc$36366$n2957
.sym 23521 basesoc_timer0_load_storage[30]
.sym 23522 $abc$36366$n2898_1
.sym 23523 basesoc_timer0_load_storage[27]
.sym 23529 basesoc_adr[4]
.sym 23542 array_muxed0[4]
.sym 23545 $abc$36366$n4915_1
.sym 23546 $abc$36366$n4919
.sym 23548 basesoc_uart_phy_storage[11]
.sym 23550 $abc$36366$n4918_1
.sym 23558 basesoc_uart_phy_storage[26]
.sym 23560 basesoc_uart_phy_storage[27]
.sym 23561 adr[1]
.sym 23562 $abc$36366$n118
.sym 23565 adr[0]
.sym 23566 $abc$36366$n4916
.sym 23573 $abc$36366$n3236
.sym 23575 $abc$36366$n118
.sym 23576 adr[1]
.sym 23577 basesoc_uart_phy_storage[26]
.sym 23578 adr[0]
.sym 23588 $abc$36366$n4916
.sym 23589 $abc$36366$n3236
.sym 23590 $abc$36366$n4915_1
.sym 23599 basesoc_uart_phy_storage[27]
.sym 23600 adr[0]
.sym 23601 basesoc_uart_phy_storage[11]
.sym 23602 adr[1]
.sym 23606 $abc$36366$n4919
.sym 23607 $abc$36366$n4918_1
.sym 23608 $abc$36366$n3236
.sym 23613 array_muxed0[4]
.sym 23622 clk12_$glb_clk
.sym 23623 sys_rst_$glb_sr
.sym 23638 interface5_bank_bus_dat_r[3]
.sym 23641 basesoc_ctrl_reset_reset_r
.sym 23642 interface5_bank_bus_dat_r[2]
.sym 23646 basesoc_timer0_reload_storage[0]
.sym 23647 interface5_bank_bus_dat_r[0]
.sym 23648 interface4_bank_bus_dat_r[5]
.sym 23657 basesoc_adr[4]
.sym 23659 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 23667 $abc$36366$n3264
.sym 23669 $abc$36366$n3988
.sym 23670 basesoc_uart_phy_rx_busy
.sym 23671 $abc$36366$n3992
.sym 23672 $abc$36366$n3994
.sym 23674 $abc$36366$n3982
.sym 23675 $abc$36366$n2851_1
.sym 23678 $abc$36366$n3990
.sym 23681 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 23683 $abc$36366$n3901
.sym 23686 $abc$36366$n114
.sym 23690 basesoc_uart_phy_tx_busy
.sym 23698 $abc$36366$n3988
.sym 23700 basesoc_uart_phy_tx_busy
.sym 23705 basesoc_uart_phy_tx_busy
.sym 23707 $abc$36366$n3982
.sym 23711 basesoc_uart_phy_rx_busy
.sym 23712 $abc$36366$n3901
.sym 23717 basesoc_uart_phy_tx_busy
.sym 23719 $abc$36366$n3990
.sym 23722 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 23724 $abc$36366$n3264
.sym 23725 $abc$36366$n2851_1
.sym 23728 $abc$36366$n114
.sym 23734 $abc$36366$n3992
.sym 23736 basesoc_uart_phy_tx_busy
.sym 23740 $abc$36366$n3994
.sym 23741 basesoc_uart_phy_tx_busy
.sym 23745 clk12_$glb_clk
.sym 23746 sys_rst_$glb_sr
.sym 23762 $abc$36366$n2719
.sym 23764 basesoc_dat_w[3]
.sym 23766 basesoc_uart_phy_rx_busy
.sym 23768 array_muxed0[11]
.sym 23770 array_muxed0[9]
.sym 23773 $abc$36366$n2939
.sym 23774 sys_rst
.sym 23778 adr[1]
.sym 23781 $abc$36366$n2906_1
.sym 23788 $abc$36366$n3996
.sym 23789 $abc$36366$n3998
.sym 23799 $abc$36366$n4002
.sym 23800 $abc$36366$n4004
.sym 23803 $abc$36366$n4010
.sym 23807 basesoc_uart_phy_rx_busy
.sym 23808 $abc$36366$n3919
.sym 23810 $abc$36366$n3921
.sym 23812 $abc$36366$n3923
.sym 23816 basesoc_uart_phy_tx_busy
.sym 23822 basesoc_uart_phy_tx_busy
.sym 23823 $abc$36366$n3996
.sym 23829 basesoc_uart_phy_rx_busy
.sym 23830 $abc$36366$n3919
.sym 23834 $abc$36366$n3923
.sym 23836 basesoc_uart_phy_rx_busy
.sym 23839 basesoc_uart_phy_tx_busy
.sym 23841 $abc$36366$n4004
.sym 23845 $abc$36366$n4010
.sym 23848 basesoc_uart_phy_tx_busy
.sym 23853 basesoc_uart_phy_rx_busy
.sym 23854 $abc$36366$n3921
.sym 23858 basesoc_uart_phy_tx_busy
.sym 23859 $abc$36366$n4002
.sym 23863 $abc$36366$n3998
.sym 23865 basesoc_uart_phy_tx_busy
.sym 23868 clk12_$glb_clk
.sym 23869 sys_rst_$glb_sr
.sym 23881 picorv32.cpuregs_wrdata[26]
.sym 23884 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 23886 interface5_bank_bus_dat_r[6]
.sym 23890 $abc$36366$n11
.sym 23891 $abc$36366$n2851_1
.sym 23892 interface4_bank_bus_dat_r[6]
.sym 23895 $abc$36366$n2940_1
.sym 23897 slave_sel_r[1]
.sym 23916 $abc$36366$n4022
.sym 23917 $abc$36366$n3946
.sym 23923 adr[0]
.sym 23926 $abc$36366$n4026
.sym 23928 basesoc_uart_phy_tx_busy
.sym 23929 $abc$36366$n114
.sym 23932 basesoc_uart_phy_rx_busy
.sym 23933 $abc$36366$n130
.sym 23938 adr[1]
.sym 23941 $abc$36366$n130
.sym 23946 $abc$36366$n3946
.sym 23947 basesoc_uart_phy_rx_busy
.sym 23950 $abc$36366$n130
.sym 23951 adr[1]
.sym 23952 adr[0]
.sym 23953 $abc$36366$n114
.sym 23958 $abc$36366$n130
.sym 23964 basesoc_uart_phy_tx_busy
.sym 23965 $abc$36366$n4026
.sym 23974 basesoc_uart_phy_tx_busy
.sym 23976 $abc$36366$n4022
.sym 23991 clk12_$glb_clk
.sym 23992 sys_rst_$glb_sr
.sym 24008 $abc$36366$n2902
.sym 24009 $abc$36366$n2717
.sym 24011 $PACKER_GND_NET
.sym 24013 $abc$36366$n3946
.sym 24015 basesoc_uart_phy_storage[9]
.sym 24016 $abc$36366$n2792
.sym 24017 $abc$36366$n2777
.sym 24020 basesoc_uart_phy_tx_busy
.sym 24022 $PACKER_VCC_NET
.sym 24028 $PACKER_VCC_NET
.sym 24036 basesoc_uart_phy_tx_busy
.sym 24038 spiflash_bus_dat_r[18]
.sym 24040 $abc$36366$n4040
.sym 24044 $abc$36366$n4032
.sym 24045 $abc$36366$n4034
.sym 24046 $abc$36366$n4036
.sym 24055 $abc$36366$n2940_1
.sym 24056 $abc$36366$n2818
.sym 24057 slave_sel_r[1]
.sym 24067 $abc$36366$n4034
.sym 24069 basesoc_uart_phy_tx_busy
.sym 24073 slave_sel_r[1]
.sym 24074 spiflash_bus_dat_r[18]
.sym 24075 $abc$36366$n2940_1
.sym 24076 $abc$36366$n2818
.sym 24085 $abc$36366$n4036
.sym 24086 basesoc_uart_phy_tx_busy
.sym 24091 $abc$36366$n4040
.sym 24093 basesoc_uart_phy_tx_busy
.sym 24098 basesoc_uart_phy_tx_busy
.sym 24099 $abc$36366$n4032
.sym 24114 clk12_$glb_clk
.sym 24115 sys_rst_$glb_sr
.sym 24126 picorv32.cpu_state[3]
.sym 24132 $abc$36366$n2939
.sym 24134 spiflash_bus_dat_r[18]
.sym 24136 sys_rst
.sym 24137 slave_sel_r[1]
.sym 24138 basesoc_uart_phy_storage[26]
.sym 24142 $abc$36366$n2818
.sym 24146 basesoc_uart_eventmanager_pending_w[1]
.sym 24148 $abc$36366$n2729
.sym 24158 $abc$36366$n3242
.sym 24159 $abc$36366$n2719
.sym 24160 $abc$36366$n11
.sym 24182 basesoc_uart_phy_tx_busy
.sym 24185 basesoc_uart_phy_uart_clk_txen
.sym 24190 basesoc_uart_phy_tx_busy
.sym 24191 $abc$36366$n3242
.sym 24193 basesoc_uart_phy_uart_clk_txen
.sym 24232 $abc$36366$n11
.sym 24236 $abc$36366$n2719
.sym 24237 clk12_$glb_clk
.sym 24251 $abc$36366$n2729
.sym 24253 $abc$36366$n2719
.sym 24256 $abc$36366$n3245
.sym 24258 $PACKER_VCC_NET
.sym 24266 sys_rst
.sym 24282 $abc$36366$n2738
.sym 24284 $abc$36366$n3242
.sym 24286 $abc$36366$n2735
.sym 24292 basesoc_uart_phy_tx_busy
.sym 24293 basesoc_uart_phy_uart_clk_txen
.sym 24295 basesoc_uart_phy_tx_bitcount[1]
.sym 24308 basesoc_uart_phy_tx_bitcount[0]
.sym 24343 basesoc_uart_phy_tx_bitcount[0]
.sym 24344 basesoc_uart_phy_uart_clk_txen
.sym 24345 basesoc_uart_phy_tx_busy
.sym 24346 $abc$36366$n3242
.sym 24356 $abc$36366$n2735
.sym 24358 basesoc_uart_phy_tx_bitcount[1]
.sym 24359 $abc$36366$n2738
.sym 24360 clk12_$glb_clk
.sym 24361 sys_rst_$glb_sr
.sym 24370 basesoc_picorv327[27]
.sym 24372 $abc$36366$n2845
.sym 24375 por_rst
.sym 24376 $abc$36366$n2738
.sym 24377 $abc$36366$n3245
.sym 24380 $abc$36366$n3242
.sym 24382 $abc$36366$n3260
.sym 24384 basesoc_uart_tx_fifo_do_read
.sym 24385 basesoc_uart_phy_tx_bitcount[0]
.sym 24387 basesoc_uart_phy_rx
.sym 24393 picorv32.mem_rdata_latched[9]
.sym 24395 $PACKER_VCC_NET
.sym 24397 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 24403 $abc$36366$n3267
.sym 24405 spiflash_bus_dat_r[30]
.sym 24411 $abc$36366$n2795
.sym 24413 slave_sel_r[1]
.sym 24421 $abc$36366$n2796
.sym 24426 sys_rst
.sym 24444 slave_sel_r[1]
.sym 24445 spiflash_bus_dat_r[30]
.sym 24456 $abc$36366$n2795
.sym 24466 sys_rst
.sym 24467 $abc$36366$n3267
.sym 24468 $abc$36366$n2795
.sym 24482 $abc$36366$n2796
.sym 24483 clk12_$glb_clk
.sym 24484 sys_rst_$glb_sr
.sym 24494 basesoc_picorv327[13]
.sym 24499 spiflash_bus_dat_r[30]
.sym 24500 por_rst
.sym 24501 $abc$36366$n2909
.sym 24509 basesoc_uart_phy_rx_reg[7]
.sym 24510 $PACKER_VCC_NET
.sym 24511 $abc$36366$n6659
.sym 24514 $PACKER_VCC_NET
.sym 24515 $PACKER_VCC_NET
.sym 24516 $PACKER_VCC_NET
.sym 24517 $abc$36366$n2777
.sym 24518 $abc$36366$n256
.sym 24520 $PACKER_VCC_NET
.sym 24528 $abc$36366$n2777
.sym 24532 basesoc_uart_rx_old_trigger
.sym 24536 basesoc_uart_rx_fifo_readable
.sym 24547 basesoc_uart_phy_rx
.sym 24561 basesoc_uart_rx_old_trigger
.sym 24562 basesoc_uart_rx_fifo_readable
.sym 24584 basesoc_uart_phy_rx
.sym 24605 $abc$36366$n2777
.sym 24606 clk12_$glb_clk
.sym 24607 sys_rst_$glb_sr
.sym 24627 picorv32.alu_out_q[30]
.sym 24628 basesoc_uart_rx_old_trigger
.sym 24632 $abc$36366$n4486
.sym 24637 basesoc_uart_phy_rx_reg[7]
.sym 24642 picorv32.mem_rdata_q[9]
.sym 24643 $abc$36366$n4411
.sym 24649 $abc$36366$n4595
.sym 24653 $abc$36366$n4593
.sym 24663 picorv32.mem_rdata_latched[9]
.sym 24676 picorv32.cpuregs_wrdata[26]
.sym 24690 picorv32.mem_rdata_latched[9]
.sym 24696 $abc$36366$n4595
.sym 24701 $abc$36366$n4593
.sym 24713 picorv32.cpuregs_wrdata[26]
.sym 24729 clk12_$glb_clk
.sym 24731 $abc$36366$n4474
.sym 24732 $abc$36366$n4476
.sym 24733 $abc$36366$n4478
.sym 24734 $abc$36366$n4480
.sym 24735 $abc$36366$n4482
.sym 24736 $abc$36366$n4484
.sym 24737 $abc$36366$n4486
.sym 24738 $abc$36366$n4488
.sym 24741 picorv32.latched_stalu
.sym 24745 $abc$36366$n4442
.sym 24746 $abc$36366$n4826
.sym 24748 $abc$36366$n4411
.sym 24749 picorv32.decoded_rs2[2]
.sym 24753 $abc$36366$n4595
.sym 24754 picorv32.cpuregs_wrdata[16]
.sym 24755 picorv32.cpuregs_wrdata[28]
.sym 24756 $abc$36366$n3731
.sym 24758 picorv32.decoded_rs2[1]
.sym 24759 picorv32.cpuregs_wrdata[21]
.sym 24760 $abc$36366$n4618
.sym 24764 picorv32.cpuregs_wrdata[30]
.sym 24765 $abc$36366$n6659
.sym 24766 $abc$36366$n2934
.sym 24773 $abc$36366$n4457
.sym 24774 $abc$36366$n2845
.sym 24775 picorv32.reg_out[0]
.sym 24776 $abc$36366$n4451
.sym 24778 $abc$36366$n3731
.sym 24782 picorv32.alu_out_q[0]
.sym 24783 $abc$36366$n4411
.sym 24786 $abc$36366$n4460
.sym 24790 $abc$36366$n4494
.sym 24791 $abc$36366$n4411
.sym 24793 $abc$36366$n4500
.sym 24794 picorv32.latched_stalu
.sym 24795 $abc$36366$n4466
.sym 24796 $abc$36366$n4490
.sym 24799 $abc$36366$n4496
.sym 24800 $abc$36366$n4448
.sym 24801 $abc$36366$n256
.sym 24802 $abc$36366$n3806
.sym 24803 $abc$36366$n4488
.sym 24805 $abc$36366$n3731
.sym 24806 $abc$36366$n4500
.sym 24807 $abc$36366$n4411
.sym 24808 $abc$36366$n4466
.sym 24811 $abc$36366$n3806
.sym 24817 $abc$36366$n4494
.sym 24818 $abc$36366$n4457
.sym 24819 $abc$36366$n3731
.sym 24820 $abc$36366$n4411
.sym 24825 $abc$36366$n3806
.sym 24829 $abc$36366$n3731
.sym 24830 $abc$36366$n4411
.sym 24831 $abc$36366$n4488
.sym 24832 $abc$36366$n4448
.sym 24835 $abc$36366$n4411
.sym 24836 $abc$36366$n4451
.sym 24837 $abc$36366$n4490
.sym 24838 $abc$36366$n3731
.sym 24841 picorv32.latched_stalu
.sym 24842 picorv32.alu_out_q[0]
.sym 24843 $abc$36366$n2845
.sym 24844 picorv32.reg_out[0]
.sym 24847 $abc$36366$n4460
.sym 24848 $abc$36366$n4496
.sym 24849 $abc$36366$n4411
.sym 24850 $abc$36366$n3731
.sym 24852 clk12_$glb_clk
.sym 24853 $abc$36366$n256
.sym 24854 $abc$36366$n4490
.sym 24855 $abc$36366$n4492
.sym 24856 $abc$36366$n4494
.sym 24857 $abc$36366$n4496
.sym 24858 $abc$36366$n4498
.sym 24859 $abc$36366$n4500
.sym 24860 $abc$36366$n4502
.sym 24861 $abc$36366$n4504
.sym 24862 $abc$36366$n3780
.sym 24863 array_muxed0[1]
.sym 24865 $abc$36366$n4448
.sym 24866 $abc$36366$n3768
.sym 24867 picorv32.cpuregs_wrdata[23]
.sym 24868 $abc$36366$n3778_1
.sym 24869 picorv32.reg_out[0]
.sym 24870 $abc$36366$n6659
.sym 24871 picorv32.latched_rd[2]
.sym 24873 picorv32.latched_rd[0]
.sym 24874 $abc$36366$n4411
.sym 24875 $PACKER_GND_NET
.sym 24876 picorv32.cpuregs_wrdata[31]
.sym 24877 $abc$36366$n4457
.sym 24878 picorv32.mem_rdata_latched[9]
.sym 24879 $abc$36366$n3774
.sym 24881 picorv32.cpuregs_wrdata[14]
.sym 24882 picorv32.cpuregs_wrdata[18]
.sym 24883 $PACKER_VCC_NET
.sym 24884 picorv32.decoded_rd[2]
.sym 24885 picorv32.latched_rd[2]
.sym 24886 picorv32.latched_rd[4]
.sym 24887 picorv32.latched_rd[0]
.sym 24888 picorv32.cpuregs_wrdata[26]
.sym 24889 picorv32.cpuregs_wrdata[9]
.sym 24895 picorv32.mem_rdata_latched[18]
.sym 24898 $abc$36366$n4521
.sym 24899 picorv32.mem_rdata_latched[15]
.sym 24901 picorv32.is_slli_srli_srai
.sym 24903 picorv32.decoded_rs2[4]
.sym 24904 picorv32.mem_rdata_latched[9]
.sym 24906 $abc$36366$n4411
.sym 24907 $abc$36366$n3738
.sym 24908 picorv32.decoded_rs2[0]
.sym 24909 $abc$36366$n3731
.sym 24910 picorv32.decoded_rs2[3]
.sym 24911 picorv32.decoded_rs2[5]
.sym 24917 $abc$36366$n4520
.sym 24918 picorv32.decoded_rs2[1]
.sym 24919 picorv32.decoded_rs2[2]
.sym 24922 $abc$36366$n3732
.sym 24924 picorv32.mem_rdata_latched[24]
.sym 24926 $abc$36366$n2934
.sym 24928 picorv32.decoded_rs2[3]
.sym 24929 $abc$36366$n3738
.sym 24930 picorv32.is_slli_srli_srai
.sym 24934 picorv32.decoded_rs2[4]
.sym 24935 $abc$36366$n2934
.sym 24937 picorv32.mem_rdata_latched[24]
.sym 24942 picorv32.mem_rdata_latched[15]
.sym 24946 picorv32.decoded_rs2[2]
.sym 24947 picorv32.decoded_rs2[5]
.sym 24948 picorv32.decoded_rs2[4]
.sym 24949 picorv32.decoded_rs2[3]
.sym 24952 $abc$36366$n4411
.sym 24953 $abc$36366$n3731
.sym 24954 $abc$36366$n4520
.sym 24955 $abc$36366$n4521
.sym 24959 picorv32.mem_rdata_latched[18]
.sym 24964 picorv32.decoded_rs2[0]
.sym 24965 picorv32.decoded_rs2[1]
.sym 24966 $abc$36366$n3732
.sym 24971 picorv32.mem_rdata_latched[9]
.sym 24974 $abc$36366$n3006_$glb_ce
.sym 24975 clk12_$glb_clk
.sym 24977 $abc$36366$n6180
.sym 24978 $abc$36366$n6253
.sym 24979 $abc$36366$n6223
.sym 24980 $abc$36366$n6177
.sym 24981 $abc$36366$n4619
.sym 24982 $abc$36366$n5695
.sym 24983 $abc$36366$n4520
.sym 24984 $abc$36366$n4517
.sym 24985 $abc$36366$n3750
.sym 24986 picorv32.mem_rdata_q[23]
.sym 24989 $abc$36366$n3752
.sym 24991 picorv32.decoded_imm_uj[18]
.sym 24992 picorv32.cpu_state[2]
.sym 24993 $abc$36366$n4436
.sym 24994 $abc$36366$n4504
.sym 24995 $abc$36366$n3738
.sym 24996 picorv32.decoded_rs2[0]
.sym 24997 picorv32.cpu_state[2]
.sym 24998 $abc$36366$n5511_1
.sym 24999 $abc$36366$n3792
.sym 25000 picorv32.cpuregs_wrdata[16]
.sym 25001 picorv32.cpuregs_wrdata[6]
.sym 25002 picorv32.decoded_rs1[3]
.sym 25003 $abc$36366$n6659
.sym 25004 $PACKER_VCC_NET
.sym 25005 $abc$36366$n4797
.sym 25006 $PACKER_VCC_NET
.sym 25007 $PACKER_VCC_NET
.sym 25008 basesoc_uart_rx_fifo_do_read
.sym 25010 $PACKER_VCC_NET
.sym 25011 picorv32.cpuregs_wrdata[13]
.sym 25012 $abc$36366$n4765
.sym 25019 picorv32.cpuregs_wrdata[1]
.sym 25024 $abc$36366$n3731
.sym 25030 $abc$36366$n4618
.sym 25032 $abc$36366$n4411
.sym 25040 $abc$36366$n4422
.sym 25041 picorv32.cpuregs_wrdata[7]
.sym 25043 picorv32.cpuregs_wrdata[24]
.sym 25046 picorv32.cpuregs_wrdata[27]
.sym 25047 picorv32.cpuregs_wrdata[5]
.sym 25048 $abc$36366$n4423
.sym 25049 picorv32.cpuregs_wrdata[9]
.sym 25051 $abc$36366$n3731
.sym 25052 $abc$36366$n4423
.sym 25053 $abc$36366$n4422
.sym 25054 $abc$36366$n4411
.sym 25057 picorv32.cpuregs_wrdata[7]
.sym 25063 picorv32.cpuregs_wrdata[24]
.sym 25072 picorv32.cpuregs_wrdata[9]
.sym 25076 picorv32.cpuregs_wrdata[27]
.sym 25082 picorv32.cpuregs_wrdata[5]
.sym 25088 picorv32.cpuregs_wrdata[1]
.sym 25095 $abc$36366$n4618
.sym 25098 clk12_$glb_clk
.sym 25100 $abc$36366$n4528
.sym 25101 $abc$36366$n6183
.sym 25102 $abc$36366$n4409
.sym 25103 $abc$36366$n4413
.sym 25104 $abc$36366$n4416
.sym 25105 $abc$36366$n4419
.sym 25106 $abc$36366$n4422
.sym 25107 $abc$36366$n4533
.sym 25108 $PACKER_VCC_NET
.sym 25109 $abc$36366$n3864
.sym 25111 $PACKER_VCC_NET
.sym 25113 picorv32.cpuregs_wrdata[1]
.sym 25114 $abc$36366$n4410
.sym 25115 $abc$36366$n6177
.sym 25116 $abc$36366$n3872
.sym 25119 picorv32.cpuregs_wrdata[10]
.sym 25120 $abc$36366$n3806
.sym 25121 $abc$36366$n3756
.sym 25122 $abc$36366$n4591
.sym 25123 picorv32.decoded_imm_uj[15]
.sym 25124 $abc$36366$n6223
.sym 25125 $abc$36366$n6252
.sym 25126 picorv32.cpuregs_wrdata[4]
.sym 25127 picorv32.cpuregs_wrdata[7]
.sym 25128 picorv32.cpuregs_wrdata[9]
.sym 25129 picorv32.irq_mask[6]
.sym 25130 $abc$36366$n5514_1
.sym 25132 picorv32.reg_next_pc[7]
.sym 25133 picorv32.cpuregs_wrdata[5]
.sym 25134 $abc$36366$n4597
.sym 25135 $abc$36366$n4742_1
.sym 25141 $abc$36366$n6252
.sym 25142 $abc$36366$n4529
.sym 25144 $abc$36366$n4521
.sym 25145 picorv32.latched_rd[3]
.sym 25146 picorv32.mem_rdata_latched[18]
.sym 25148 $abc$36366$n5513_1
.sym 25149 $abc$36366$n2934
.sym 25152 $abc$36366$n7113
.sym 25153 $abc$36366$n2932
.sym 25156 $abc$36366$n3696_1
.sym 25162 picorv32.decoded_rs1[3]
.sym 25163 $abc$36366$n4588
.sym 25165 picorv32.cpuregs_wrdata[30]
.sym 25167 $abc$36366$n4427
.sym 25168 $abc$36366$n2933_1
.sym 25169 picorv32.cpuregs_wrdata[21]
.sym 25171 picorv32.cpu_state[3]
.sym 25172 $abc$36366$n4765
.sym 25174 $abc$36366$n4588
.sym 25175 $abc$36366$n4521
.sym 25176 $abc$36366$n3696_1
.sym 25177 $abc$36366$n4427
.sym 25180 $abc$36366$n4427
.sym 25181 $abc$36366$n6252
.sym 25182 $abc$36366$n4529
.sym 25183 $abc$36366$n3696_1
.sym 25189 picorv32.cpuregs_wrdata[21]
.sym 25192 $abc$36366$n2934
.sym 25194 picorv32.decoded_rs1[3]
.sym 25198 $abc$36366$n2933_1
.sym 25199 picorv32.mem_rdata_latched[18]
.sym 25201 $abc$36366$n2932
.sym 25204 $abc$36366$n2932
.sym 25205 picorv32.latched_rd[3]
.sym 25206 picorv32.mem_rdata_latched[18]
.sym 25207 $abc$36366$n2933_1
.sym 25211 picorv32.cpuregs_wrdata[30]
.sym 25216 $abc$36366$n5513_1
.sym 25217 $abc$36366$n4765
.sym 25218 picorv32.cpu_state[3]
.sym 25219 $abc$36366$n7113
.sym 25221 clk12_$glb_clk
.sym 25223 $abc$36366$n4506
.sym 25224 $abc$36366$n4509
.sym 25225 $abc$36366$n4514
.sym 25226 $abc$36366$n6222
.sym 25227 $abc$36366$n6182
.sym 25228 $abc$36366$n6181
.sym 25229 $abc$36366$n4588
.sym 25230 $abc$36366$n4531
.sym 25231 picorv32.latched_rd[1]
.sym 25235 picorv32.cpuregs_rs1[9]
.sym 25236 $abc$36366$n4423
.sym 25237 $abc$36366$n4427
.sym 25238 picorv32.latched_stalu
.sym 25239 picorv32.decoded_imm_uj[18]
.sym 25240 $abc$36366$n4703
.sym 25241 picorv32.latched_rd[3]
.sym 25242 picorv32.mem_rdata_latched[18]
.sym 25243 picorv32.cpuregs_rs1[3]
.sym 25244 $abc$36366$n3696_1
.sym 25245 $abc$36366$n2934
.sym 25247 picorv32.cpuregs_wrdata[28]
.sym 25248 $abc$36366$n4457
.sym 25249 $abc$36366$n4413
.sym 25250 picorv32.cpuregs_wrdata[10]
.sym 25251 picorv32.cpuregs_wrdata[30]
.sym 25252 $abc$36366$n4609
.sym 25253 picorv32.irq_pending[4]
.sym 25254 $abc$36366$n4607
.sym 25255 picorv32.cpuregs_wrdata[21]
.sym 25256 picorv32.cpu_state[0]
.sym 25257 $abc$36366$n6659
.sym 25264 $abc$36366$n4798
.sym 25265 $abc$36366$n4310_1
.sym 25266 $abc$36366$n4410
.sym 25267 picorv32.irq_mask[15]
.sym 25273 picorv32.cpuregs_rs1[7]
.sym 25275 $abc$36366$n3070
.sym 25276 picorv32.cpuregs_rs1[5]
.sym 25277 picorv32.cpuregs_rs1[6]
.sym 25279 picorv32.irq_state[0]
.sym 25280 picorv32.irq_pending[7]
.sym 25281 $abc$36366$n4741
.sym 25282 $abc$36366$n3696_1
.sym 25283 picorv32.irq_mask[7]
.sym 25284 $abc$36366$n4309_1
.sym 25287 $abc$36366$n4427
.sym 25288 $abc$36366$n4703
.sym 25289 $abc$36366$n3412
.sym 25290 $abc$36366$n5008
.sym 25292 picorv32.reg_next_pc[7]
.sym 25294 picorv32.cpu_state[0]
.sym 25295 $abc$36366$n4742_1
.sym 25297 picorv32.cpuregs_rs1[6]
.sym 25303 $abc$36366$n4703
.sym 25304 picorv32.irq_pending[7]
.sym 25305 picorv32.cpu_state[0]
.sym 25306 picorv32.cpuregs_rs1[7]
.sym 25309 $abc$36366$n4798
.sym 25310 picorv32.irq_mask[15]
.sym 25311 $abc$36366$n3412
.sym 25318 picorv32.cpuregs_rs1[7]
.sym 25321 $abc$36366$n3696_1
.sym 25322 $abc$36366$n4427
.sym 25323 $abc$36366$n4410
.sym 25324 $abc$36366$n5008
.sym 25327 picorv32.cpuregs_rs1[5]
.sym 25333 $abc$36366$n3412
.sym 25334 picorv32.irq_mask[7]
.sym 25335 $abc$36366$n4742_1
.sym 25336 $abc$36366$n4741
.sym 25339 picorv32.reg_next_pc[7]
.sym 25340 picorv32.irq_state[0]
.sym 25341 $abc$36366$n4310_1
.sym 25342 $abc$36366$n4309_1
.sym 25343 $abc$36366$n3070
.sym 25344 clk12_$glb_clk
.sym 25345 $abc$36366$n208_$glb_sr
.sym 25346 $abc$36366$n6252
.sym 25347 $abc$36366$n4523
.sym 25348 $abc$36366$n5008
.sym 25349 $abc$36366$n4526
.sym 25350 $abc$36366$n6184
.sym 25351 $abc$36366$n4512
.sym 25352 $abc$36366$n6176
.sym 25353 $abc$36366$n6179
.sym 25354 picorv32.cpuregs_rs1[5]
.sym 25357 picorv32.cpuregs_wrdata[26]
.sym 25358 $abc$36366$n4603
.sym 25359 picorv32.cpuregs_wrdata[13]
.sym 25360 picorv32.irq_mask[5]
.sym 25361 picorv32.latched_compr
.sym 25362 picorv32.cpuregs_wrdata[8]
.sym 25363 picorv32.irq_pending[1]
.sym 25364 picorv32.irq_pending[11]
.sym 25366 $abc$36366$n3412
.sym 25367 picorv32.irq_mask[1]
.sym 25368 picorv32.cpuregs_rs1[2]
.sym 25370 picorv32.latched_rd[2]
.sym 25371 $abc$36366$n4605
.sym 25372 picorv32.latched_rd[4]
.sym 25374 $abc$36366$n6182
.sym 25375 picorv32.irq_state[1]
.sym 25376 picorv32.latched_rd[2]
.sym 25377 picorv32.latched_rd[0]
.sym 25378 picorv32.cpuregs_wrdata[18]
.sym 25379 picorv32.cpuregs_wrdata[26]
.sym 25380 picorv32.cpuregs_wrdata[14]
.sym 25381 picorv32.cpuregs_wrdata[9]
.sym 25387 picorv32.irq_pending[7]
.sym 25389 $abc$36366$n3070
.sym 25390 picorv32.irq_mask[4]
.sym 25391 picorv32.irq_state[1]
.sym 25392 picorv32.irq_mask[5]
.sym 25394 picorv32.irq_pending[5]
.sym 25395 picorv32.irq_mask[6]
.sym 25396 picorv32.irq_pending[6]
.sym 25397 picorv32.irq_state[0]
.sym 25398 picorv32.irq_mask[7]
.sym 25399 $abc$36366$n4301_1
.sym 25402 picorv32.irq_pending[5]
.sym 25403 $abc$36366$n4300_1
.sym 25405 picorv32.irq_mask[1]
.sym 25407 $abc$36366$n3036
.sym 25408 $abc$36366$n3035
.sym 25411 picorv32.cpuregs_rs1[9]
.sym 25412 picorv32.reg_next_pc[4]
.sym 25413 picorv32.irq_pending[4]
.sym 25415 picorv32.irq_pending[1]
.sym 25416 picorv32.cpuregs_rs1[15]
.sym 25420 picorv32.irq_pending[7]
.sym 25421 picorv32.irq_pending[4]
.sym 25422 picorv32.irq_pending[6]
.sym 25423 picorv32.irq_pending[5]
.sym 25426 $abc$36366$n4301_1
.sym 25427 $abc$36366$n4300_1
.sym 25428 picorv32.irq_state[0]
.sym 25429 picorv32.reg_next_pc[4]
.sym 25432 picorv32.irq_pending[6]
.sym 25433 picorv32.irq_mask[5]
.sym 25434 picorv32.irq_pending[5]
.sym 25435 picorv32.irq_mask[6]
.sym 25441 picorv32.cpuregs_rs1[15]
.sym 25445 picorv32.irq_pending[4]
.sym 25446 picorv32.irq_state[1]
.sym 25447 picorv32.irq_mask[4]
.sym 25450 picorv32.irq_mask[4]
.sym 25451 picorv32.irq_pending[7]
.sym 25452 picorv32.irq_pending[4]
.sym 25453 picorv32.irq_mask[7]
.sym 25457 picorv32.cpuregs_rs1[9]
.sym 25462 $abc$36366$n3035
.sym 25463 picorv32.irq_mask[1]
.sym 25464 picorv32.irq_pending[1]
.sym 25465 $abc$36366$n3036
.sym 25466 $abc$36366$n3070
.sym 25467 clk12_$glb_clk
.sym 25468 $abc$36366$n208_$glb_sr
.sym 25469 $abc$36366$n4425
.sym 25470 $abc$36366$n4429
.sym 25471 $abc$36366$n4432
.sym 25472 $abc$36366$n4435
.sym 25473 $abc$36366$n4438
.sym 25474 $abc$36366$n4441
.sym 25475 $abc$36366$n4444
.sym 25476 $abc$36366$n4447
.sym 25477 picorv32.irq_state[1]
.sym 25481 $abc$36366$n3804_1
.sym 25483 picorv32.irq_state[0]
.sym 25485 $abc$36366$n3070
.sym 25486 $abc$36366$n6179
.sym 25487 picorv32.cpuregs_rs1[14]
.sym 25488 $abc$36366$n3412
.sym 25489 $abc$36366$n4349
.sym 25490 $abc$36366$n4523
.sym 25491 picorv32.cpuregs_rs1[9]
.sym 25492 picorv32.cpuregs_wrdata[6]
.sym 25493 $abc$36366$n3042
.sym 25496 basesoc_uart_rx_fifo_do_read
.sym 25497 $PACKER_VCC_NET
.sym 25498 $PACKER_VCC_NET
.sym 25499 $PACKER_VCC_NET
.sym 25500 $abc$36366$n6659
.sym 25501 picorv32.cpuregs_rs1[24]
.sym 25502 $PACKER_VCC_NET
.sym 25503 picorv32.cpuregs_rs1[26]
.sym 25504 $PACKER_VCC_NET
.sym 25510 picorv32.cpuregs_rs1[21]
.sym 25512 $abc$36366$n4442
.sym 25514 $abc$36366$n4436
.sym 25515 $abc$36366$n4466
.sym 25517 $abc$36366$n4315_1
.sym 25518 $abc$36366$n3872
.sym 25520 $abc$36366$n3696_1
.sym 25523 $abc$36366$n4454
.sym 25525 $abc$36366$n4427
.sym 25526 $abc$36366$n2845
.sym 25527 $abc$36366$n4453
.sym 25529 $abc$36366$n4435
.sym 25531 $abc$36366$n4441
.sym 25535 picorv32.irq_state[1]
.sym 25536 $abc$36366$n4316_1
.sym 25537 $abc$36366$n3070
.sym 25538 $abc$36366$n4448
.sym 25539 $abc$36366$n4465
.sym 25540 $abc$36366$n3049
.sym 25541 $abc$36366$n4447
.sym 25543 $abc$36366$n4447
.sym 25544 $abc$36366$n4448
.sym 25545 $abc$36366$n4427
.sym 25546 $abc$36366$n3696_1
.sym 25549 $abc$36366$n3696_1
.sym 25550 $abc$36366$n4427
.sym 25551 $abc$36366$n4441
.sym 25552 $abc$36366$n4442
.sym 25555 $abc$36366$n2845
.sym 25556 $abc$36366$n3872
.sym 25557 picorv32.irq_state[1]
.sym 25558 $abc$36366$n3049
.sym 25561 $abc$36366$n4315_1
.sym 25563 $abc$36366$n4316_1
.sym 25567 $abc$36366$n4427
.sym 25568 $abc$36366$n4466
.sym 25569 $abc$36366$n4465
.sym 25570 $abc$36366$n3696_1
.sym 25573 $abc$36366$n4435
.sym 25574 $abc$36366$n4427
.sym 25575 $abc$36366$n3696_1
.sym 25576 $abc$36366$n4436
.sym 25579 $abc$36366$n4427
.sym 25580 $abc$36366$n3696_1
.sym 25581 $abc$36366$n4454
.sym 25582 $abc$36366$n4453
.sym 25586 picorv32.cpuregs_rs1[21]
.sym 25589 $abc$36366$n3070
.sym 25590 clk12_$glb_clk
.sym 25591 $abc$36366$n208_$glb_sr
.sym 25592 $abc$36366$n4450
.sym 25593 $abc$36366$n4453
.sym 25594 $abc$36366$n4456
.sym 25595 $abc$36366$n4459
.sym 25596 $abc$36366$n4462
.sym 25597 $abc$36366$n4465
.sym 25598 $abc$36366$n4468
.sym 25599 $abc$36366$n4471
.sym 25600 picorv32.cpuregs_rs1[18]
.sym 25601 picorv32.cpu_state[3]
.sym 25604 picorv32.cpuregs_rs1[24]
.sym 25605 $abc$36366$n4444
.sym 25606 picorv32.cpuregs_rs1[28]
.sym 25607 $abc$36366$n207
.sym 25608 picorv32.cpuregs_wrdata[28]
.sym 25610 $abc$36366$n4436
.sym 25611 $abc$36366$n4425
.sym 25614 picorv32.cpuregs_rs1[21]
.sym 25615 $abc$36366$n3064
.sym 25616 basesoc_uart_phy_source_payload_data[1]
.sym 25618 $abc$36366$n3032
.sym 25619 picorv32.cpuregs_wrdata[9]
.sym 25621 picorv32.reg_next_pc[4]
.sym 25622 picorv32.cpuregs_wrdata[20]
.sym 25623 $abc$36366$n3070
.sym 25624 picorv32.reg_next_pc[7]
.sym 25625 picorv32.cpuregs_wrdata[26]
.sym 25626 $abc$36366$n3034
.sym 25627 $abc$36366$n3806
.sym 25633 $abc$36366$n3034
.sym 25634 picorv32.irq_pending[29]
.sym 25637 picorv32.irq_state[1]
.sym 25639 picorv32.irq_mask[29]
.sym 25640 $abc$36366$n3038_1
.sym 25641 $abc$36366$n3062
.sym 25642 $abc$36366$n3057
.sym 25644 picorv32.irq_pending[15]
.sym 25645 $abc$36366$n3908_1
.sym 25646 $abc$36366$n3039_1
.sym 25647 picorv32.irq_mask[15]
.sym 25649 $abc$36366$n3033_1
.sym 25650 $abc$36366$n4343_1
.sym 25651 $abc$36366$n2845
.sym 25652 $abc$36366$n3047
.sym 25653 $abc$36366$n3042
.sym 25654 $abc$36366$n4342_1
.sym 25657 $abc$36366$n3037
.sym 25659 $abc$36366$n3412
.sym 25660 $abc$36366$n3066
.sym 25663 $abc$36366$n3052
.sym 25666 $abc$36366$n3034
.sym 25667 picorv32.irq_pending[29]
.sym 25668 picorv32.irq_mask[29]
.sym 25669 $abc$36366$n3037
.sym 25672 $abc$36366$n3037
.sym 25673 picorv32.irq_state[1]
.sym 25674 $abc$36366$n3908_1
.sym 25675 $abc$36366$n2845
.sym 25678 picorv32.irq_pending[15]
.sym 25681 picorv32.irq_mask[15]
.sym 25685 picorv32.irq_pending[15]
.sym 25686 picorv32.irq_mask[15]
.sym 25691 $abc$36366$n4343_1
.sym 25693 $abc$36366$n4342_1
.sym 25696 $abc$36366$n3038_1
.sym 25697 $abc$36366$n3033_1
.sym 25698 $abc$36366$n3062
.sym 25699 $abc$36366$n3057
.sym 25702 picorv32.irq_mask[29]
.sym 25705 $abc$36366$n3412
.sym 25708 $abc$36366$n3047
.sym 25709 $abc$36366$n3042
.sym 25710 $abc$36366$n3052
.sym 25711 $abc$36366$n3039_1
.sym 25712 $abc$36366$n3066
.sym 25713 clk12_$glb_clk
.sym 25714 $abc$36366$n208_$glb_sr
.sym 25723 picorv32.cpuregs_rs1[29]
.sym 25727 $abc$36366$n4817
.sym 25729 picorv32.cpuregs_wrdata[11]
.sym 25730 $abc$36366$n4703
.sym 25732 picorv32.cpuregs_wrdata[22]
.sym 25733 picorv32.irq_state[1]
.sym 25734 $abc$36366$n4433
.sym 25735 $abc$36366$n4319_1
.sym 25736 picorv32.irq_pending[16]
.sym 25737 $abc$36366$n4309_1
.sym 25738 $abc$36366$n4315_1
.sym 25740 $abc$36366$n4342_1
.sym 25741 picorv32.cpu_state[0]
.sym 25742 picorv32.irq_pending[15]
.sym 25744 picorv32.cpuregs_wrdata[21]
.sym 25745 $abc$36366$n6659
.sym 25747 picorv32.cpuregs_wrdata[30]
.sym 25748 picorv32.cpu_state[0]
.sym 25749 picorv32.cpuregs_rs1[27]
.sym 25750 picorv32.cpuregs_wrdata[28]
.sym 25757 $abc$36366$n2845
.sym 25758 $abc$36366$n4336_1
.sym 25760 picorv32.irq_mask[24]
.sym 25761 picorv32.irq_mask[27]
.sym 25764 picorv32.irq_mask[26]
.sym 25765 picorv32.irq_pending[29]
.sym 25766 $abc$36366$n4872
.sym 25767 $abc$36366$n3066
.sym 25769 $abc$36366$n3904_1
.sym 25771 $abc$36366$n3412
.sym 25773 $abc$36366$n3053
.sym 25774 picorv32.irq_pending[24]
.sym 25775 picorv32.cpuregs_rs1[27]
.sym 25776 picorv32.irq_pending[26]
.sym 25781 picorv32.irq_state[1]
.sym 25782 $abc$36366$n4337_1
.sym 25784 picorv32.irq_mask[29]
.sym 25785 $abc$36366$n4703
.sym 25787 $abc$36366$n4871
.sym 25789 $abc$36366$n4871
.sym 25790 picorv32.cpuregs_rs1[27]
.sym 25791 $abc$36366$n4703
.sym 25792 $abc$36366$n4872
.sym 25796 picorv32.irq_pending[29]
.sym 25797 picorv32.irq_mask[29]
.sym 25801 picorv32.irq_mask[24]
.sym 25803 picorv32.irq_pending[24]
.sym 25809 picorv32.irq_mask[26]
.sym 25810 picorv32.irq_pending[26]
.sym 25813 picorv32.irq_pending[26]
.sym 25814 picorv32.irq_mask[26]
.sym 25819 $abc$36366$n3053
.sym 25820 $abc$36366$n3904_1
.sym 25821 $abc$36366$n2845
.sym 25822 picorv32.irq_state[1]
.sym 25825 $abc$36366$n4336_1
.sym 25828 $abc$36366$n4337_1
.sym 25831 picorv32.irq_mask[27]
.sym 25832 $abc$36366$n3412
.sym 25835 $abc$36366$n3066
.sym 25836 clk12_$glb_clk
.sym 25837 $abc$36366$n208_$glb_sr
.sym 25838 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 25839 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 25840 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 25841 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 25842 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 25843 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 25844 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 25845 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 25846 basesoc_picorv327[27]
.sym 25847 $abc$36366$n2845
.sym 25850 $abc$36366$n4300_1
.sym 25851 $abc$36366$n4339_1
.sym 25852 $abc$36366$n3070
.sym 25854 picorv32.irq_pending[29]
.sym 25856 picorv32.irq_pending[24]
.sym 25857 picorv32.irq_mask[24]
.sym 25859 picorv32.reg_out[26]
.sym 25860 picorv32.irq_mask[26]
.sym 25863 picorv32.cpuregs_wrdata[26]
.sym 25864 $abc$36366$n5981
.sym 25867 picorv32.irq_state[1]
.sym 25870 picorv32.irq_mask[29]
.sym 25873 picorv32.irq_state[1]
.sym 25879 $abc$36366$n3412
.sym 25880 $abc$36366$n5961
.sym 25881 picorv32.irq_pending[24]
.sym 25882 $abc$36366$n3056
.sym 25884 picorv32.cpuregs_rs1[24]
.sym 25885 picorv32.irq_state[0]
.sym 25886 picorv32.cpuregs_rs1[28]
.sym 25887 picorv32.alu_out_q[24]
.sym 25888 picorv32.reg_out[24]
.sym 25889 $abc$36366$n3054
.sym 25890 $abc$36366$n3070
.sym 25891 picorv32.reg_next_pc[16]
.sym 25892 $abc$36366$n3055
.sym 25893 $abc$36366$n4361
.sym 25894 $abc$36366$n207
.sym 25897 picorv32.irq_state[1]
.sym 25898 picorv32.irq_mask[28]
.sym 25900 picorv32.latched_stalu
.sym 25901 $abc$36366$n3053
.sym 25906 $abc$36366$n2845
.sym 25907 picorv32.irq_mask[24]
.sym 25909 picorv32.cpuregs_rs1[27]
.sym 25912 picorv32.irq_pending[24]
.sym 25913 picorv32.irq_mask[24]
.sym 25914 picorv32.irq_state[1]
.sym 25915 $abc$36366$n4361
.sym 25918 picorv32.irq_mask[28]
.sym 25919 $abc$36366$n3412
.sym 25924 picorv32.irq_state[0]
.sym 25925 $abc$36366$n5961
.sym 25926 $abc$36366$n207
.sym 25927 picorv32.reg_next_pc[16]
.sym 25930 picorv32.cpuregs_rs1[28]
.sym 25939 picorv32.cpuregs_rs1[24]
.sym 25942 picorv32.cpuregs_rs1[27]
.sym 25948 $abc$36366$n2845
.sym 25949 picorv32.alu_out_q[24]
.sym 25950 picorv32.reg_out[24]
.sym 25951 picorv32.latched_stalu
.sym 25954 $abc$36366$n3056
.sym 25955 $abc$36366$n3055
.sym 25956 $abc$36366$n3054
.sym 25957 $abc$36366$n3053
.sym 25958 $abc$36366$n3070
.sym 25959 clk12_$glb_clk
.sym 25960 $abc$36366$n208_$glb_sr
.sym 25969 picorv32.irq_state[1]
.sym 25973 $abc$36366$n4360_1
.sym 25974 picorv32.reg_out[24]
.sym 25975 basesoc_uart_rx_fifo_produce[3]
.sym 25977 $abc$36366$n4877
.sym 25978 $abc$36366$n3070
.sym 25980 $abc$36366$n7133
.sym 25981 picorv32.irq_state[0]
.sym 25983 $abc$36366$n3412
.sym 25985 $PACKER_VCC_NET
.sym 25988 $abc$36366$n6362
.sym 25989 basesoc_uart_rx_fifo_produce[0]
.sym 25990 user_btn2
.sym 25991 $abc$36366$n6660
.sym 25992 $abc$36366$n2845
.sym 25993 basesoc_uart_phy_source_payload_data[3]
.sym 25995 picorv32.alu_out_q[26]
.sym 25996 basesoc_uart_phy_source_payload_data[6]
.sym 26002 picorv32.alu_out_q[26]
.sym 26004 $abc$36366$n3066
.sym 26005 picorv32.irq_mask[28]
.sym 26006 picorv32.reg_out[30]
.sym 26008 $abc$36366$n2845
.sym 26009 picorv32.reg_next_pc[26]
.sym 26011 $abc$36366$n4368_1
.sym 26012 picorv32.alu_out_q[30]
.sym 26013 picorv32.irq_state[0]
.sym 26016 $abc$36366$n3056
.sym 26018 picorv32.irq_pending[28]
.sym 26019 picorv32.reg_out[26]
.sym 26024 $abc$36366$n5981
.sym 26025 $abc$36366$n4367
.sym 26026 picorv32.latched_stalu
.sym 26030 $abc$36366$n207
.sym 26033 picorv32.irq_state[1]
.sym 26036 picorv32.irq_mask[28]
.sym 26037 picorv32.irq_pending[28]
.sym 26041 picorv32.reg_next_pc[26]
.sym 26042 picorv32.irq_state[1]
.sym 26043 $abc$36366$n3056
.sym 26044 picorv32.irq_state[0]
.sym 26053 picorv32.latched_stalu
.sym 26054 picorv32.reg_out[30]
.sym 26055 picorv32.alu_out_q[30]
.sym 26056 $abc$36366$n2845
.sym 26071 $abc$36366$n4368_1
.sym 26072 $abc$36366$n207
.sym 26073 $abc$36366$n5981
.sym 26074 $abc$36366$n4367
.sym 26077 picorv32.reg_out[26]
.sym 26078 picorv32.alu_out_q[26]
.sym 26079 picorv32.latched_stalu
.sym 26080 $abc$36366$n2845
.sym 26081 $abc$36366$n3066
.sym 26082 clk12_$glb_clk
.sym 26083 $abc$36366$n208_$glb_sr
.sym 26096 picorv32.irq_pending[28]
.sym 26098 picorv32.cpu_state[0]
.sym 26099 picorv32.irq_state[0]
.sym 26102 $abc$36366$n207
.sym 26104 $abc$36366$n3066
.sym 26105 $abc$36366$n3055
.sym 26107 $abc$36366$n4357_1
.sym 26110 $abc$36366$n2928
.sym 26116 $abc$36366$n207
.sym 26117 picorv32.cpuregs_wrdata[26]
.sym 26127 $abc$36366$n2928
.sym 26128 eventmanager_status_w[2]
.sym 26129 $abc$36366$n170
.sym 26130 $abc$36366$n6366
.sym 26132 $abc$36366$n6370
.sym 26137 $abc$36366$n6354
.sym 26143 $abc$36366$n168
.sym 26144 $abc$36366$n172
.sym 26148 $abc$36366$n6362
.sym 26149 $abc$36366$n166
.sym 26150 user_btn2
.sym 26151 waittimer2_count[0]
.sym 26156 sys_rst
.sym 26158 sys_rst
.sym 26160 user_btn2
.sym 26161 $abc$36366$n6362
.sym 26165 user_btn2
.sym 26166 $abc$36366$n6354
.sym 26167 sys_rst
.sym 26170 sys_rst
.sym 26172 user_btn2
.sym 26173 $abc$36366$n6366
.sym 26182 user_btn2
.sym 26184 sys_rst
.sym 26185 $abc$36366$n6370
.sym 26188 eventmanager_status_w[2]
.sym 26189 sys_rst
.sym 26191 user_btn2
.sym 26194 user_btn2
.sym 26195 waittimer2_count[0]
.sym 26196 sys_rst
.sym 26197 eventmanager_status_w[2]
.sym 26200 $abc$36366$n166
.sym 26201 $abc$36366$n170
.sym 26202 $abc$36366$n172
.sym 26203 $abc$36366$n168
.sym 26204 $abc$36366$n2928
.sym 26205 clk12_$glb_clk
.sym 26216 picorv32.latched_stalu
.sym 26221 $abc$36366$n2928
.sym 26223 $abc$36366$n162
.sym 26224 eventmanager_status_w[2]
.sym 26225 $abc$36366$n6354
.sym 26227 $abc$36366$n6356
.sym 26250 $abc$36366$n6368
.sym 26252 $abc$36366$n170
.sym 26254 $abc$36366$n6364
.sym 26256 $abc$36366$n166
.sym 26258 $abc$36366$n168
.sym 26260 user_btn2
.sym 26262 $abc$36366$n172
.sym 26265 $abc$36366$n6346
.sym 26275 $abc$36366$n2928
.sym 26283 $abc$36366$n6364
.sym 26284 user_btn2
.sym 26295 $abc$36366$n170
.sym 26301 user_btn2
.sym 26302 $abc$36366$n6368
.sym 26306 $abc$36366$n168
.sym 26311 $abc$36366$n6346
.sym 26313 user_btn2
.sym 26318 $abc$36366$n172
.sym 26323 $abc$36366$n166
.sym 26327 $abc$36366$n2928
.sym 26328 clk12_$glb_clk
.sym 26329 sys_rst_$glb_sr
.sym 26342 $abc$36366$n6366
.sym 26347 $PACKER_VCC_NET
.sym 26348 waittimer2_count[14]
.sym 26350 waittimer2_count[13]
.sym 26351 $PACKER_VCC_NET
.sym 26352 waittimer2_count[12]
.sym 26358 $abc$36366$n3006
.sym 26364 waittimer2_count[0]
.sym 26380 waittimer2_count[0]
.sym 26382 $abc$36366$n2928
.sym 26392 user_btn2
.sym 26398 $PACKER_VCC_NET
.sym 26401 $abc$36366$n6342
.sym 26410 $abc$36366$n6342
.sym 26412 user_btn2
.sym 26440 waittimer2_count[0]
.sym 26442 $PACKER_VCC_NET
.sym 26450 $abc$36366$n2928
.sym 26451 clk12_$glb_clk
.sym 26452 sys_rst_$glb_sr
.sym 26465 waittimer2_count[0]
.sym 26469 $abc$36366$n172
.sym 26474 user_btn2
.sym 26527 sys_rst
.sym 26547 sys_rst
.sym 26553 spram_datain01[1]
.sym 26554 spram_datain01[13]
.sym 26555 spram_datain11[9]
.sym 26559 spram_datain11[1]
.sym 26560 spram_maskwren01[0]
.sym 26631 basesoc_uart_phy_storage[11]
.sym 26671 array_muxed1[25]
.sym 26692 array_muxed1[29]
.sym 26693 spram_datain01[13]
.sym 26699 array_muxed0[14]
.sym 26707 spram_maskwren01[0]
.sym 26767 basesoc_timer0_value_status[1]
.sym 26772 $abc$36366$n5209_1
.sym 26774 basesoc_timer0_value_status[28]
.sym 26807 array_muxed0[3]
.sym 26811 array_muxed1[30]
.sym 26812 basesoc_timer0_load_storage[8]
.sym 26813 basesoc_timer0_reload_storage[1]
.sym 26814 basesoc_dat_w[6]
.sym 26815 $abc$36366$n3292
.sym 26817 $abc$36366$n3294
.sym 26818 basesoc_dat_w[2]
.sym 26819 adr[0]
.sym 26821 basesoc_uart_phy_storage[11]
.sym 26869 $abc$36366$n5009
.sym 26870 $abc$36366$n5000
.sym 26871 basesoc_timer0_reload_storage[29]
.sym 26872 $abc$36366$n4995_1
.sym 26873 $abc$36366$n4999_1
.sym 26874 $abc$36366$n5008_1
.sym 26875 $abc$36366$n5007
.sym 26908 $abc$36366$n6468
.sym 26911 basesoc_dat_w[5]
.sym 26912 basesoc_timer0_load_storage[28]
.sym 26913 basesoc_timer0_eventmanager_status_w
.sym 26915 $abc$36366$n2983
.sym 26916 $abc$36366$n2979
.sym 26919 $abc$36366$n2881
.sym 26920 $abc$36366$n6462
.sym 26921 $abc$36366$n2974
.sym 26922 basesoc_ctrl_storage[2]
.sym 26926 $abc$36366$n3292
.sym 26927 $abc$36366$n6531
.sym 26930 basesoc_dat_w[6]
.sym 26932 basesoc_timer0_load_storage[21]
.sym 26934 $abc$36366$n4962_1
.sym 26972 $abc$36366$n4973
.sym 26973 basesoc_timer0_reload_storage[17]
.sym 26975 basesoc_timer0_reload_storage[23]
.sym 26978 basesoc_timer0_reload_storage[22]
.sym 27012 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 27013 basesoc_adr[4]
.sym 27014 basesoc_timer0_load_storage[8]
.sym 27015 $abc$36366$n3306
.sym 27016 $abc$36366$n2881
.sym 27017 $abc$36366$n4960_1
.sym 27020 $abc$36366$n2963
.sym 27021 $abc$36366$n2877
.sym 27023 adr[0]
.sym 27025 $abc$36366$n2919_1
.sym 27027 sys_rst
.sym 27030 $abc$36366$n4954_1
.sym 27031 $abc$36366$n2867
.sym 27033 basesoc_timer0_value_status[21]
.sym 27077 basesoc_timer0_load_storage[21]
.sym 27078 $abc$36366$n7
.sym 27117 basesoc_adr[4]
.sym 27121 basesoc_timer0_value_status[31]
.sym 27122 basesoc_adr[4]
.sym 27124 basesoc_timer0_reload_storage[1]
.sym 27137 basesoc_timer0_reload_storage[22]
.sym 27177 $abc$36366$n5247
.sym 27180 $abc$36366$n126
.sym 27218 interface5_bank_bus_dat_r[5]
.sym 27219 basesoc_timer0_reload_storage[30]
.sym 27221 basesoc_timer0_reload_storage[27]
.sym 27222 basesoc_dat_w[4]
.sym 27224 $abc$36366$n3290
.sym 27225 interface4_bank_bus_dat_r[5]
.sym 27227 basesoc_adr[4]
.sym 27230 basesoc_uart_phy_tx_busy
.sym 27232 sys_rst
.sym 27233 $abc$36366$n2719
.sym 27237 basesoc_uart_phy_storage[11]
.sym 27278 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 27281 interface4_bank_bus_dat_r[4]
.sym 27319 $abc$36366$n4954_1
.sym 27323 sys_rst
.sym 27327 adr[1]
.sym 27328 $abc$36366$n2719
.sym 27329 interface5_bank_bus_dat_r[7]
.sym 27330 $abc$36366$n5247
.sym 27331 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 27333 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 27339 adr[1]
.sym 27342 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27379 interface4_bank_bus_dat_r[6]
.sym 27380 $abc$36366$n4928
.sym 27382 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 27384 interface5_bank_bus_dat_r[6]
.sym 27385 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 27386 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 27420 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 27421 $abc$36366$n2953_1
.sym 27425 slave_sel_r[1]
.sym 27426 basesoc_dat_w[7]
.sym 27428 $abc$36366$n3236
.sym 27430 $abc$36366$n2715
.sym 27431 $abc$36366$n2717
.sym 27433 $abc$36366$n5
.sym 27434 basesoc_uart_phy_storage[26]
.sym 27435 sys_rst
.sym 27436 basesoc_uart_phy_storage[27]
.sym 27441 $abc$36366$n2919_1
.sym 27442 basesoc_uart_phy_storage[30]
.sym 27444 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 27481 basesoc_uart_phy_storage[9]
.sym 27487 $abc$36366$n5
.sym 27520 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 27521 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 27523 interface4_bank_bus_dat_r[1]
.sym 27527 $abc$36366$n2851_1
.sym 27529 $PACKER_VCC_NET
.sym 27530 $abc$36366$n2719
.sym 27532 $abc$36366$n2777
.sym 27533 basesoc_uart_tx_fifo_wrport_we
.sym 27535 basesoc_uart_phy_tx_busy
.sym 27536 sys_rst
.sym 27537 basesoc_dat_w[5]
.sym 27540 $abc$36366$n5
.sym 27544 basesoc_uart_phy_storage[9]
.sym 27583 basesoc_uart_phy_storage[26]
.sym 27584 basesoc_uart_phy_storage[27]
.sym 27587 basesoc_uart_phy_storage[30]
.sym 27589 basesoc_uart_phy_storage[28]
.sym 27625 basesoc_uart_eventmanager_pending_w[1]
.sym 27627 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 27634 basesoc_dat_w[2]
.sym 27639 basesoc_uart_phy_storage[17]
.sym 27642 basesoc_uart_phy_tx_busy
.sym 27644 $abc$36366$n2719
.sym 27646 $abc$36366$n2747
.sym 27647 sys_rst
.sym 27648 $abc$36366$n6270
.sym 27685 $abc$36366$n2732
.sym 27691 $abc$36366$n3267
.sym 27692 basesoc_uart_phy_storage[17]
.sym 27727 basesoc_dat_w[2]
.sym 27729 $abc$36366$n2798
.sym 27732 $abc$36366$n2939
.sym 27734 $abc$36366$n2906_1
.sym 27736 $abc$36366$n2925_1
.sym 27739 basesoc_dat_w[4]
.sym 27741 $abc$36366$n2735
.sym 27744 $abc$36366$n3267
.sym 27747 basesoc_uart_phy_tx_busy
.sym 27748 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 27750 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27787 basesoc_uart_tx_fifo_do_read
.sym 27788 basesoc_uart_eventmanager_status_w[0]
.sym 27789 basesoc_uart_phy_tx_busy
.sym 27791 $abc$36366$n2747
.sym 27792 $abc$36366$n6273
.sym 27793 $abc$36366$n3242
.sym 27794 $abc$36366$n2735
.sym 27829 basesoc_uart_phy_rx
.sym 27831 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 27834 basesoc_uart_phy_storage[17]
.sym 27836 $abc$36366$n2732
.sym 27839 $PACKER_VCC_NET
.sym 27842 $abc$36366$n2919_1
.sym 27844 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 27848 $abc$36366$n2735
.sym 27890 spiflash_bus_dat_r[30]
.sym 27893 spiflash_bus_dat_r[29]
.sym 27927 basesoc_picorv327[26]
.sym 27928 basesoc_picorv327[7]
.sym 27942 basesoc_uart_phy_tx_busy
.sym 27943 basesoc_uart_phy_tx_busy
.sym 27998 basesoc_uart_rx_old_trigger
.sym 28030 array_muxed0[3]
.sym 28032 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 28034 $abc$36366$n4417_1
.sym 28035 $abc$36366$n2818
.sym 28037 $abc$36366$n2908
.sym 28038 $abc$36366$n2900
.sym 28045 $abc$36366$n4593
.sym 28093 $abc$36366$n4595
.sym 28095 $abc$36366$n3784
.sym 28097 $abc$36366$n3766
.sym 28098 $abc$36366$n4472
.sym 28099 $abc$36366$n4593
.sym 28100 $abc$36366$n3770_1
.sym 28136 picorv32.mem_wordsize[0]
.sym 28146 picorv32.mem_rdata_q[8]
.sym 28150 $abc$36366$n4591
.sym 28151 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 28152 $abc$36366$n3731
.sym 28153 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 28154 $abc$36366$n4597
.sym 28155 $abc$36366$n4498
.sym 28157 picorv32.latched_rd[5]
.sym 28158 picorv32.cpuregs_wrdata[24]
.sym 28195 $abc$36366$n3786
.sym 28196 $abc$36366$n2970
.sym 28197 $abc$36366$n2975
.sym 28198 $abc$36366$n2964_1
.sym 28199 $abc$36366$n2959
.sym 28200 $abc$36366$n4469
.sym 28201 $abc$36366$n4451
.sym 28202 $abc$36366$n256
.sym 28236 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 28237 $abc$36366$n3774
.sym 28238 picorv32.mem_rdata_latched[9]
.sym 28239 picorv32.decoded_imm_uj[1]
.sym 28244 basesoc_picorv327[1]
.sym 28245 $PACKER_VCC_NET
.sym 28246 picorv32.mem_rdata_latched[21]
.sym 28248 $abc$36366$n3784
.sym 28250 $abc$36366$n4502
.sym 28252 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 28254 picorv32.cpuregs_wrdata[27]
.sym 28255 $abc$36366$n2934
.sym 28256 $abc$36366$n4439
.sym 28258 $abc$36366$n3734
.sym 28260 picorv32.cpuregs_wrdata[20]
.sym 28267 $PACKER_VCC_NET
.sym 28269 $PACKER_VCC_NET
.sym 28270 picorv32.cpuregs_wrdata[31]
.sym 28271 $abc$36366$n4593
.sym 28272 $abc$36366$n6659
.sym 28273 $abc$36366$n4595
.sym 28274 $abc$36366$n6659
.sym 28277 picorv32.cpuregs_wrdata[27]
.sym 28281 picorv32.cpuregs_wrdata[30]
.sym 28282 $abc$36366$n4599
.sym 28286 picorv32.cpuregs_wrdata[29]
.sym 28287 picorv32.cpuregs_wrdata[26]
.sym 28288 $abc$36366$n4591
.sym 28290 picorv32.cpuregs_wrdata[28]
.sym 28291 picorv32.cpuregs_wrdata[25]
.sym 28292 $abc$36366$n4597
.sym 28294 $abc$36366$n4600
.sym 28296 picorv32.cpuregs_wrdata[24]
.sym 28297 $abc$36366$n3792
.sym 28298 $abc$36366$n3762_1
.sym 28299 picorv32.decoded_rs2[5]
.sym 28300 $abc$36366$n3820_1
.sym 28301 $abc$36366$n3752
.sym 28302 $abc$36366$n4600
.sym 28303 $abc$36366$n3738
.sym 28304 $abc$36366$n3788
.sym 28305 $abc$36366$n6659
.sym 28306 $abc$36366$n6659
.sym 28307 $abc$36366$n6659
.sym 28308 $abc$36366$n6659
.sym 28309 $abc$36366$n6659
.sym 28310 $abc$36366$n6659
.sym 28311 $abc$36366$n6659
.sym 28312 $abc$36366$n6659
.sym 28313 $abc$36366$n4591
.sym 28314 $abc$36366$n4593
.sym 28316 $abc$36366$n4595
.sym 28317 $abc$36366$n4597
.sym 28318 $abc$36366$n4599
.sym 28319 $abc$36366$n4600
.sym 28324 clk12_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 picorv32.cpuregs_wrdata[26]
.sym 28328 picorv32.cpuregs_wrdata[27]
.sym 28329 picorv32.cpuregs_wrdata[28]
.sym 28330 picorv32.cpuregs_wrdata[29]
.sym 28331 picorv32.cpuregs_wrdata[30]
.sym 28332 picorv32.cpuregs_wrdata[31]
.sym 28333 picorv32.cpuregs_wrdata[24]
.sym 28334 picorv32.cpuregs_wrdata[25]
.sym 28335 $abc$36366$n3794
.sym 28339 $abc$36366$n4474
.sym 28341 $abc$36366$n4797
.sym 28344 $abc$36366$n256
.sym 28345 $abc$36366$n4478
.sym 28347 picorv32.latched_is_lu
.sym 28348 sys_rst
.sym 28351 $abc$36366$n3412
.sym 28352 $abc$36366$n4595
.sym 28354 picorv32.cpuregs_wrdata[11]
.sym 28355 $abc$36366$n4518
.sym 28357 $abc$36366$n4463
.sym 28358 picorv32.latched_rd[3]
.sym 28359 $abc$36366$n4416
.sym 28361 picorv32.cpuregs_wrdata[23]
.sym 28371 picorv32.cpuregs_wrdata[16]
.sym 28373 picorv32.latched_rd[3]
.sym 28375 picorv32.cpuregs_wrdata[21]
.sym 28376 picorv32.latched_rd[1]
.sym 28378 picorv32.latched_rd[5]
.sym 28381 $abc$36366$n6659
.sym 28384 picorv32.latched_rd[4]
.sym 28386 picorv32.cpuregs_wrdata[23]
.sym 28387 $PACKER_VCC_NET
.sym 28388 picorv32.cpuregs_wrdata[19]
.sym 28389 picorv32.cpuregs_wrdata[22]
.sym 28391 picorv32.latched_rd[0]
.sym 28392 $abc$36366$n6659
.sym 28394 $abc$36366$n3806
.sym 28395 picorv32.cpuregs_wrdata[17]
.sym 28396 picorv32.cpuregs_wrdata[18]
.sym 28397 picorv32.latched_rd[2]
.sym 28398 picorv32.cpuregs_wrdata[20]
.sym 28399 $abc$36366$n2948_1
.sym 28400 $abc$36366$n3742
.sym 28401 $abc$36366$n3748
.sym 28402 $abc$36366$n4618
.sym 28403 $abc$36366$n2942_1
.sym 28404 $abc$36366$n3746
.sym 28405 $abc$36366$n2941
.sym 28406 $abc$36366$n4507
.sym 28407 $abc$36366$n6659
.sym 28408 $abc$36366$n6659
.sym 28409 $abc$36366$n6659
.sym 28410 $abc$36366$n6659
.sym 28411 $abc$36366$n6659
.sym 28412 $abc$36366$n6659
.sym 28413 $abc$36366$n6659
.sym 28414 $abc$36366$n6659
.sym 28415 picorv32.latched_rd[0]
.sym 28416 picorv32.latched_rd[1]
.sym 28418 picorv32.latched_rd[2]
.sym 28419 picorv32.latched_rd[3]
.sym 28420 picorv32.latched_rd[4]
.sym 28421 picorv32.latched_rd[5]
.sym 28426 clk12_$glb_clk
.sym 28427 $abc$36366$n3806
.sym 28428 picorv32.cpuregs_wrdata[16]
.sym 28429 picorv32.cpuregs_wrdata[17]
.sym 28430 picorv32.cpuregs_wrdata[18]
.sym 28431 picorv32.cpuregs_wrdata[19]
.sym 28432 picorv32.cpuregs_wrdata[20]
.sym 28433 picorv32.cpuregs_wrdata[21]
.sym 28434 picorv32.cpuregs_wrdata[22]
.sym 28435 picorv32.cpuregs_wrdata[23]
.sym 28436 $PACKER_VCC_NET
.sym 28437 $abc$36366$n3782_1
.sym 28441 $abc$36366$n5514_1
.sym 28442 picorv32.decoded_imm_uj[15]
.sym 28443 $abc$36366$n4411
.sym 28444 $abc$36366$n4597
.sym 28445 picorv32.cpuregs_wrdata[5]
.sym 28446 picorv32.latched_rd[5]
.sym 28447 $abc$36366$n4411
.sym 28448 picorv32.mem_rdata_q[9]
.sym 28449 $abc$36366$n6223
.sym 28450 $abc$36366$n4486
.sym 28452 picorv32.latched_rd[1]
.sym 28453 $abc$36366$n4593
.sym 28454 picorv32.cpuregs_wrdata[1]
.sym 28455 $abc$36366$n3820_1
.sym 28456 $abc$36366$n4808_1
.sym 28457 picorv32.cpuregs_rs1[1]
.sym 28458 $abc$36366$n3194
.sym 28459 $abc$36366$n4427
.sym 28460 $abc$36366$n4507
.sym 28461 picorv32.cpuregs_wrdata[17]
.sym 28462 $abc$36366$n4417
.sym 28463 $abc$36366$n3880_1
.sym 28464 $abc$36366$n4740
.sym 28469 picorv32.cpuregs_wrdata[10]
.sym 28472 $abc$36366$n6659
.sym 28474 $abc$36366$n4591
.sym 28476 picorv32.cpuregs_wrdata[9]
.sym 28478 $abc$36366$n4593
.sym 28480 $PACKER_VCC_NET
.sym 28482 $abc$36366$n4600
.sym 28484 picorv32.cpuregs_wrdata[14]
.sym 28486 $abc$36366$n4599
.sym 28487 picorv32.cpuregs_wrdata[12]
.sym 28488 picorv32.cpuregs_wrdata[13]
.sym 28489 $PACKER_VCC_NET
.sym 28490 $abc$36366$n4595
.sym 28491 $abc$36366$n4597
.sym 28492 picorv32.cpuregs_wrdata[11]
.sym 28495 picorv32.cpuregs_wrdata[15]
.sym 28496 $abc$36366$n6659
.sym 28500 picorv32.cpuregs_wrdata[8]
.sym 28501 picorv32.cpuregs_rs1[1]
.sym 28502 $abc$36366$n4427
.sym 28503 $abc$36366$n245
.sym 28504 $abc$36366$n2854
.sym 28505 picorv32.cpuregs_rs1[15]
.sym 28506 $abc$36366$n2949
.sym 28507 $abc$36366$n2932
.sym 28508 picorv32.cpuregs_rs1[3]
.sym 28509 $abc$36366$n6659
.sym 28510 $abc$36366$n6659
.sym 28511 $abc$36366$n6659
.sym 28512 $abc$36366$n6659
.sym 28513 $abc$36366$n6659
.sym 28514 $abc$36366$n6659
.sym 28515 $abc$36366$n6659
.sym 28516 $abc$36366$n6659
.sym 28517 $abc$36366$n4591
.sym 28518 $abc$36366$n4593
.sym 28520 $abc$36366$n4595
.sym 28521 $abc$36366$n4597
.sym 28522 $abc$36366$n4599
.sym 28523 $abc$36366$n4600
.sym 28528 clk12_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 picorv32.cpuregs_wrdata[10]
.sym 28532 picorv32.cpuregs_wrdata[11]
.sym 28533 picorv32.cpuregs_wrdata[12]
.sym 28534 picorv32.cpuregs_wrdata[13]
.sym 28535 picorv32.cpuregs_wrdata[14]
.sym 28536 picorv32.cpuregs_wrdata[15]
.sym 28537 picorv32.cpuregs_wrdata[8]
.sym 28538 picorv32.cpuregs_wrdata[9]
.sym 28543 $abc$36366$n3731
.sym 28546 $abc$36366$n4618
.sym 28547 $abc$36366$n6253
.sym 28548 $PACKER_VCC_NET
.sym 28550 $abc$36366$n2934
.sym 28551 $abc$36366$n4607
.sym 28552 picorv32.mem_wordsize[0]
.sym 28555 picorv32.cpu_state[2]
.sym 28556 picorv32.cpuregs_rs1[15]
.sym 28557 $abc$36366$n4618
.sym 28558 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 28559 picorv32.cpuregs_wrdata[5]
.sym 28561 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 28562 $abc$36366$n3806
.sym 28563 $abc$36366$n6184
.sym 28564 picorv32.latched_rd[5]
.sym 28565 $abc$36366$n6183
.sym 28566 $abc$36366$n4427
.sym 28572 picorv32.latched_rd[2]
.sym 28573 picorv32.cpuregs_wrdata[2]
.sym 28574 picorv32.latched_rd[0]
.sym 28575 picorv32.cpuregs_wrdata[6]
.sym 28576 picorv32.cpuregs_wrdata[5]
.sym 28577 $abc$36366$n6659
.sym 28578 picorv32.latched_rd[4]
.sym 28580 picorv32.latched_rd[3]
.sym 28582 picorv32.latched_rd[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 $abc$36366$n6659
.sym 28587 picorv32.latched_rd[5]
.sym 28589 $abc$36366$n3806
.sym 28592 picorv32.cpuregs_wrdata[1]
.sym 28594 picorv32.cpuregs_wrdata[7]
.sym 28595 picorv32.cpuregs_wrdata[3]
.sym 28598 picorv32.cpuregs_wrdata[4]
.sym 28600 picorv32.cpuregs_wrdata[0]
.sym 28603 $abc$36366$n4765
.sym 28604 picorv32.cpuregs_rs1[4]
.sym 28605 picorv32.decoded_rs1[3]
.sym 28606 picorv32.cpuregs_rs1[8]
.sym 28607 $abc$36366$n4417
.sym 28608 picorv32.cpuregs_wrdata[0]
.sym 28609 picorv32.reg_out[17]
.sym 28610 $abc$36366$n4463
.sym 28611 $abc$36366$n6659
.sym 28612 $abc$36366$n6659
.sym 28613 $abc$36366$n6659
.sym 28614 $abc$36366$n6659
.sym 28615 $abc$36366$n6659
.sym 28616 $abc$36366$n6659
.sym 28617 $abc$36366$n6659
.sym 28618 $abc$36366$n6659
.sym 28619 picorv32.latched_rd[0]
.sym 28620 picorv32.latched_rd[1]
.sym 28622 picorv32.latched_rd[2]
.sym 28623 picorv32.latched_rd[3]
.sym 28624 picorv32.latched_rd[4]
.sym 28625 picorv32.latched_rd[5]
.sym 28630 clk12_$glb_clk
.sym 28631 $abc$36366$n3806
.sym 28632 picorv32.cpuregs_wrdata[0]
.sym 28633 picorv32.cpuregs_wrdata[1]
.sym 28634 picorv32.cpuregs_wrdata[2]
.sym 28635 picorv32.cpuregs_wrdata[3]
.sym 28636 picorv32.cpuregs_wrdata[4]
.sym 28637 picorv32.cpuregs_wrdata[5]
.sym 28638 picorv32.cpuregs_wrdata[6]
.sym 28639 picorv32.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28641 picorv32.reg_out[21]
.sym 28644 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 28645 $abc$36366$n4605
.sym 28646 picorv32.latched_rd[2]
.sym 28647 $abc$36366$n3008_1
.sym 28648 $abc$36366$n3829_1
.sym 28649 picorv32.cpuregs_wrdata[2]
.sym 28650 picorv32.latched_rd[0]
.sym 28651 picorv32.cpuregs_rs1[2]
.sym 28652 $abc$36366$n5516_1
.sym 28653 picorv32.latched_rd[1]
.sym 28654 picorv32.decoded_rd[2]
.sym 28656 picorv32.latched_rd[4]
.sym 28657 $abc$36366$n4414
.sym 28658 $abc$36366$n6176
.sym 28659 $abc$36366$n4816
.sym 28660 picorv32.cpu_state[4]
.sym 28661 $abc$36366$n4439
.sym 28662 picorv32.cpuregs_wrdata[27]
.sym 28663 picorv32.cpuregs_wrdata[20]
.sym 28664 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 28665 picorv32.cpuregs_wrdata[24]
.sym 28667 $abc$36366$n3916_1
.sym 28668 $abc$36366$n4533
.sym 28673 picorv32.cpuregs_wrdata[14]
.sym 28675 $PACKER_VCC_NET
.sym 28676 $abc$36366$n6659
.sym 28677 $PACKER_VCC_NET
.sym 28678 $abc$36366$n4603
.sym 28681 picorv32.cpuregs_wrdata[9]
.sym 28684 picorv32.cpuregs_wrdata[12]
.sym 28685 picorv32.cpuregs_wrdata[13]
.sym 28688 picorv32.cpuregs_wrdata[8]
.sym 28690 picorv32.cpuregs_wrdata[15]
.sym 28691 picorv32.cpuregs_wrdata[10]
.sym 28693 $abc$36366$n4609
.sym 28695 $abc$36366$n4618
.sym 28696 picorv32.cpuregs_wrdata[11]
.sym 28700 $abc$36366$n6659
.sym 28701 $abc$36366$n4611
.sym 28702 $abc$36366$n4605
.sym 28703 $abc$36366$n4607
.sym 28705 $abc$36366$n3807
.sym 28706 picorv32.cpuregs_wrdata[20]
.sym 28707 $abc$36366$n3195
.sym 28708 picorv32.cpuregs_rs1[17]
.sym 28709 picorv32.irq_mask[0]
.sym 28710 $abc$36366$n5508_1
.sym 28711 picorv32.irq_mask[12]
.sym 28712 $abc$36366$n4349
.sym 28713 $abc$36366$n6659
.sym 28714 $abc$36366$n6659
.sym 28715 $abc$36366$n6659
.sym 28716 $abc$36366$n6659
.sym 28717 $abc$36366$n6659
.sym 28718 $abc$36366$n6659
.sym 28719 $abc$36366$n6659
.sym 28720 $abc$36366$n6659
.sym 28721 $abc$36366$n4603
.sym 28722 $abc$36366$n4605
.sym 28724 $abc$36366$n4607
.sym 28725 $abc$36366$n4609
.sym 28726 $abc$36366$n4611
.sym 28727 $abc$36366$n4618
.sym 28732 clk12_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 picorv32.cpuregs_wrdata[10]
.sym 28736 picorv32.cpuregs_wrdata[11]
.sym 28737 picorv32.cpuregs_wrdata[12]
.sym 28738 picorv32.cpuregs_wrdata[13]
.sym 28739 picorv32.cpuregs_wrdata[14]
.sym 28740 picorv32.cpuregs_wrdata[15]
.sym 28741 picorv32.cpuregs_wrdata[8]
.sym 28742 picorv32.cpuregs_wrdata[9]
.sym 28743 basesoc_picorv327[4]
.sym 28745 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 28747 picorv32.irq_mask[2]
.sym 28748 picorv32.cpuregs_wrdata[6]
.sym 28750 picorv32.cpuregs_rs1[26]
.sym 28751 picorv32.irq_mask[1]
.sym 28752 picorv32.cpuregs_wrdata[12]
.sym 28753 $abc$36366$n4514
.sym 28754 $abc$36366$n4765
.sym 28755 picorv32.cpuregs_wrdata[13]
.sym 28756 picorv32.cpuregs_rs1[4]
.sym 28757 picorv32.cpuregs_wrdata[14]
.sym 28758 picorv32.decoded_rs1[3]
.sym 28759 picorv32.irq_state[0]
.sym 28760 $abc$36366$n4609
.sym 28761 picorv32.cpuregs_wrdata[23]
.sym 28762 picorv32.cpuregs_wrdata[11]
.sym 28763 picorv32.cpuregs_wrdata[29]
.sym 28764 $abc$36366$n4518
.sym 28765 $abc$36366$n3412
.sym 28767 $abc$36366$n4611
.sym 28768 $abc$36366$n4703
.sym 28769 $abc$36366$n4463
.sym 28770 picorv32.cpuregs_wrdata[3]
.sym 28776 picorv32.cpuregs_wrdata[3]
.sym 28777 picorv32.latched_rd[1]
.sym 28779 picorv32.cpuregs_wrdata[6]
.sym 28781 $abc$36366$n6659
.sym 28784 picorv32.latched_rd[5]
.sym 28786 $abc$36366$n3806
.sym 28788 picorv32.cpuregs_wrdata[0]
.sym 28789 $abc$36366$n6659
.sym 28792 picorv32.latched_rd[2]
.sym 28794 picorv32.latched_rd[4]
.sym 28796 picorv32.cpuregs_wrdata[5]
.sym 28797 picorv32.cpuregs_wrdata[2]
.sym 28798 picorv32.cpuregs_wrdata[7]
.sym 28800 picorv32.latched_rd[3]
.sym 28803 picorv32.cpuregs_wrdata[1]
.sym 28804 $PACKER_VCC_NET
.sym 28805 picorv32.latched_rd[0]
.sym 28806 picorv32.cpuregs_wrdata[4]
.sym 28807 picorv32.cpuregs_rs1[21]
.sym 28808 picorv32.irq_pending[4]
.sym 28809 picorv32.irq_pending[0]
.sym 28810 picorv32.cpuregs_rs1[27]
.sym 28811 picorv32.cpuregs_rs1[30]
.sym 28812 $abc$36366$n4835
.sym 28813 $abc$36366$n3062
.sym 28814 picorv32.cpuregs_rs1[23]
.sym 28815 $abc$36366$n6659
.sym 28816 $abc$36366$n6659
.sym 28817 $abc$36366$n6659
.sym 28818 $abc$36366$n6659
.sym 28819 $abc$36366$n6659
.sym 28820 $abc$36366$n6659
.sym 28821 $abc$36366$n6659
.sym 28822 $abc$36366$n6659
.sym 28823 picorv32.latched_rd[0]
.sym 28824 picorv32.latched_rd[1]
.sym 28826 picorv32.latched_rd[2]
.sym 28827 picorv32.latched_rd[3]
.sym 28828 picorv32.latched_rd[4]
.sym 28829 picorv32.latched_rd[5]
.sym 28834 clk12_$glb_clk
.sym 28835 $abc$36366$n3806
.sym 28836 picorv32.cpuregs_wrdata[0]
.sym 28837 picorv32.cpuregs_wrdata[1]
.sym 28838 picorv32.cpuregs_wrdata[2]
.sym 28839 picorv32.cpuregs_wrdata[3]
.sym 28840 picorv32.cpuregs_wrdata[4]
.sym 28841 picorv32.cpuregs_wrdata[5]
.sym 28842 picorv32.cpuregs_wrdata[6]
.sym 28843 picorv32.cpuregs_wrdata[7]
.sym 28844 $PACKER_VCC_NET
.sym 28849 picorv32.irq_pending[2]
.sym 28850 picorv32.latched_rd[5]
.sym 28851 picorv32.irq_mask[6]
.sym 28852 picorv32.cpuregs_rs1[17]
.sym 28853 picorv32.latched_rd[1]
.sym 28854 $abc$36366$n3806
.sym 28855 $abc$36366$n3806
.sym 28856 $abc$36366$n4742_1
.sym 28857 $abc$36366$n4348_1
.sym 28858 picorv32.cpuregs_wrdata[20]
.sym 28859 picorv32.irq_pending[3]
.sym 28860 picorv32.irq_mask[9]
.sym 28861 picorv32.irq_pending[10]
.sym 28862 $abc$36366$n4468
.sym 28863 picorv32.cpuregs_wrdata[2]
.sym 28866 picorv32.latched_rd[3]
.sym 28867 $abc$36366$n4427
.sym 28868 picorv32.cpuregs_wrdata[17]
.sym 28869 picorv32.cpuregs_wrdata[1]
.sym 28871 $abc$36366$n3880_1
.sym 28872 $abc$36366$n4459
.sym 28880 $abc$36366$n6659
.sym 28881 $abc$36366$n4609
.sym 28885 picorv32.cpuregs_wrdata[25]
.sym 28888 $abc$36366$n6659
.sym 28889 picorv32.cpuregs_wrdata[27]
.sym 28890 $abc$36366$n4605
.sym 28891 $abc$36366$n4607
.sym 28892 picorv32.cpuregs_wrdata[28]
.sym 28894 $abc$36366$n4603
.sym 28895 $PACKER_VCC_NET
.sym 28897 $PACKER_VCC_NET
.sym 28899 $abc$36366$n4618
.sym 28901 picorv32.cpuregs_wrdata[29]
.sym 28902 picorv32.cpuregs_wrdata[24]
.sym 28904 picorv32.cpuregs_wrdata[30]
.sym 28905 $abc$36366$n4611
.sym 28906 picorv32.cpuregs_wrdata[26]
.sym 28907 picorv32.cpuregs_wrdata[31]
.sym 28909 $abc$36366$n4322_1
.sym 28910 picorv32.cpuregs_wrdata[11]
.sym 28911 picorv32.cpuregs_rs1[19]
.sym 28912 picorv32.irq_mask[19]
.sym 28913 $abc$36366$n4818
.sym 28914 $abc$36366$n4816
.sym 28915 picorv32.cpuregs_rs1[29]
.sym 28916 picorv32.irq_mask[29]
.sym 28917 $abc$36366$n6659
.sym 28918 $abc$36366$n6659
.sym 28919 $abc$36366$n6659
.sym 28920 $abc$36366$n6659
.sym 28921 $abc$36366$n6659
.sym 28922 $abc$36366$n6659
.sym 28923 $abc$36366$n6659
.sym 28924 $abc$36366$n6659
.sym 28925 $abc$36366$n4603
.sym 28926 $abc$36366$n4605
.sym 28928 $abc$36366$n4607
.sym 28929 $abc$36366$n4609
.sym 28930 $abc$36366$n4611
.sym 28931 $abc$36366$n4618
.sym 28936 clk12_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 picorv32.cpuregs_wrdata[26]
.sym 28940 picorv32.cpuregs_wrdata[27]
.sym 28941 picorv32.cpuregs_wrdata[28]
.sym 28942 picorv32.cpuregs_wrdata[29]
.sym 28943 picorv32.cpuregs_wrdata[30]
.sym 28944 picorv32.cpuregs_wrdata[31]
.sym 28945 picorv32.cpuregs_wrdata[24]
.sym 28946 picorv32.cpuregs_wrdata[25]
.sym 28947 $abc$36366$n7107
.sym 28951 picorv32.cpuregs_wrdata[25]
.sym 28952 $abc$36366$n3008_1
.sym 28953 picorv32.cpu_state[0]
.sym 28954 picorv32.cpuregs_rs1[27]
.sym 28955 picorv32.irq_pending[15]
.sym 28956 picorv32.cpuregs_rs1[23]
.sym 28957 picorv32.cpuregs_wrdata[21]
.sym 28958 picorv32.cpuregs_rs1[22]
.sym 28959 $abc$36366$n4457
.sym 28960 picorv32.irq_pending[4]
.sym 28962 picorv32.irq_pending[12]
.sym 28965 $abc$36366$n4618
.sym 28966 picorv32.irq_mask[27]
.sym 28968 picorv32.cpuregs_wrdata[24]
.sym 28969 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 28970 $abc$36366$n4427
.sym 28972 picorv32.latched_rd[5]
.sym 28973 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 28974 $abc$36366$n208
.sym 28982 picorv32.latched_rd[4]
.sym 28983 picorv32.cpuregs_wrdata[18]
.sym 28985 picorv32.cpuregs_wrdata[22]
.sym 28986 picorv32.latched_rd[2]
.sym 28987 picorv32.latched_rd[0]
.sym 28990 $abc$36366$n6659
.sym 28992 $PACKER_VCC_NET
.sym 28995 picorv32.latched_rd[5]
.sym 28996 picorv32.cpuregs_wrdata[21]
.sym 28997 $abc$36366$n3806
.sym 28998 picorv32.cpuregs_wrdata[17]
.sym 28999 picorv32.latched_rd[1]
.sym 29001 picorv32.cpuregs_wrdata[16]
.sym 29002 picorv32.cpuregs_wrdata[19]
.sym 29004 picorv32.latched_rd[3]
.sym 29005 $abc$36366$n6659
.sym 29007 picorv32.cpuregs_wrdata[23]
.sym 29010 picorv32.cpuregs_wrdata[20]
.sym 29011 picorv32.irq_mask[26]
.sym 29013 $abc$36366$n4865
.sym 29014 picorv32.cpuregs_wrdata[17]
.sym 29015 $abc$36366$n3063_1
.sym 29016 $abc$36366$n4872
.sym 29017 $abc$36366$n4853
.sym 29019 $abc$36366$n6659
.sym 29020 $abc$36366$n6659
.sym 29021 $abc$36366$n6659
.sym 29022 $abc$36366$n6659
.sym 29023 $abc$36366$n6659
.sym 29024 $abc$36366$n6659
.sym 29025 $abc$36366$n6659
.sym 29026 $abc$36366$n6659
.sym 29027 picorv32.latched_rd[0]
.sym 29028 picorv32.latched_rd[1]
.sym 29030 picorv32.latched_rd[2]
.sym 29031 picorv32.latched_rd[3]
.sym 29032 picorv32.latched_rd[4]
.sym 29033 picorv32.latched_rd[5]
.sym 29038 clk12_$glb_clk
.sym 29039 $abc$36366$n3806
.sym 29040 picorv32.cpuregs_wrdata[16]
.sym 29041 picorv32.cpuregs_wrdata[17]
.sym 29042 picorv32.cpuregs_wrdata[18]
.sym 29043 picorv32.cpuregs_wrdata[19]
.sym 29044 picorv32.cpuregs_wrdata[20]
.sym 29045 picorv32.cpuregs_wrdata[21]
.sym 29046 picorv32.cpuregs_wrdata[22]
.sym 29047 picorv32.cpuregs_wrdata[23]
.sym 29048 $PACKER_VCC_NET
.sym 29053 picorv32.latched_rd[0]
.sym 29056 picorv32.cpuregs_wrdata[14]
.sym 29057 picorv32.irq_pending[16]
.sym 29058 picorv32.irq_mask[29]
.sym 29059 picorv32.irq_state[1]
.sym 29060 $abc$36366$n4883_1
.sym 29064 $abc$36366$n4321_1
.sym 29066 picorv32.cpuregs_rs1[18]
.sym 29067 basesoc_uart_rx_fifo_consume[2]
.sym 29068 picorv32.irq_pending[27]
.sym 29069 basesoc_uart_rx_fifo_consume[3]
.sym 29070 $abc$36366$n4362_1
.sym 29071 $abc$36366$n4816
.sym 29072 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 29073 picorv32.cpuregs_wrdata[24]
.sym 29074 picorv32.cpuregs_wrdata[27]
.sym 29075 picorv32.cpu_state[4]
.sym 29076 $abc$36366$n4471
.sym 29083 basesoc_uart_rx_fifo_do_read
.sym 29084 basesoc_uart_rx_fifo_consume[2]
.sym 29085 $PACKER_VCC_NET
.sym 29088 $PACKER_VCC_NET
.sym 29094 basesoc_uart_rx_fifo_consume[3]
.sym 29096 $PACKER_VCC_NET
.sym 29097 basesoc_uart_rx_fifo_consume[1]
.sym 29099 $abc$36366$n6660
.sym 29107 $abc$36366$n6660
.sym 29109 basesoc_uart_rx_fifo_consume[0]
.sym 29113 $abc$36366$n4381_1
.sym 29114 $abc$36366$n4890_1
.sym 29115 picorv32.cpuregs_wrdata[24]
.sym 29118 $abc$36366$n3054
.sym 29119 picorv32.irq_mask[30]
.sym 29120 picorv32.irq_mask[31]
.sym 29121 $PACKER_VCC_NET
.sym 29122 $PACKER_VCC_NET
.sym 29123 $PACKER_VCC_NET
.sym 29124 $PACKER_VCC_NET
.sym 29125 $PACKER_VCC_NET
.sym 29126 $PACKER_VCC_NET
.sym 29127 $abc$36366$n6660
.sym 29128 $abc$36366$n6660
.sym 29129 basesoc_uart_rx_fifo_consume[0]
.sym 29130 basesoc_uart_rx_fifo_consume[1]
.sym 29132 basesoc_uart_rx_fifo_consume[2]
.sym 29133 basesoc_uart_rx_fifo_consume[3]
.sym 29140 clk12_$glb_clk
.sym 29141 basesoc_uart_rx_fifo_do_read
.sym 29142 $PACKER_VCC_NET
.sym 29156 $abc$36366$n4853
.sym 29157 user_btn2
.sym 29158 picorv32.cpuregs_rs1[26]
.sym 29160 picorv32.cpuregs_rs1[24]
.sym 29162 picorv32.alu_out_q[26]
.sym 29163 $abc$36366$n2845
.sym 29165 $abc$36366$n3042
.sym 29169 basesoc_uart_rx_fifo_wrport_we
.sym 29172 $abc$36366$n4377_1
.sym 29175 $abc$36366$n4372_1
.sym 29178 $abc$36366$n3412
.sym 29184 basesoc_uart_phy_source_payload_data[1]
.sym 29192 basesoc_uart_phy_source_payload_data[4]
.sym 29193 basesoc_uart_phy_source_payload_data[5]
.sym 29194 basesoc_uart_rx_fifo_wrport_we
.sym 29198 basesoc_uart_rx_fifo_produce[3]
.sym 29199 basesoc_uart_rx_fifo_produce[1]
.sym 29201 $abc$36366$n6660
.sym 29202 basesoc_uart_rx_fifo_produce[2]
.sym 29203 $PACKER_VCC_NET
.sym 29204 basesoc_uart_phy_source_payload_data[7]
.sym 29207 basesoc_uart_rx_fifo_produce[0]
.sym 29209 $abc$36366$n6660
.sym 29210 basesoc_uart_phy_source_payload_data[2]
.sym 29211 basesoc_uart_phy_source_payload_data[3]
.sym 29212 basesoc_uart_phy_source_payload_data[0]
.sym 29214 basesoc_uart_phy_source_payload_data[6]
.sym 29215 picorv32.irq_pending[30]
.sym 29216 picorv32.irq_pending[27]
.sym 29217 picorv32.cpuregs_wrdata[30]
.sym 29218 $abc$36366$n4370
.sym 29219 picorv32.cpuregs_wrdata[27]
.sym 29222 $abc$36366$n3046
.sym 29223 $abc$36366$n6660
.sym 29224 $abc$36366$n6660
.sym 29225 $abc$36366$n6660
.sym 29226 $abc$36366$n6660
.sym 29227 $abc$36366$n6660
.sym 29228 $abc$36366$n6660
.sym 29229 $abc$36366$n6660
.sym 29230 $abc$36366$n6660
.sym 29231 basesoc_uart_rx_fifo_produce[0]
.sym 29232 basesoc_uart_rx_fifo_produce[1]
.sym 29234 basesoc_uart_rx_fifo_produce[2]
.sym 29235 basesoc_uart_rx_fifo_produce[3]
.sym 29242 clk12_$glb_clk
.sym 29243 basesoc_uart_rx_fifo_wrport_we
.sym 29244 basesoc_uart_phy_source_payload_data[0]
.sym 29245 basesoc_uart_phy_source_payload_data[1]
.sym 29246 basesoc_uart_phy_source_payload_data[2]
.sym 29247 basesoc_uart_phy_source_payload_data[3]
.sym 29248 basesoc_uart_phy_source_payload_data[4]
.sym 29249 basesoc_uart_phy_source_payload_data[5]
.sym 29250 basesoc_uart_phy_source_payload_data[6]
.sym 29251 basesoc_uart_phy_source_payload_data[7]
.sym 29252 $PACKER_VCC_NET
.sym 29257 picorv32.reg_next_pc[11]
.sym 29258 basesoc_uart_phy_source_payload_data[4]
.sym 29260 picorv32.reg_next_pc[4]
.sym 29261 basesoc_uart_phy_source_payload_data[5]
.sym 29262 $abc$36366$n207
.sym 29263 picorv32.reg_next_pc[7]
.sym 29267 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 29268 $abc$36366$n3032
.sym 29272 waittimer2_count[2]
.sym 29276 picorv32.reg_next_pc[30]
.sym 29277 $abc$36366$n6346
.sym 29278 sys_rst
.sym 29319 $abc$36366$n6346
.sym 29320 $abc$36366$n6348
.sym 29321 $abc$36366$n6350
.sym 29322 $abc$36366$n6352
.sym 29323 $abc$36366$n6354
.sym 29324 $abc$36366$n6356
.sym 29359 picorv32.irq_state[0]
.sym 29361 picorv32.cpu_state[0]
.sym 29364 $abc$36366$n3046
.sym 29365 picorv32.irq_state[1]
.sym 29366 picorv32.cpuregs_wrdata[28]
.sym 29367 picorv32.cpuregs_wrdata[25]
.sym 29368 $abc$36366$n4342_1
.sym 29369 picorv32.cpu_state[0]
.sym 29370 picorv32.cpuregs_wrdata[30]
.sym 29377 picorv32.irq_mask[27]
.sym 29419 $abc$36366$n6358
.sym 29420 $abc$36366$n6360
.sym 29421 $abc$36366$n6362
.sym 29422 $abc$36366$n6364
.sym 29423 $abc$36366$n6366
.sym 29424 $abc$36366$n6368
.sym 29425 $abc$36366$n6370
.sym 29426 $abc$36366$n6372
.sym 29463 $abc$36366$n2928
.sym 29464 waittimer2_count[0]
.sym 29466 $abc$36366$n5981
.sym 29468 $abc$36366$n3006
.sym 29469 $PACKER_VCC_NET
.sym 29480 user_btn2
.sym 29521 $abc$36366$n6374
.sym 29524 $abc$36366$n3360_1
.sym 29525 waittimer2_count[16]
.sym 29527 $abc$36366$n174
.sym 29528 $abc$36366$n172
.sym 29571 user_btn2
.sym 29574 $abc$36366$n6362
.sym 29585 $abc$36366$n2928
.sym 29678 sys_rst
.sym 29679 waittimer2_count[2]
.sym 29697 $abc$36366$n3006
.sym 29715 $abc$36366$n3006
.sym 29756 basesoc_timer0_reload_storage[12]
.sym 29759 basesoc_timer0_reload_storage[9]
.sym 29800 array_muxed1[25]
.sym 29802 array_muxed0[14]
.sym 29804 array_muxed1[29]
.sym 29814 array_muxed1[17]
.sym 29817 array_muxed2[2]
.sym 29829 array_muxed1[17]
.sym 29831 array_muxed0[14]
.sym 29835 array_muxed1[29]
.sym 29836 array_muxed0[14]
.sym 29841 array_muxed0[14]
.sym 29843 array_muxed1[25]
.sym 29865 array_muxed0[14]
.sym 29867 array_muxed1[17]
.sym 29870 array_muxed0[14]
.sym 29873 array_muxed2[2]
.sym 29881 $abc$36366$n5006
.sym 29882 $abc$36366$n2893
.sym 29883 basesoc_timer0_value[1]
.sym 29884 $abc$36366$n5177
.sym 29886 $abc$36366$n4997
.sym 29887 $abc$36366$n4970
.sym 29888 $abc$36366$n5155
.sym 29901 $abc$36366$n2871
.sym 29911 array_muxed2[2]
.sym 29915 $abc$36366$n2873
.sym 29931 basesoc_uart_phy_storage[11]
.sym 29933 basesoc_timer0_eventmanager_status_w
.sym 29935 basesoc_timer0_load_storage[4]
.sym 29936 basesoc_dat_w[3]
.sym 29937 $abc$36366$n2717
.sym 29938 $abc$36366$n4997
.sym 29940 $abc$36366$n3296
.sym 29942 basesoc_dat_w[1]
.sym 29943 basesoc_timer0_reload_storage[28]
.sym 29945 basesoc_timer0_reload_storage[4]
.sym 29946 $abc$36366$n3300
.sym 29966 basesoc_dat_w[3]
.sym 29969 $abc$36366$n2717
.sym 30006 basesoc_dat_w[3]
.sym 30037 $abc$36366$n2717
.sym 30038 clk12_$glb_clk
.sym 30039 sys_rst_$glb_sr
.sym 30040 $abc$36366$n5002_1
.sym 30041 basesoc_timer0_value[4]
.sym 30042 $abc$36366$n4969_1
.sym 30043 basesoc_timer0_value[28]
.sym 30044 $abc$36366$n4998_1
.sym 30045 $abc$36366$n4975_1
.sym 30046 $abc$36366$n4971_1
.sym 30047 $abc$36366$n5161_1
.sym 30048 basesoc_dat_w[6]
.sym 30051 basesoc_dat_w[6]
.sym 30052 basesoc_timer0_value[3]
.sym 30054 array_muxed0[14]
.sym 30055 array_muxed1[29]
.sym 30058 basesoc_timer0_load_storage[1]
.sym 30060 basesoc_dat_w[6]
.sym 30061 $abc$36366$n2893
.sym 30065 $abc$36366$n5007
.sym 30068 basesoc_timer0_reload_storage[17]
.sym 30072 $abc$36366$n4954_1
.sym 30074 basesoc_timer0_load_storage[20]
.sym 30083 basesoc_timer0_value[1]
.sym 30088 basesoc_timer0_eventmanager_status_w
.sym 30092 $abc$36366$n2881
.sym 30100 basesoc_timer0_value[28]
.sym 30105 $abc$36366$n6531
.sym 30108 basesoc_timer0_reload_storage[28]
.sym 30116 basesoc_timer0_value[1]
.sym 30144 basesoc_timer0_eventmanager_status_w
.sym 30146 $abc$36366$n6531
.sym 30147 basesoc_timer0_reload_storage[28]
.sym 30156 basesoc_timer0_value[28]
.sym 30160 $abc$36366$n2881
.sym 30161 clk12_$glb_clk
.sym 30162 sys_rst_$glb_sr
.sym 30163 $abc$36366$n4958
.sym 30164 $abc$36366$n4996_1
.sym 30165 basesoc_timer0_value_status[20]
.sym 30166 basesoc_timer0_value_status[8]
.sym 30167 basesoc_timer0_value_status[13]
.sym 30168 $abc$36366$n4960_1
.sym 30169 basesoc_timer0_value_status[16]
.sym 30170 basesoc_timer0_value_status[0]
.sym 30176 basesoc_timer0_en_storage
.sym 30177 basesoc_timer0_load_storage[12]
.sym 30178 basesoc_timer0_value[28]
.sym 30180 basesoc_timer0_load_storage[28]
.sym 30181 slave_sel_r[2]
.sym 30183 $abc$36366$n2685
.sym 30184 $abc$36366$n2867
.sym 30186 basesoc_timer0_value_status[21]
.sym 30187 $abc$36366$n4969_1
.sym 30188 $abc$36366$n5006
.sym 30190 $abc$36366$n4961
.sym 30193 $abc$36366$n4975_1
.sym 30194 $abc$36366$n2881
.sym 30196 adr[0]
.sym 30197 basesoc_timer0_reload_storage[20]
.sym 30204 $abc$36366$n5009
.sym 30205 $abc$36366$n5000
.sym 30206 basesoc_timer0_reload_storage[29]
.sym 30207 basesoc_dat_w[5]
.sym 30212 $abc$36366$n3296
.sym 30213 basesoc_timer0_value_status[20]
.sym 30215 $abc$36366$n2877
.sym 30216 $abc$36366$n4999_1
.sym 30219 basesoc_timer0_value_status[28]
.sym 30220 basesoc_timer0_load_storage[21]
.sym 30221 $abc$36366$n4954_1
.sym 30222 $abc$36366$n3292
.sym 30223 $abc$36366$n3300
.sym 30224 basesoc_timer0_value_status[21]
.sym 30225 $abc$36366$n5008_1
.sym 30226 $abc$36366$n4962_1
.sym 30227 $abc$36366$n3309
.sym 30229 $abc$36366$n4996_1
.sym 30230 $abc$36366$n4962_1
.sym 30231 basesoc_timer0_reload_storage[28]
.sym 30233 basesoc_timer0_reload_storage[5]
.sym 30234 basesoc_timer0_load_storage[5]
.sym 30235 basesoc_timer0_reload_storage[4]
.sym 30237 basesoc_timer0_reload_storage[5]
.sym 30238 $abc$36366$n3300
.sym 30239 basesoc_timer0_load_storage[21]
.sym 30240 $abc$36366$n3296
.sym 30243 $abc$36366$n4954_1
.sym 30244 basesoc_timer0_value_status[28]
.sym 30245 $abc$36366$n3300
.sym 30246 basesoc_timer0_reload_storage[4]
.sym 30250 basesoc_dat_w[5]
.sym 30255 $abc$36366$n4999_1
.sym 30256 $abc$36366$n4996_1
.sym 30257 $abc$36366$n3309
.sym 30258 basesoc_timer0_reload_storage[28]
.sym 30261 basesoc_timer0_value_status[20]
.sym 30262 $abc$36366$n5000
.sym 30263 $abc$36366$n4962_1
.sym 30267 $abc$36366$n3309
.sym 30268 basesoc_timer0_reload_storage[29]
.sym 30269 basesoc_timer0_load_storage[5]
.sym 30270 $abc$36366$n3292
.sym 30273 $abc$36366$n5009
.sym 30274 $abc$36366$n5008_1
.sym 30275 basesoc_timer0_value_status[21]
.sym 30276 $abc$36366$n4962_1
.sym 30283 $abc$36366$n2877
.sym 30284 clk12_$glb_clk
.sym 30285 sys_rst_$glb_sr
.sym 30286 basesoc_timer0_value_status[17]
.sym 30287 $abc$36366$n4972_1
.sym 30288 $abc$36366$n4968_1
.sym 30289 basesoc_timer0_value_status[25]
.sym 30290 $abc$36366$n5193_1
.sym 30291 $abc$36366$n4956_1
.sym 30292 basesoc_timer0_value_status[31]
.sym 30293 $abc$36366$n5004_1
.sym 30294 $abc$36366$n3296
.sym 30299 spram_wren0
.sym 30301 basesoc_timer0_eventmanager_status_w
.sym 30303 basesoc_dat_w[5]
.sym 30304 basesoc_timer0_reload_storage[22]
.sym 30307 basesoc_ctrl_reset_reset_r
.sym 30308 basesoc_timer0_value[8]
.sym 30309 basesoc_timer0_value_status[20]
.sym 30310 array_muxed0[4]
.sym 30311 basesoc_timer0_reload_storage[29]
.sym 30312 $abc$36366$n4962_1
.sym 30313 $abc$36366$n4995_1
.sym 30315 basesoc_timer0_eventmanager_status_w
.sym 30316 $abc$36366$n2910
.sym 30317 $abc$36366$n5001_1
.sym 30318 $abc$36366$n3290
.sym 30319 $abc$36366$n2915
.sym 30320 basesoc_uart_phy_storage[11]
.sym 30321 basesoc_dat_w[5]
.sym 30329 basesoc_timer0_reload_storage[1]
.sym 30330 basesoc_dat_w[6]
.sym 30344 $abc$36366$n4954_1
.sym 30345 $abc$36366$n2875
.sym 30350 basesoc_dat_w[1]
.sym 30351 basesoc_dat_w[7]
.sym 30354 basesoc_timer0_value_status[25]
.sym 30357 $abc$36366$n3300
.sym 30366 $abc$36366$n3300
.sym 30367 basesoc_timer0_reload_storage[1]
.sym 30368 $abc$36366$n4954_1
.sym 30369 basesoc_timer0_value_status[25]
.sym 30373 basesoc_dat_w[1]
.sym 30387 basesoc_dat_w[7]
.sym 30402 basesoc_dat_w[6]
.sym 30406 $abc$36366$n2875
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 basesoc_timer0_value[27]
.sym 30410 interface3_bank_bus_dat_r[1]
.sym 30411 $abc$36366$n5203_1
.sym 30412 basesoc_timer0_value[20]
.sym 30413 $abc$36366$n4974_1
.sym 30414 basesoc_timer0_value[25]
.sym 30415 interface3_bank_bus_dat_r[4]
.sym 30416 $abc$36366$n5207
.sym 30423 $abc$36366$n4957_1
.sym 30424 basesoc_timer0_eventmanager_status_w
.sym 30425 sys_rst
.sym 30426 $abc$36366$n5004_1
.sym 30427 basesoc_timer0_reload_storage[17]
.sym 30428 basesoc_timer0_value[18]
.sym 30429 $abc$36366$n9
.sym 30432 basesoc_dat_w[7]
.sym 30434 $abc$36366$n2717
.sym 30435 $abc$36366$n7
.sym 30436 basesoc_dat_w[1]
.sym 30437 basesoc_dat_w[7]
.sym 30439 $abc$36366$n3264
.sym 30440 adr[1]
.sym 30441 array_muxed0[5]
.sym 30443 $abc$36366$n3300
.sym 30452 $abc$36366$n2867
.sym 30456 basesoc_dat_w[4]
.sym 30464 sys_rst
.sym 30481 basesoc_dat_w[5]
.sym 30507 basesoc_dat_w[5]
.sym 30515 sys_rst
.sym 30516 basesoc_dat_w[4]
.sym 30529 $abc$36366$n2867
.sym 30530 clk12_$glb_clk
.sym 30531 sys_rst_$glb_sr
.sym 30533 $abc$36366$n5005_1
.sym 30535 basesoc_timer0_value[29]
.sym 30536 $abc$36366$n6447
.sym 30537 $abc$36366$n5153
.sym 30538 $abc$36366$n5211_1
.sym 30539 basesoc_timer0_value[0]
.sym 30544 $abc$36366$n6531
.sym 30546 $abc$36366$n7
.sym 30547 basesoc_timer0_value[20]
.sym 30548 $abc$36366$n3292
.sym 30549 basesoc_timer0_value_status[9]
.sym 30550 $abc$36366$n6537
.sym 30551 $abc$36366$n4962_1
.sym 30553 interface3_bank_bus_dat_r[1]
.sym 30554 basesoc_timer0_load_storage[21]
.sym 30555 adr[1]
.sym 30558 $abc$36366$n2851_1
.sym 30559 basesoc_uart_phy_storage[14]
.sym 30560 $abc$36366$n2717
.sym 30564 $PACKER_VCC_NET
.sym 30575 $abc$36366$n2719
.sym 30578 $abc$36366$n7
.sym 30579 interface3_bank_bus_dat_r[4]
.sym 30585 interface4_bank_bus_dat_r[4]
.sym 30594 interface5_bank_bus_dat_r[4]
.sym 30618 interface3_bank_bus_dat_r[4]
.sym 30619 interface4_bank_bus_dat_r[4]
.sym 30621 interface5_bank_bus_dat_r[4]
.sym 30638 $abc$36366$n7
.sym 30652 $abc$36366$n2719
.sym 30653 clk12_$glb_clk
.sym 30655 $abc$36366$n2717
.sym 30656 basesoc_timer0_load_storage[29]
.sym 30669 basesoc_timer0_en_storage
.sym 30670 basesoc_timer0_value[29]
.sym 30673 $abc$36366$n4954_1
.sym 30674 adr[0]
.sym 30679 $abc$36366$n4927_1
.sym 30682 $abc$36366$n4020
.sym 30684 basesoc_uart_rx_fifo_readable
.sym 30686 $abc$36366$n4018
.sym 30689 adr[0]
.sym 30690 $abc$36366$n2721
.sym 30701 basesoc_uart_phy_tx_busy
.sym 30711 $abc$36366$n3264
.sym 30713 $abc$36366$n3984
.sym 30718 $abc$36366$n2851_1
.sym 30722 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30735 basesoc_uart_phy_tx_busy
.sym 30737 $abc$36366$n3984
.sym 30753 $abc$36366$n2851_1
.sym 30755 $abc$36366$n3264
.sym 30756 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30776 clk12_$glb_clk
.sym 30777 sys_rst_$glb_sr
.sym 30778 basesoc_uart_tx_fifo_wrport_we
.sym 30780 $abc$36366$n5532
.sym 30781 $abc$36366$n5530_1
.sym 30782 interface4_bank_bus_dat_r[1]
.sym 30783 basesoc_uart_tx_old_trigger
.sym 30784 interface4_bank_bus_dat_r[0]
.sym 30785 $abc$36366$n5529
.sym 30786 basesoc_we
.sym 30792 $abc$36366$n2869
.sym 30794 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 30795 basesoc_dat_w[5]
.sym 30797 sys_rst
.sym 30799 $abc$36366$n2869
.sym 30800 interface5_bank_bus_dat_r[1]
.sym 30801 basesoc_uart_phy_rx_busy
.sym 30803 $abc$36366$n5
.sym 30806 array_muxed0[4]
.sym 30811 array_muxed0[6]
.sym 30812 $abc$36366$n2915
.sym 30813 $abc$36366$n2910
.sym 30820 $abc$36366$n4928
.sym 30823 adr[1]
.sym 30826 $abc$36366$n2851_1
.sym 30827 basesoc_uart_phy_tx_busy
.sym 30828 $abc$36366$n3236
.sym 30829 basesoc_uart_phy_storage[14]
.sym 30835 basesoc_uart_phy_storage[30]
.sym 30836 $abc$36366$n4000
.sym 30837 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 30839 $abc$36366$n4927_1
.sym 30842 $abc$36366$n4020
.sym 30845 $abc$36366$n3264
.sym 30846 $abc$36366$n4018
.sym 30849 adr[0]
.sym 30853 $abc$36366$n3264
.sym 30854 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 30855 $abc$36366$n2851_1
.sym 30858 adr[0]
.sym 30859 basesoc_uart_phy_storage[30]
.sym 30860 basesoc_uart_phy_storage[14]
.sym 30861 adr[1]
.sym 30870 basesoc_uart_phy_tx_busy
.sym 30872 $abc$36366$n4000
.sym 30882 $abc$36366$n4928
.sym 30883 $abc$36366$n4927_1
.sym 30885 $abc$36366$n3236
.sym 30889 basesoc_uart_phy_tx_busy
.sym 30891 $abc$36366$n4020
.sym 30896 basesoc_uart_phy_tx_busy
.sym 30897 $abc$36366$n4018
.sym 30899 clk12_$glb_clk
.sym 30900 sys_rst_$glb_sr
.sym 30901 $abc$36366$n2791
.sym 30902 $abc$36366$n4941_1
.sym 30903 $abc$36366$n3834
.sym 30904 basesoc_uart_eventmanager_pending_w[0]
.sym 30905 $abc$36366$n5528
.sym 30906 $abc$36366$n2721
.sym 30907 $abc$36366$n2792
.sym 30908 $abc$36366$n3262
.sym 30913 $abc$36366$n2719
.sym 30915 $abc$36366$n6270
.sym 30916 basesoc_uart_phy_rx_busy
.sym 30920 basesoc_uart_tx_fifo_wrport_we
.sym 30923 basesoc_uart_phy_uart_clk_rxen
.sym 30924 $abc$36366$n3236
.sym 30925 $abc$36366$n3236
.sym 30926 array_muxed0[8]
.sym 30928 $abc$36366$n2721
.sym 30929 basesoc_dat_w[1]
.sym 30930 basesoc_dat_w[3]
.sym 30931 $abc$36366$n3264
.sym 30932 array_muxed0[5]
.sym 30933 adr[1]
.sym 30935 basesoc_uart_eventmanager_storage[1]
.sym 30944 basesoc_dat_w[2]
.sym 30948 sys_rst
.sym 30955 basesoc_dat_w[1]
.sym 30960 $abc$36366$n2717
.sym 30977 basesoc_dat_w[1]
.sym 31011 sys_rst
.sym 31013 basesoc_dat_w[2]
.sym 31021 $abc$36366$n2717
.sym 31022 clk12_$glb_clk
.sym 31023 sys_rst_$glb_sr
.sym 31027 basesoc_uart_eventmanager_storage[1]
.sym 31028 basesoc_uart_eventmanager_storage[0]
.sym 31034 $abc$36366$n4469
.sym 31036 array_muxed0[3]
.sym 31037 basesoc_dat_w[4]
.sym 31038 basesoc_we
.sym 31040 $abc$36366$n2950
.sym 31041 $abc$36366$n11
.sym 31042 $abc$36366$n2777
.sym 31046 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 31048 $abc$36366$n3834
.sym 31050 basesoc_uart_eventmanager_status_w[0]
.sym 31058 $abc$36366$n3262
.sym 31078 basesoc_dat_w[2]
.sym 31085 basesoc_dat_w[4]
.sym 31088 basesoc_dat_w[6]
.sym 31090 basesoc_dat_w[3]
.sym 31092 $abc$36366$n2721
.sym 31098 basesoc_dat_w[2]
.sym 31105 basesoc_dat_w[3]
.sym 31123 basesoc_dat_w[6]
.sym 31136 basesoc_dat_w[4]
.sym 31144 $abc$36366$n2721
.sym 31145 clk12_$glb_clk
.sym 31146 sys_rst_$glb_sr
.sym 31158 $abc$36366$n4451
.sym 31159 basesoc_uart_phy_storage[26]
.sym 31162 sys_rst
.sym 31164 sys_rst
.sym 31166 basesoc_uart_phy_rx_busy
.sym 31167 $abc$36366$n2735
.sym 31173 basesoc_uart_tx_fifo_level0[4]
.sym 31175 $abc$36366$n3267
.sym 31178 $abc$36366$n2721
.sym 31180 basesoc_uart_rx_fifo_readable
.sym 31181 $abc$36366$n2948
.sym 31190 basesoc_uart_phy_tx_busy
.sym 31192 basesoc_uart_phy_uart_clk_txen
.sym 31199 $abc$36366$n2719
.sym 31201 basesoc_dat_w[1]
.sym 31202 $abc$36366$n3242
.sym 31207 $abc$36366$n3245
.sym 31218 $abc$36366$n3262
.sym 31221 basesoc_uart_phy_uart_clk_txen
.sym 31222 $abc$36366$n3242
.sym 31223 basesoc_uart_phy_tx_busy
.sym 31224 $abc$36366$n3245
.sym 31257 basesoc_dat_w[1]
.sym 31260 $abc$36366$n3262
.sym 31264 basesoc_dat_w[1]
.sym 31267 $abc$36366$n2719
.sym 31268 clk12_$glb_clk
.sym 31269 sys_rst_$glb_sr
.sym 31272 basesoc_uart_phy_sink_valid
.sym 31277 $abc$36366$n2802
.sym 31288 basesoc_uart_phy_uart_clk_txen
.sym 31294 slave_sel_r[1]
.sym 31298 array_muxed0[4]
.sym 31300 $abc$36366$n2915
.sym 31301 $abc$36366$n2910
.sym 31303 array_muxed0[6]
.sym 31304 $abc$36366$n2921
.sym 31312 basesoc_uart_phy_sink_ready
.sym 31313 $abc$36366$n2747
.sym 31314 sys_rst
.sym 31318 $abc$36366$n2735
.sym 31320 basesoc_uart_phy_sink_ready
.sym 31321 basesoc_uart_phy_tx_busy
.sym 31324 $abc$36366$n6273
.sym 31325 $abc$36366$n3242
.sym 31329 basesoc_uart_phy_sink_valid
.sym 31330 $abc$36366$n3245
.sym 31333 basesoc_uart_tx_fifo_level0[4]
.sym 31336 basesoc_uart_phy_tx_bitcount[0]
.sym 31337 basesoc_uart_phy_sink_valid
.sym 31340 basesoc_uart_phy_uart_clk_txen
.sym 31341 $abc$36366$n3260
.sym 31344 basesoc_uart_tx_fifo_level0[4]
.sym 31345 basesoc_uart_phy_sink_ready
.sym 31346 basesoc_uart_phy_sink_valid
.sym 31347 $abc$36366$n3260
.sym 31350 $abc$36366$n3260
.sym 31351 basesoc_uart_tx_fifo_level0[4]
.sym 31359 $abc$36366$n2735
.sym 31370 $abc$36366$n6273
.sym 31371 $abc$36366$n3242
.sym 31374 $abc$36366$n3245
.sym 31375 basesoc_uart_phy_uart_clk_txen
.sym 31376 basesoc_uart_phy_tx_busy
.sym 31377 basesoc_uart_phy_tx_bitcount[0]
.sym 31381 sys_rst
.sym 31383 $abc$36366$n2735
.sym 31386 basesoc_uart_phy_sink_valid
.sym 31388 basesoc_uart_phy_tx_busy
.sym 31389 basesoc_uart_phy_sink_ready
.sym 31390 $abc$36366$n2747
.sym 31391 clk12_$glb_clk
.sym 31392 sys_rst_$glb_sr
.sym 31393 $abc$36366$n2922
.sym 31394 $abc$36366$n2913
.sym 31395 $abc$36366$n2918_1
.sym 31396 $abc$36366$n2921
.sym 31397 $abc$36366$n2914
.sym 31398 $abc$36366$n2908
.sym 31399 spiflash_bus_dat_r[27]
.sym 31400 spiflash_bus_dat_r[28]
.sym 31405 basesoc_uart_tx_fifo_do_read
.sym 31407 basesoc_picorv323[2]
.sym 31408 sys_rst
.sym 31409 $abc$36366$n2747
.sym 31410 $abc$36366$n2802
.sym 31412 por_rst
.sym 31414 $abc$36366$n2802
.sym 31416 basesoc_uart_phy_sink_ready
.sym 31420 eventmanager_status_w[2]
.sym 31426 picorv32.mem_rdata_latched[22]
.sym 31428 $abc$36366$n2819
.sym 31438 spiflash_bus_dat_r[29]
.sym 31445 $abc$36366$n2948
.sym 31457 spiflash_bus_dat_r[28]
.sym 31476 spiflash_bus_dat_r[29]
.sym 31492 spiflash_bus_dat_r[28]
.sym 31513 $abc$36366$n2948
.sym 31514 clk12_$glb_clk
.sym 31515 sys_rst_$glb_sr
.sym 31518 $abc$36366$n2917
.sym 31531 $abc$36366$n2921
.sym 31532 spiflash_bus_dat_r[30]
.sym 31533 $abc$36366$n2948
.sym 31537 $abc$36366$n2913
.sym 31538 spiflash_bus_dat_r[29]
.sym 31540 $abc$36366$n3834
.sym 31542 $abc$36366$n2921
.sym 31544 $abc$36366$n4411
.sym 31583 basesoc_uart_rx_fifo_readable
.sym 31632 basesoc_uart_rx_fifo_readable
.sym 31637 clk12_$glb_clk
.sym 31638 sys_rst_$glb_sr
.sym 31639 $abc$36366$n3764_1
.sym 31640 picorv32.decoded_imm_uj[1]
.sym 31641 $abc$36366$n4875
.sym 31642 $abc$36366$n4887_1
.sym 31645 $abc$36366$n4863
.sym 31658 picorv32.alu_out_q[28]
.sym 31659 $abc$36366$n2919_1
.sym 31662 $abc$36366$n2917
.sym 31663 $abc$36366$n3731
.sym 31664 $abc$36366$n4802_1
.sym 31666 picorv32.cpuregs_wrdata[22]
.sym 31667 $abc$36366$n3006
.sym 31668 $abc$36366$n4492
.sym 31669 $abc$36366$n4599
.sym 31671 $abc$36366$n2821
.sym 31672 $abc$36366$n4597
.sym 31681 $abc$36366$n3731
.sym 31687 $abc$36366$n4463
.sym 31689 $abc$36366$n3731
.sym 31690 picorv32.mem_rdata_latched[21]
.sym 31693 $abc$36366$n4469
.sym 31696 picorv32.mem_rdata_latched[22]
.sym 31697 picorv32.cpuregs_wrdata[16]
.sym 31698 $abc$36366$n4442
.sym 31701 $abc$36366$n4502
.sym 31702 picorv32.decoded_rs2[1]
.sym 31704 $abc$36366$n4411
.sym 31705 $abc$36366$n4498
.sym 31706 $abc$36366$n2934
.sym 31707 $abc$36366$n4411
.sym 31708 picorv32.decoded_rs2[2]
.sym 31709 $abc$36366$n4484
.sym 31713 picorv32.mem_rdata_latched[22]
.sym 31714 picorv32.decoded_rs2[2]
.sym 31716 $abc$36366$n2934
.sym 31725 $abc$36366$n4442
.sym 31726 $abc$36366$n3731
.sym 31727 $abc$36366$n4484
.sym 31728 $abc$36366$n4411
.sym 31737 $abc$36366$n3731
.sym 31738 $abc$36366$n4411
.sym 31739 $abc$36366$n4469
.sym 31740 $abc$36366$n4502
.sym 31743 picorv32.cpuregs_wrdata[16]
.sym 31749 picorv32.decoded_rs2[1]
.sym 31750 $abc$36366$n2934
.sym 31752 picorv32.mem_rdata_latched[21]
.sym 31755 $abc$36366$n4463
.sym 31756 $abc$36366$n4498
.sym 31757 $abc$36366$n3731
.sym 31758 $abc$36366$n4411
.sym 31760 clk12_$glb_clk
.sym 31762 $abc$36366$n3790
.sym 31763 $abc$36366$n4886_1
.sym 31764 $abc$36366$n4426
.sym 31765 $abc$36366$n4874
.sym 31766 $abc$36366$n4454
.sym 31767 $abc$36366$n3776_1
.sym 31768 $abc$36366$n3794
.sym 31769 picorv32.reg_out[0]
.sym 31770 $abc$36366$n3766
.sym 31773 picorv32.cpuregs_wrdata[24]
.sym 31774 $abc$36366$n4595
.sym 31780 picorv32.mem_wordsize[0]
.sym 31781 $abc$36366$n3764_1
.sym 31782 picorv32.latched_rd[3]
.sym 31783 $abc$36366$n4463
.sym 31786 picorv32.cpuregs_wrdata[12]
.sym 31787 $abc$36366$n4454
.sym 31790 $abc$36366$n4445
.sym 31793 $abc$36366$n4472
.sym 31797 $abc$36366$n4433
.sym 31803 $abc$36366$n4595
.sym 31804 $abc$36366$n3731
.sym 31805 $abc$36366$n2975
.sym 31806 $abc$36366$n2964_1
.sym 31807 $abc$36366$n4482
.sym 31808 picorv32.latched_rd[3]
.sym 31809 $abc$36366$n4593
.sym 31812 $abc$36366$n2970
.sym 31813 picorv32.cpuregs_wrdata[17]
.sym 31816 $abc$36366$n4600
.sym 31817 picorv32.latched_rd[5]
.sym 31821 $abc$36366$n4591
.sym 31822 picorv32.latched_rd[2]
.sym 31824 picorv32.latched_rd[0]
.sym 31825 $abc$36366$n4439
.sym 31828 picorv32.cpuregs_wrdata[23]
.sym 31829 $abc$36366$n4599
.sym 31830 picorv32.latched_rd[4]
.sym 31831 $abc$36366$n2959
.sym 31832 $abc$36366$n4597
.sym 31833 $abc$36366$n4411
.sym 31834 picorv32.latched_rd[1]
.sym 31836 $abc$36366$n4482
.sym 31837 $abc$36366$n3731
.sym 31838 $abc$36366$n4439
.sym 31839 $abc$36366$n4411
.sym 31843 $abc$36366$n4593
.sym 31845 picorv32.latched_rd[1]
.sym 31848 $abc$36366$n4595
.sym 31849 picorv32.latched_rd[3]
.sym 31850 $abc$36366$n4597
.sym 31851 picorv32.latched_rd[2]
.sym 31854 $abc$36366$n4599
.sym 31855 $abc$36366$n4600
.sym 31856 picorv32.latched_rd[5]
.sym 31857 picorv32.latched_rd[4]
.sym 31861 picorv32.latched_rd[0]
.sym 31862 $abc$36366$n4591
.sym 31868 picorv32.cpuregs_wrdata[17]
.sym 31872 picorv32.cpuregs_wrdata[23]
.sym 31878 $abc$36366$n2959
.sym 31879 $abc$36366$n2975
.sym 31880 $abc$36366$n2964_1
.sym 31881 $abc$36366$n2970
.sym 31883 clk12_$glb_clk
.sym 31885 $abc$36366$n4445
.sym 31886 picorv32.decoded_rs2[3]
.sym 31887 $abc$36366$n4591
.sym 31888 $abc$36366$n3758
.sym 31889 picorv32.decoded_rs2[0]
.sym 31890 $abc$36366$n3744
.sym 31891 $abc$36366$n3782_1
.sym 31892 $abc$36366$n4862
.sym 31894 $abc$36366$n3776_1
.sym 31895 $abc$36366$n4427
.sym 31900 $abc$36366$n3880_1
.sym 31901 picorv32.cpuregs_wrdata[17]
.sym 31902 $abc$36366$n4740
.sym 31904 picorv32.latched_rd[3]
.sym 31907 $abc$36366$n4808_1
.sym 31909 $abc$36366$n4426
.sym 31911 $abc$36366$n4745_1
.sym 31912 eventmanager_status_w[2]
.sym 31913 $abc$36366$n245
.sym 31914 picorv32.decoded_rs2[1]
.sym 31915 $abc$36366$n4430
.sym 31916 picorv32.latched_rd[4]
.sym 31918 $abc$36366$n5696
.sym 31919 picorv32.latched_rd[0]
.sym 31920 picorv32.latched_rd[1]
.sym 31928 $abc$36366$n2934
.sym 31929 $abc$36366$n5696
.sym 31930 picorv32.decoded_rs2[1]
.sym 31931 $abc$36366$n3734
.sym 31933 $abc$36366$n4507
.sym 31935 $abc$36366$n4411
.sym 31936 picorv32.decoded_rs2[5]
.sym 31939 $abc$36366$n3006
.sym 31941 $abc$36366$n4430
.sym 31942 $abc$36366$n6180
.sym 31943 $abc$36366$n4476
.sym 31944 $abc$36366$n4436
.sym 31945 $abc$36366$n4480
.sym 31947 $abc$36366$n4417
.sym 31948 picorv32.is_slli_srli_srai
.sym 31951 $abc$36366$n4416
.sym 31954 $abc$36366$n3731
.sym 31955 $abc$36366$n5695
.sym 31959 $abc$36366$n4430
.sym 31960 $abc$36366$n4476
.sym 31961 $abc$36366$n4411
.sym 31962 $abc$36366$n3731
.sym 31965 $abc$36366$n4507
.sym 31966 $abc$36366$n6180
.sym 31967 $abc$36366$n3731
.sym 31968 $abc$36366$n4411
.sym 31974 picorv32.decoded_rs2[5]
.sym 31977 $abc$36366$n3734
.sym 31978 picorv32.is_slli_srli_srai
.sym 31980 picorv32.decoded_rs2[1]
.sym 31983 $abc$36366$n5695
.sym 31984 $abc$36366$n3731
.sym 31985 $abc$36366$n4411
.sym 31986 $abc$36366$n5696
.sym 31989 picorv32.decoded_rs2[5]
.sym 31990 $abc$36366$n2934
.sym 31995 $abc$36366$n4411
.sym 31996 $abc$36366$n4417
.sym 31997 $abc$36366$n4416
.sym 31998 $abc$36366$n3731
.sym 32001 $abc$36366$n4480
.sym 32002 $abc$36366$n4411
.sym 32003 $abc$36366$n3731
.sym 32004 $abc$36366$n4436
.sym 32006 clk12_$glb_clk
.sym 32007 $abc$36366$n3006
.sym 32008 $abc$36366$n4515
.sym 32009 $abc$36366$n6178
.sym 32010 $abc$36366$n3760_1
.sym 32011 picorv32.decoded_rs1[2]
.sym 32012 $abc$36366$n4510
.sym 32013 $abc$36366$n3756
.sym 32014 $abc$36366$n4524
.sym 32015 $abc$36366$n4607
.sym 32016 picorv32.decoded_imm[3]
.sym 32017 $abc$36366$n3744
.sym 32021 picorv32.cpu_state[2]
.sym 32023 $abc$36366$n6183
.sym 32024 picorv32.mem_rdata_latched[24]
.sym 32026 picorv32.decoded_rs2[5]
.sym 32028 $abc$36366$n4597
.sym 32030 picorv32.mem_rdata_latched[16]
.sym 32031 $abc$36366$n4591
.sym 32032 $abc$36366$n3834
.sym 32033 $abc$36366$n4510
.sym 32035 picorv32.cpuregs_wrdata[25]
.sym 32036 picorv32.cpuregs_wrdata[29]
.sym 32037 $abc$36366$n4411
.sym 32038 $abc$36366$n2845
.sym 32039 picorv32.cpuregs_wrdata[25]
.sym 32040 $abc$36366$n4417
.sym 32041 $abc$36366$n4515
.sym 32042 $abc$36366$n4411
.sym 32043 $abc$36366$n6178
.sym 32049 $abc$36366$n2948_1
.sym 32050 $abc$36366$n2946
.sym 32053 $abc$36366$n4411
.sym 32054 $abc$36366$n3731
.sym 32055 picorv32.decoded_rs1[5]
.sym 32056 $abc$36366$n2934
.sym 32057 $abc$36366$n4518
.sym 32061 $abc$36366$n2942_1
.sym 32062 $abc$36366$n3864
.sym 32063 $abc$36366$n4529
.sym 32064 $abc$36366$n4517
.sym 32065 $abc$36366$n4528
.sym 32067 $abc$36366$n4410
.sym 32073 picorv32.cpuregs_wrdata[15]
.sym 32075 $abc$36366$n4409
.sym 32078 picorv32.latched_rd[5]
.sym 32083 $abc$36366$n2934
.sym 32084 picorv32.decoded_rs1[5]
.sym 32088 $abc$36366$n3731
.sym 32089 $abc$36366$n4411
.sym 32090 $abc$36366$n4409
.sym 32091 $abc$36366$n4410
.sym 32094 $abc$36366$n4411
.sym 32095 $abc$36366$n4518
.sym 32096 $abc$36366$n4517
.sym 32097 $abc$36366$n3731
.sym 32100 $abc$36366$n2942_1
.sym 32101 $abc$36366$n2948_1
.sym 32102 $abc$36366$n2946
.sym 32107 $abc$36366$n2934
.sym 32108 $abc$36366$n3864
.sym 32112 $abc$36366$n4529
.sym 32113 $abc$36366$n4411
.sym 32114 $abc$36366$n3731
.sym 32115 $abc$36366$n4528
.sym 32118 $abc$36366$n2948_1
.sym 32119 $abc$36366$n2946
.sym 32120 picorv32.latched_rd[5]
.sym 32121 $abc$36366$n2942_1
.sym 32124 picorv32.cpuregs_wrdata[15]
.sym 32129 clk12_$glb_clk
.sym 32131 picorv32.decoded_rs1[4]
.sym 32132 picorv32.decoded_rs1[0]
.sym 32133 $abc$36366$n4611
.sym 32134 picorv32.decoded_rs1[1]
.sym 32135 $abc$36366$n4605
.sym 32136 $abc$36366$n3696_1
.sym 32137 $abc$36366$n4603
.sym 32138 $abc$36366$n3697_1
.sym 32140 $abc$36366$n2946
.sym 32144 picorv32.mem_rdata_latched[17]
.sym 32145 $abc$36366$n3746
.sym 32146 picorv32.cpu_state[3]
.sym 32147 $abc$36366$n3742
.sym 32148 $abc$36366$n4816
.sym 32149 $abc$36366$n3734
.sym 32150 $abc$36366$n3916_1
.sym 32151 picorv32.decoded_rs1[5]
.sym 32152 $abc$36366$n2934
.sym 32153 picorv32.cpu_state[3]
.sym 32154 picorv32.reg_out[18]
.sym 32155 picorv32.irq_mask[4]
.sym 32156 $abc$36366$n3748
.sym 32157 picorv32.cpuregs_wrdata[20]
.sym 32158 $abc$36366$n3696_1
.sym 32159 picorv32.cpuregs_wrdata[19]
.sym 32161 $abc$36366$n3070
.sym 32162 picorv32.cpuregs_wrdata[22]
.sym 32163 $abc$36366$n3006
.sym 32165 $abc$36366$n4427
.sym 32166 picorv32.cpuregs_rs1[8]
.sym 32173 $abc$36366$n4427
.sym 32174 $abc$36366$n3006
.sym 32175 picorv32.latched_rd[1]
.sym 32176 picorv32.latched_rd[4]
.sym 32177 $abc$36366$n2949
.sym 32178 $abc$36366$n2931
.sym 32181 $abc$36366$n4427
.sym 32183 $abc$36366$n4507
.sym 32184 picorv32.latched_rd[2]
.sym 32185 $abc$36366$n245
.sym 32186 $abc$36366$n2941
.sym 32187 $abc$36366$n4607
.sym 32189 $abc$36366$n4423
.sym 32191 picorv32.latched_rd[0]
.sym 32192 $abc$36366$n4605
.sym 32193 $abc$36366$n6176
.sym 32194 $abc$36366$n4603
.sym 32195 $abc$36366$n3696_1
.sym 32196 $abc$36366$n4506
.sym 32197 $abc$36366$n6184
.sym 32198 $abc$36366$n4611
.sym 32199 $abc$36366$n2854
.sym 32200 $abc$36366$n4417
.sym 32201 $abc$36366$n3696_1
.sym 32202 $abc$36366$n3864
.sym 32203 $abc$36366$n3806
.sym 32205 $abc$36366$n4427
.sym 32206 $abc$36366$n6176
.sym 32207 $abc$36366$n3696_1
.sym 32208 $abc$36366$n4423
.sym 32214 $abc$36366$n3806
.sym 32217 $abc$36366$n2931
.sym 32218 $abc$36366$n2949
.sym 32219 $abc$36366$n2854
.sym 32220 $abc$36366$n2941
.sym 32223 picorv32.latched_rd[2]
.sym 32224 $abc$36366$n4603
.sym 32225 picorv32.latched_rd[0]
.sym 32226 $abc$36366$n4607
.sym 32229 $abc$36366$n4507
.sym 32230 $abc$36366$n4506
.sym 32231 $abc$36366$n4427
.sym 32232 $abc$36366$n3696_1
.sym 32235 $abc$36366$n4611
.sym 32236 $abc$36366$n4605
.sym 32237 picorv32.latched_rd[1]
.sym 32238 picorv32.latched_rd[4]
.sym 32241 $abc$36366$n3006
.sym 32242 $abc$36366$n3864
.sym 32247 $abc$36366$n4417
.sym 32248 $abc$36366$n6184
.sym 32249 $abc$36366$n4427
.sym 32250 $abc$36366$n3696_1
.sym 32252 clk12_$glb_clk
.sym 32253 $abc$36366$n245
.sym 32254 picorv32.cpuregs_rs1[14]
.sym 32255 picorv32.cpuregs_rs1[6]
.sym 32256 picorv32.cpuregs_rs1[13]
.sym 32257 picorv32.cpuregs_rs1[12]
.sym 32258 picorv32.irq_mask[2]
.sym 32259 picorv32.irq_mask[1]
.sym 32260 picorv32.irq_mask[4]
.sym 32261 picorv32.cpuregs_wrdata[1]
.sym 32263 $abc$36366$n3083_1
.sym 32267 $abc$36366$n3412
.sym 32268 picorv32.irq_mask[3]
.sym 32269 $abc$36366$n4703
.sym 32270 $abc$36366$n4427
.sym 32272 picorv32.irq_state[0]
.sym 32273 picorv32.cpuregs_wrdata[3]
.sym 32274 picorv32.irq_mask[3]
.sym 32276 picorv32.cpuregs_rs1[15]
.sym 32277 $abc$36366$n4611
.sym 32278 $abc$36366$n4445
.sym 32279 picorv32.irq_mask[12]
.sym 32280 picorv32.decoded_rs1[5]
.sym 32281 $abc$36366$n4472
.sym 32282 $abc$36366$n4892_1
.sym 32283 picorv32.cpu_state[0]
.sym 32284 $abc$36366$n3696_1
.sym 32285 $PACKER_VCC_NET
.sym 32286 $abc$36366$n4603
.sym 32287 $abc$36366$n4454
.sym 32289 picorv32.cpuregs_wrdata[12]
.sym 32295 picorv32.cpuregs_wrdata[3]
.sym 32296 basesoc_picorv327[10]
.sym 32297 $abc$36366$n4808_1
.sym 32299 $abc$36366$n3194
.sym 32300 $abc$36366$n3696_1
.sym 32304 $abc$36366$n4427
.sym 32305 $abc$36366$n3195
.sym 32307 picorv32.cpu_state[0]
.sym 32310 $abc$36366$n4531
.sym 32311 picorv32.irq_pending[10]
.sym 32312 $abc$36366$n4518
.sym 32313 picorv32.cpu_state[4]
.sym 32314 $abc$36366$n4526
.sym 32316 $abc$36366$n4609
.sym 32319 picorv32.cpuregs_wrdata[19]
.sym 32320 $abc$36366$n4414
.sym 32322 picorv32.latched_compr
.sym 32323 picorv32.irq_state[0]
.sym 32325 picorv32.irq_pending[17]
.sym 32326 $abc$36366$n4810
.sym 32328 picorv32.irq_pending[10]
.sym 32329 basesoc_picorv327[10]
.sym 32330 picorv32.cpu_state[4]
.sym 32331 picorv32.cpu_state[0]
.sym 32334 $abc$36366$n3696_1
.sym 32335 $abc$36366$n4414
.sym 32336 $abc$36366$n4526
.sym 32337 $abc$36366$n4427
.sym 32341 $abc$36366$n4609
.sym 32346 $abc$36366$n4518
.sym 32347 $abc$36366$n4531
.sym 32348 $abc$36366$n3696_1
.sym 32349 $abc$36366$n4427
.sym 32354 picorv32.cpuregs_wrdata[3]
.sym 32358 $abc$36366$n3195
.sym 32359 picorv32.latched_compr
.sym 32360 picorv32.irq_state[0]
.sym 32361 $abc$36366$n3194
.sym 32364 $abc$36366$n4810
.sym 32365 picorv32.irq_pending[17]
.sym 32366 $abc$36366$n4808_1
.sym 32367 picorv32.cpu_state[0]
.sym 32370 picorv32.cpuregs_wrdata[19]
.sym 32375 clk12_$glb_clk
.sym 32377 $abc$36366$n3833_1
.sym 32378 $abc$36366$n3803
.sym 32379 $abc$36366$n4684_1
.sym 32380 $abc$36366$n4685
.sym 32381 picorv32.irq_pending[2]
.sym 32382 $abc$36366$n5519_1
.sym 32383 $abc$36366$n3806
.sym 32384 $abc$36366$n3805
.sym 32385 $abc$36366$n4071_1
.sym 32386 basesoc_picorv327[10]
.sym 32389 $abc$36366$n4830
.sym 32390 $abc$36366$n2845
.sym 32391 picorv32.latched_rd[3]
.sym 32392 picorv32.cpuregs_rs1[1]
.sym 32393 picorv32.cpuregs_rs1[4]
.sym 32394 picorv32.cpuregs_wrdata[1]
.sym 32395 $abc$36366$n3860_1
.sym 32396 picorv32.latched_rd[3]
.sym 32397 $abc$36366$n6222
.sym 32398 $abc$36366$n4307_1
.sym 32399 picorv32.cpuregs_wrdata[3]
.sym 32400 picorv32.cpuregs_wrdata[2]
.sym 32401 $abc$36366$n4426
.sym 32402 $abc$36366$n3062
.sym 32403 $abc$36366$n3039_1
.sym 32404 eventmanager_status_w[2]
.sym 32405 picorv32.irq_mask[2]
.sym 32406 $abc$36366$n3806
.sym 32407 picorv32.instr_maskirq
.sym 32408 $abc$36366$n4430
.sym 32409 picorv32.irq_mask[4]
.sym 32410 $abc$36366$n4351_1
.sym 32411 picorv32.latched_rd[1]
.sym 32412 picorv32.cpuregs_rs1[27]
.sym 32419 picorv32.cpu_state[2]
.sym 32420 $abc$36366$n4427
.sym 32421 $abc$36366$n4348_1
.sym 32422 picorv32.irq_mask[0]
.sym 32424 $abc$36366$n3916_1
.sym 32425 picorv32.instr_maskirq
.sym 32427 picorv32.cpuregs_rs1[6]
.sym 32428 picorv32.irq_pending[0]
.sym 32429 picorv32.cpuregs_rs1[12]
.sym 32430 picorv32.irq_state[1]
.sym 32433 picorv32.irq_mask[6]
.sym 32435 $abc$36366$n4469
.sym 32436 $abc$36366$n3070
.sym 32438 picorv32.cpuregs_rs1[0]
.sym 32439 picorv32.irq_pending[11]
.sym 32440 $abc$36366$n3050
.sym 32441 $abc$36366$n2845
.sym 32443 picorv32.irq_pending[9]
.sym 32444 $abc$36366$n3696_1
.sym 32446 picorv32.irq_pending[10]
.sym 32447 $abc$36366$n4468
.sym 32448 $abc$36366$n4349
.sym 32449 picorv32.irq_pending[8]
.sym 32451 picorv32.irq_pending[9]
.sym 32452 picorv32.irq_pending[10]
.sym 32453 picorv32.irq_pending[8]
.sym 32454 picorv32.irq_pending[11]
.sym 32457 $abc$36366$n4349
.sym 32459 $abc$36366$n4348_1
.sym 32464 picorv32.irq_state[1]
.sym 32465 picorv32.irq_mask[0]
.sym 32466 picorv32.irq_pending[0]
.sym 32469 $abc$36366$n4469
.sym 32470 $abc$36366$n4427
.sym 32471 $abc$36366$n3696_1
.sym 32472 $abc$36366$n4468
.sym 32477 picorv32.cpuregs_rs1[0]
.sym 32481 picorv32.cpu_state[2]
.sym 32482 picorv32.irq_mask[6]
.sym 32483 picorv32.instr_maskirq
.sym 32484 picorv32.cpuregs_rs1[6]
.sym 32487 picorv32.cpuregs_rs1[12]
.sym 32493 picorv32.irq_state[1]
.sym 32494 $abc$36366$n3050
.sym 32495 $abc$36366$n2845
.sym 32496 $abc$36366$n3916_1
.sym 32497 $abc$36366$n3070
.sym 32498 clk12_$glb_clk
.sym 32499 $abc$36366$n208_$glb_sr
.sym 32500 $abc$36366$n4352
.sym 32501 picorv32.cpuregs_rs1[16]
.sym 32502 picorv32.irq_mask[16]
.sym 32503 picorv32.cpuregs_wrdata[22]
.sym 32504 picorv32.cpuregs_rs1[25]
.sym 32505 $abc$36366$n4718
.sym 32506 picorv32.cpuregs_wrdata[21]
.sym 32507 $abc$36366$n3039_1
.sym 32509 picorv32.reg_out[22]
.sym 32512 picorv32.irq_pending[22]
.sym 32513 $abc$36366$n3806
.sym 32514 $abc$36366$n5508_1
.sym 32517 picorv32.irq_pending[5]
.sym 32518 $abc$36366$n208
.sym 32519 picorv32.cpuregs_wrdata[5]
.sym 32520 picorv32.cpuregs_rs1[17]
.sym 32521 $abc$36366$n4686
.sym 32522 picorv32.latched_rd[5]
.sym 32524 picorv32.cpuregs_rs1[0]
.sym 32526 picorv32.irq_pending[24]
.sym 32527 $abc$36366$n2845
.sym 32528 picorv32.cpuregs_wrdata[29]
.sym 32529 $abc$36366$n3834
.sym 32530 $abc$36366$n2845
.sym 32531 picorv32.cpuregs_wrdata[25]
.sym 32532 $abc$36366$n3063_1
.sym 32533 picorv32.cpuregs_rs1[0]
.sym 32534 picorv32.irq_pending[1]
.sym 32542 $abc$36366$n4429
.sym 32543 $abc$36366$n3412
.sym 32544 $abc$36366$n4457
.sym 32545 picorv32.irq_mask[0]
.sym 32550 picorv32.irq_pending[4]
.sym 32551 picorv32.irq_pending[0]
.sym 32553 $abc$36366$n4438
.sym 32554 $abc$36366$n4439
.sym 32556 $abc$36366$n3696_1
.sym 32557 $abc$36366$n4450
.sym 32558 $abc$36366$n3063_1
.sym 32559 $abc$36366$n3066
.sym 32563 picorv32.irq_mask[21]
.sym 32564 $abc$36366$n4427
.sym 32565 $abc$36366$n4451
.sym 32566 $abc$36366$n3064
.sym 32567 $abc$36366$n4456
.sym 32568 $abc$36366$n4430
.sym 32569 picorv32.irq_mask[4]
.sym 32570 $abc$36366$n4427
.sym 32574 $abc$36366$n3696_1
.sym 32575 $abc$36366$n4456
.sym 32576 $abc$36366$n4427
.sym 32577 $abc$36366$n4457
.sym 32580 picorv32.irq_mask[4]
.sym 32581 picorv32.irq_pending[4]
.sym 32586 picorv32.irq_mask[0]
.sym 32589 picorv32.irq_pending[0]
.sym 32592 $abc$36366$n4427
.sym 32593 $abc$36366$n4439
.sym 32594 $abc$36366$n4438
.sym 32595 $abc$36366$n3696_1
.sym 32598 $abc$36366$n4430
.sym 32599 $abc$36366$n4429
.sym 32600 $abc$36366$n3696_1
.sym 32601 $abc$36366$n4427
.sym 32605 picorv32.irq_mask[21]
.sym 32607 $abc$36366$n3412
.sym 32610 picorv32.irq_mask[0]
.sym 32611 $abc$36366$n3063_1
.sym 32612 $abc$36366$n3064
.sym 32613 picorv32.irq_pending[0]
.sym 32616 $abc$36366$n4427
.sym 32617 $abc$36366$n3696_1
.sym 32618 $abc$36366$n4451
.sym 32619 $abc$36366$n4450
.sym 32620 $abc$36366$n3066
.sym 32621 clk12_$glb_clk
.sym 32622 $abc$36366$n208_$glb_sr
.sym 32623 picorv32.cpuregs_wrdata[29]
.sym 32624 $abc$36366$n4247_1
.sym 32625 $abc$36366$n4378_1
.sym 32626 picorv32.cpuregs_rs1[31]
.sym 32627 $abc$36366$n4823
.sym 32628 picorv32.irq_pending[16]
.sym 32629 $abc$36366$n3043
.sym 32630 $abc$36366$n3045
.sym 32635 picorv32.cpuregs_rs1[21]
.sym 32636 $abc$36366$n4325_1
.sym 32637 $abc$36366$n4835
.sym 32638 picorv32.cpu_state[4]
.sym 32639 picorv32.cpu_state[4]
.sym 32640 $abc$36366$n4471
.sym 32641 picorv32.cpuregs_rs1[22]
.sym 32642 $abc$36366$n2845
.sym 32643 picorv32.irq_pending[21]
.sym 32644 picorv32.cpuregs_rs1[16]
.sym 32645 picorv32.cpuregs_rs1[30]
.sym 32646 picorv32.cpu_state[4]
.sym 32648 $abc$36366$n4703
.sym 32649 picorv32.cpuregs_wrdata[22]
.sym 32650 $abc$36366$n3070
.sym 32651 $abc$36366$n3696_1
.sym 32652 picorv32.cpuregs_rs1[30]
.sym 32653 basesoc_picorv327[18]
.sym 32654 $abc$36366$n3070
.sym 32655 picorv32.cpuregs_wrdata[19]
.sym 32656 picorv32.cpuregs_wrdata[29]
.sym 32657 $abc$36366$n4427
.sym 32664 $abc$36366$n4322_1
.sym 32665 picorv32.cpu_state[4]
.sym 32666 $abc$36366$n3070
.sym 32668 $abc$36366$n4321_1
.sym 32671 basesoc_picorv327[18]
.sym 32672 $abc$36366$n4703
.sym 32673 picorv32.irq_state[1]
.sym 32674 picorv32.cpuregs_rs1[19]
.sym 32675 $abc$36366$n4463
.sym 32676 $abc$36366$n4462
.sym 32677 $abc$36366$n3696_1
.sym 32678 $abc$36366$n3880_1
.sym 32680 $abc$36366$n4817
.sym 32682 $abc$36366$n4432
.sym 32684 picorv32.irq_pending[18]
.sym 32685 $abc$36366$n4433
.sym 32686 picorv32.cpuregs_rs1[29]
.sym 32689 picorv32.cpu_state[0]
.sym 32690 $abc$36366$n2845
.sym 32691 $abc$36366$n3060
.sym 32692 $abc$36366$n4818
.sym 32693 picorv32.cpuregs_rs1[18]
.sym 32694 $abc$36366$n4427
.sym 32697 $abc$36366$n3060
.sym 32698 $abc$36366$n3880_1
.sym 32699 picorv32.irq_state[1]
.sym 32700 $abc$36366$n2845
.sym 32704 $abc$36366$n4322_1
.sym 32706 $abc$36366$n4321_1
.sym 32709 $abc$36366$n3696_1
.sym 32710 $abc$36366$n4462
.sym 32711 $abc$36366$n4463
.sym 32712 $abc$36366$n4427
.sym 32717 picorv32.cpuregs_rs1[19]
.sym 32721 picorv32.irq_pending[18]
.sym 32722 picorv32.cpu_state[4]
.sym 32723 picorv32.cpu_state[0]
.sym 32724 basesoc_picorv327[18]
.sym 32727 $abc$36366$n4818
.sym 32728 $abc$36366$n4817
.sym 32729 $abc$36366$n4703
.sym 32730 picorv32.cpuregs_rs1[18]
.sym 32733 $abc$36366$n3696_1
.sym 32734 $abc$36366$n4433
.sym 32735 $abc$36366$n4432
.sym 32736 $abc$36366$n4427
.sym 32740 picorv32.cpuregs_rs1[29]
.sym 32743 $abc$36366$n3070
.sym 32744 clk12_$glb_clk
.sym 32745 $abc$36366$n208_$glb_sr
.sym 32746 $abc$36366$n3042
.sym 32747 $abc$36366$n4337_1
.sym 32748 picorv32.cpuregs_wrdata[19]
.sym 32749 $abc$36366$n3809_1
.sym 32750 $abc$36366$n3799
.sym 32751 picorv32.reg_out[26]
.sym 32752 $abc$36366$n4346
.sym 32753 $abc$36366$n4864
.sym 32759 picorv32.cpu_state[4]
.sym 32760 picorv32.cpuregs_wrdata[3]
.sym 32761 picorv32.irq_pending[19]
.sym 32762 $abc$36366$n4703
.sym 32763 basesoc_picorv327[30]
.sym 32764 picorv32.cpuregs_rs1[19]
.sym 32765 picorv32.cpuregs_wrdata[29]
.sym 32767 $abc$36366$n4313_1
.sym 32768 picorv32.irq_state[0]
.sym 32769 $abc$36366$n4377_1
.sym 32770 picorv32.reg_out[30]
.sym 32771 picorv32.cpuregs_wrdata[31]
.sym 32772 picorv32.cpuregs_rs1[31]
.sym 32773 $PACKER_VCC_NET
.sym 32774 picorv32.cpuregs_wrdata[30]
.sym 32775 picorv32.cpu_state[0]
.sym 32776 $abc$36366$n3066
.sym 32777 picorv32.cpu_state[3]
.sym 32778 $abc$36366$n4703
.sym 32779 $abc$36366$n4892_1
.sym 32787 picorv32.irq_mask[26]
.sym 32791 basesoc_picorv327[27]
.sym 32793 picorv32.cpuregs_rs1[26]
.sym 32797 $abc$36366$n4340_1
.sym 32799 picorv32.cpu_state[0]
.sym 32802 picorv32.irq_mask[27]
.sym 32805 $abc$36366$n3070
.sym 32807 picorv32.irq_pending[24]
.sym 32808 picorv32.irq_mask[24]
.sym 32810 $abc$36366$n3412
.sym 32812 $abc$36366$n4339_1
.sym 32813 picorv32.irq_pending[27]
.sym 32814 picorv32.cpu_state[4]
.sym 32822 picorv32.cpuregs_rs1[26]
.sym 32832 picorv32.irq_mask[26]
.sym 32835 $abc$36366$n3412
.sym 32839 $abc$36366$n4339_1
.sym 32840 $abc$36366$n4340_1
.sym 32844 picorv32.irq_pending[24]
.sym 32845 picorv32.irq_pending[27]
.sym 32846 picorv32.irq_mask[27]
.sym 32847 picorv32.irq_mask[24]
.sym 32850 picorv32.irq_pending[27]
.sym 32851 basesoc_picorv327[27]
.sym 32852 picorv32.cpu_state[0]
.sym 32853 picorv32.cpu_state[4]
.sym 32857 $abc$36366$n3412
.sym 32859 picorv32.irq_mask[24]
.sym 32866 $abc$36366$n3070
.sym 32867 clk12_$glb_clk
.sym 32868 $abc$36366$n208_$glb_sr
.sym 32869 $abc$36366$n4876
.sym 32870 $abc$36366$n3808
.sym 32871 $abc$36366$n4889_1
.sym 32872 $abc$36366$n4888_1
.sym 32873 picorv32.reg_out[28]
.sym 32874 picorv32.reg_out[31]
.sym 32875 picorv32.reg_out[30]
.sym 32876 $abc$36366$n4894_1
.sym 32881 picorv32.reg_next_pc[13]
.sym 32882 $abc$36366$n3800
.sym 32883 picorv32.latched_compr
.sym 32884 $abc$36366$n2856
.sym 32885 $abc$36366$n4340_1
.sym 32886 picorv32.irq_pending[26]
.sym 32889 picorv32.reg_out[25]
.sym 32890 $abc$36366$n4337_1
.sym 32892 sys_rst
.sym 32893 picorv32.cpuregs_wrdata[19]
.sym 32894 $abc$36366$n5989
.sym 32896 $abc$36366$n3046
.sym 32900 eventmanager_status_w[2]
.sym 32903 $abc$36366$n3044
.sym 32910 picorv32.irq_pending[30]
.sym 32914 picorv32.irq_state[1]
.sym 32916 picorv32.irq_mask[30]
.sym 32919 $abc$36366$n4362_1
.sym 32922 picorv32.cpuregs_rs1[30]
.sym 32923 $abc$36366$n3054
.sym 32929 picorv32.reg_next_pc[30]
.sym 32932 picorv32.cpuregs_rs1[31]
.sym 32934 $abc$36366$n4360_1
.sym 32935 picorv32.cpu_state[0]
.sym 32937 $abc$36366$n3070
.sym 32940 picorv32.irq_state[0]
.sym 32943 picorv32.irq_state[1]
.sym 32944 picorv32.irq_state[0]
.sym 32945 $abc$36366$n3054
.sym 32946 picorv32.reg_next_pc[30]
.sym 32950 picorv32.irq_pending[30]
.sym 32952 picorv32.cpu_state[0]
.sym 32955 $abc$36366$n4362_1
.sym 32956 $abc$36366$n4360_1
.sym 32974 picorv32.irq_pending[30]
.sym 32976 picorv32.irq_mask[30]
.sym 32980 picorv32.cpuregs_rs1[30]
.sym 32988 picorv32.cpuregs_rs1[31]
.sym 32989 $abc$36366$n3070
.sym 32990 clk12_$glb_clk
.sym 32991 $abc$36366$n208_$glb_sr
.sym 32992 picorv32.cpuregs_wrdata[31]
.sym 32993 $abc$36366$n4384_1
.sym 32994 $abc$36366$n4383_1
.sym 32995 $abc$36366$n3044
.sym 32996 $abc$36366$n4365_1
.sym 32997 $abc$36366$n3055
.sym 32998 picorv32.irq_pending[31]
.sym 32999 picorv32.cpuregs_wrdata[25]
.sym 33004 picorv32.reg_next_pc[14]
.sym 33005 picorv32.reg_out[30]
.sym 33017 picorv32.reg_next_pc[25]
.sym 33019 $abc$36366$n2845
.sym 33023 picorv32.cpuregs_wrdata[25]
.sym 33026 picorv32.irq_pending[27]
.sym 33033 $abc$36366$n4381_1
.sym 33037 $abc$36366$n4372_1
.sym 33039 picorv32.irq_mask[30]
.sym 33041 $abc$36366$n4371_1
.sym 33042 picorv32.irq_state[1]
.sym 33044 $abc$36366$n4370
.sym 33049 picorv32.irq_pending[28]
.sym 33051 $abc$36366$n3066
.sym 33054 $abc$36366$n5989
.sym 33055 $abc$36366$n4380_1
.sym 33057 picorv32.irq_pending[30]
.sym 33058 picorv32.irq_pending[27]
.sym 33059 picorv32.irq_mask[27]
.sym 33061 $abc$36366$n207
.sym 33063 picorv32.irq_mask[28]
.sym 33067 picorv32.irq_pending[30]
.sym 33068 picorv32.irq_mask[30]
.sym 33072 picorv32.irq_mask[27]
.sym 33073 picorv32.irq_pending[27]
.sym 33078 $abc$36366$n4381_1
.sym 33079 $abc$36366$n207
.sym 33080 $abc$36366$n4380_1
.sym 33081 $abc$36366$n5989
.sym 33084 $abc$36366$n4371_1
.sym 33085 picorv32.irq_state[1]
.sym 33086 picorv32.irq_mask[27]
.sym 33087 picorv32.irq_pending[27]
.sym 33090 $abc$36366$n4372_1
.sym 33092 $abc$36366$n4370
.sym 33110 picorv32.irq_mask[28]
.sym 33111 picorv32.irq_pending[28]
.sym 33112 $abc$36366$n3066
.sym 33113 clk12_$glb_clk
.sym 33114 $abc$36366$n208_$glb_sr
.sym 33116 waittimer2_count[6]
.sym 33117 $abc$36366$n3359
.sym 33118 eventmanager_status_w[2]
.sym 33119 waittimer2_count[5]
.sym 33120 waittimer2_count[7]
.sym 33121 waittimer2_count[4]
.sym 33122 waittimer2_count[3]
.sym 33127 $abc$36366$n5991
.sym 33133 $abc$36366$n4362_1
.sym 33134 picorv32.latched_stalu
.sym 33135 user_btn2
.sym 33137 $abc$36366$n4371_1
.sym 33149 picorv32.irq_mask[28]
.sym 33159 $PACKER_VCC_NET
.sym 33163 waittimer2_count[2]
.sym 33167 $PACKER_VCC_NET
.sym 33170 waittimer2_count[0]
.sym 33176 waittimer2_count[5]
.sym 33177 waittimer2_count[1]
.sym 33179 waittimer2_count[3]
.sym 33181 waittimer2_count[6]
.sym 33185 waittimer2_count[7]
.sym 33186 waittimer2_count[4]
.sym 33188 $nextpnr_ICESTORM_LC_9$O
.sym 33190 waittimer2_count[0]
.sym 33194 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 33196 $PACKER_VCC_NET
.sym 33197 waittimer2_count[1]
.sym 33200 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 33202 waittimer2_count[2]
.sym 33203 $PACKER_VCC_NET
.sym 33204 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 33206 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 33208 $PACKER_VCC_NET
.sym 33209 waittimer2_count[3]
.sym 33210 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 33212 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 33214 waittimer2_count[4]
.sym 33215 $PACKER_VCC_NET
.sym 33216 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 33218 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 33220 waittimer2_count[5]
.sym 33221 $PACKER_VCC_NET
.sym 33222 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 33224 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 33226 $PACKER_VCC_NET
.sym 33227 waittimer2_count[6]
.sym 33228 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 33230 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 33232 waittimer2_count[7]
.sym 33233 $PACKER_VCC_NET
.sym 33234 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 33238 $abc$36366$n3358
.sym 33240 waittimer2_count[8]
.sym 33242 $abc$36366$n3357
.sym 33245 waittimer2_count[9]
.sym 33253 $abc$36366$n4377_1
.sym 33256 $abc$36366$n3940_1
.sym 33257 $abc$36366$n2928
.sym 33261 $abc$36366$n4372_1
.sym 33273 $PACKER_VCC_NET
.sym 33274 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 33293 waittimer2_count[10]
.sym 33295 waittimer2_count[11]
.sym 33298 $PACKER_VCC_NET
.sym 33299 waittimer2_count[14]
.sym 33302 $PACKER_VCC_NET
.sym 33303 waittimer2_count[12]
.sym 33305 waittimer2_count[8]
.sym 33306 $PACKER_VCC_NET
.sym 33307 waittimer2_count[15]
.sym 33309 waittimer2_count[13]
.sym 33310 waittimer2_count[9]
.sym 33311 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 33313 waittimer2_count[8]
.sym 33314 $PACKER_VCC_NET
.sym 33315 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 33317 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 33319 waittimer2_count[9]
.sym 33320 $PACKER_VCC_NET
.sym 33321 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 33323 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 33325 waittimer2_count[10]
.sym 33326 $PACKER_VCC_NET
.sym 33327 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 33329 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 33331 waittimer2_count[11]
.sym 33332 $PACKER_VCC_NET
.sym 33333 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 33335 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 33337 waittimer2_count[12]
.sym 33338 $PACKER_VCC_NET
.sym 33339 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 33341 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 33343 $PACKER_VCC_NET
.sym 33344 waittimer2_count[13]
.sym 33345 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 33347 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 33349 $PACKER_VCC_NET
.sym 33350 waittimer2_count[14]
.sym 33351 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 33353 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 33355 $PACKER_VCC_NET
.sym 33356 waittimer2_count[15]
.sym 33357 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 33374 picorv32.reg_next_pc[30]
.sym 33381 waittimer2_count[10]
.sym 33383 sys_rst
.sym 33389 waittimer2_count[1]
.sym 33394 $abc$36366$n6370
.sym 33397 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 33405 user_btn2
.sym 33415 waittimer2_count[1]
.sym 33417 $abc$36366$n6372
.sym 33420 waittimer2_count[0]
.sym 33426 $abc$36366$n6374
.sym 33427 sys_rst
.sym 33428 waittimer2_count[2]
.sym 33429 $abc$36366$n2928
.sym 33430 waittimer2_count[16]
.sym 33432 $abc$36366$n174
.sym 33433 $PACKER_VCC_NET
.sym 33436 waittimer2_count[16]
.sym 33437 $PACKER_VCC_NET
.sym 33438 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 33453 waittimer2_count[2]
.sym 33454 waittimer2_count[0]
.sym 33455 $abc$36366$n174
.sym 33456 waittimer2_count[1]
.sym 33462 $abc$36366$n174
.sym 33471 sys_rst
.sym 33472 user_btn2
.sym 33474 $abc$36366$n6374
.sym 33477 user_btn2
.sym 33478 sys_rst
.sym 33480 $abc$36366$n6372
.sym 33481 $abc$36366$n2928
.sym 33482 clk12_$glb_clk
.sym 33584 basesoc_timer0_load_storage[20]
.sym 33602 basesoc_dat_w[4]
.sym 33628 $abc$36366$n2873
.sym 33644 basesoc_dat_w[1]
.sym 33652 basesoc_dat_w[4]
.sym 33677 basesoc_dat_w[4]
.sym 33695 basesoc_dat_w[1]
.sym 33705 $abc$36366$n2873
.sym 33706 clk12_$glb_clk
.sym 33707 sys_rst_$glb_sr
.sym 33712 basesoc_timer0_value[2]
.sym 33713 $abc$36366$n5157_1
.sym 33714 $abc$36366$n5171
.sym 33715 $abc$36366$n5179_1
.sym 33716 $abc$36366$n3323
.sym 33717 basesoc_timer0_value[9]
.sym 33718 basesoc_timer0_value[13]
.sym 33719 basesoc_timer0_value[12]
.sym 33731 basesoc_timer0_load_storage[20]
.sym 33744 basesoc_timer0_load_storage[20]
.sym 33745 $abc$36366$n3303
.sym 33747 basesoc_timer0_load_storage[13]
.sym 33754 $abc$36366$n5002_1
.sym 33756 $abc$36366$n2867
.sym 33758 basesoc_timer0_en_storage
.sym 33762 sys_rst
.sym 33767 $abc$36366$n3296
.sym 33768 basesoc_timer0_value[6]
.sym 33769 basesoc_timer0_value[0]
.sym 33771 basesoc_timer0_value[0]
.sym 33774 $abc$36366$n3306
.sym 33776 $abc$36366$n6483
.sym 33778 $abc$36366$n6486
.sym 33790 basesoc_timer0_load_storage[1]
.sym 33791 $abc$36366$n2893
.sym 33792 $abc$36366$n6483
.sym 33793 basesoc_timer0_load_storage[1]
.sym 33794 basesoc_timer0_value[0]
.sym 33795 basesoc_timer0_reload_storage[9]
.sym 33798 basesoc_timer0_reload_storage[13]
.sym 33799 basesoc_timer0_value[1]
.sym 33800 basesoc_timer0_reload_storage[12]
.sym 33801 $abc$36366$n3303
.sym 33804 basesoc_timer0_eventmanager_status_w
.sym 33806 basesoc_timer0_load_storage[4]
.sym 33809 $abc$36366$n3292
.sym 33810 basesoc_timer0_load_storage[13]
.sym 33811 $abc$36366$n3294
.sym 33812 $abc$36366$n5155
.sym 33813 basesoc_timer0_en_storage
.sym 33815 basesoc_timer0_reload_storage[1]
.sym 33818 sys_rst
.sym 33822 $abc$36366$n3294
.sym 33823 $abc$36366$n3303
.sym 33824 basesoc_timer0_reload_storage[13]
.sym 33825 basesoc_timer0_load_storage[13]
.sym 33828 basesoc_timer0_en_storage
.sym 33829 sys_rst
.sym 33830 basesoc_timer0_value[0]
.sym 33835 basesoc_timer0_en_storage
.sym 33836 basesoc_timer0_load_storage[1]
.sym 33837 $abc$36366$n5155
.sym 33840 $abc$36366$n6483
.sym 33841 basesoc_timer0_reload_storage[12]
.sym 33843 basesoc_timer0_eventmanager_status_w
.sym 33852 $abc$36366$n3303
.sym 33853 basesoc_timer0_reload_storage[12]
.sym 33854 basesoc_timer0_load_storage[4]
.sym 33855 $abc$36366$n3292
.sym 33858 $abc$36366$n3292
.sym 33859 basesoc_timer0_load_storage[1]
.sym 33860 basesoc_timer0_reload_storage[9]
.sym 33861 $abc$36366$n3303
.sym 33864 basesoc_timer0_value[1]
.sym 33865 basesoc_timer0_eventmanager_status_w
.sym 33866 basesoc_timer0_reload_storage[1]
.sym 33868 $abc$36366$n2893
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33873 $abc$36366$n6453
.sym 33874 $abc$36366$n6456
.sym 33875 $abc$36366$n6459
.sym 33876 $abc$36366$n6462
.sym 33877 $abc$36366$n6465
.sym 33878 $abc$36366$n6468
.sym 33882 $abc$36366$n2819
.sym 33883 $abc$36366$n5006
.sym 33884 array_muxed1[19]
.sym 33886 $abc$36366$n2865
.sym 33887 basesoc_timer0_load_storage[12]
.sym 33888 array_muxed2[2]
.sym 33889 basesoc_timer0_load_storage[1]
.sym 33891 array_muxed1[21]
.sym 33892 $abc$36366$n2873
.sym 33893 adr[0]
.sym 33894 basesoc_timer0_reload_storage[13]
.sym 33895 $PACKER_VCC_NET
.sym 33896 basesoc_timer0_reload_storage[2]
.sym 33898 $abc$36366$n3294
.sym 33899 basesoc_timer0_reload_storage[2]
.sym 33901 basesoc_timer0_value[9]
.sym 33902 $PACKER_VCC_NET
.sym 33903 basesoc_timer0_value[13]
.sym 33904 $abc$36366$n2926
.sym 33905 array_muxed1[23]
.sym 33912 $abc$36366$n3296
.sym 33914 $abc$36366$n3294
.sym 33915 basesoc_timer0_load_storage[17]
.sym 33916 basesoc_timer0_en_storage
.sym 33917 basesoc_timer0_reload_storage[4]
.sym 33918 basesoc_timer0_value_status[4]
.sym 33919 basesoc_timer0_load_storage[12]
.sym 33920 basesoc_timer0_value_status[1]
.sym 33922 basesoc_timer0_eventmanager_status_w
.sym 33924 basesoc_timer0_load_storage[4]
.sym 33925 $abc$36366$n5209_1
.sym 33926 $abc$36366$n4970
.sym 33927 $abc$36366$n5161_1
.sym 33929 basesoc_timer0_load_storage[28]
.sym 33931 basesoc_timer0_load_storage[20]
.sym 33932 $abc$36366$n6459
.sym 33933 $abc$36366$n3296
.sym 33938 $abc$36366$n4959_1
.sym 33939 $abc$36366$n3306
.sym 33941 basesoc_timer0_reload_storage[17]
.sym 33942 $abc$36366$n4971_1
.sym 33943 basesoc_timer0_load_storage[9]
.sym 33945 $abc$36366$n3294
.sym 33946 basesoc_timer0_load_storage[20]
.sym 33947 $abc$36366$n3296
.sym 33948 basesoc_timer0_load_storage[12]
.sym 33951 basesoc_timer0_load_storage[4]
.sym 33952 $abc$36366$n5161_1
.sym 33954 basesoc_timer0_en_storage
.sym 33957 basesoc_timer0_reload_storage[17]
.sym 33958 $abc$36366$n4970
.sym 33959 $abc$36366$n3306
.sym 33960 $abc$36366$n4971_1
.sym 33964 $abc$36366$n5209_1
.sym 33965 basesoc_timer0_load_storage[28]
.sym 33966 basesoc_timer0_en_storage
.sym 33969 basesoc_timer0_value_status[4]
.sym 33972 $abc$36366$n4959_1
.sym 33975 $abc$36366$n3296
.sym 33976 $abc$36366$n3294
.sym 33977 basesoc_timer0_load_storage[17]
.sym 33978 basesoc_timer0_load_storage[9]
.sym 33982 $abc$36366$n4959_1
.sym 33984 basesoc_timer0_value_status[1]
.sym 33987 basesoc_timer0_eventmanager_status_w
.sym 33989 basesoc_timer0_reload_storage[4]
.sym 33990 $abc$36366$n6459
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33994 $abc$36366$n6471
.sym 33995 $abc$36366$n6474
.sym 33996 $abc$36366$n6477
.sym 33997 $abc$36366$n6480
.sym 33998 $abc$36366$n6483
.sym 33999 $abc$36366$n6486
.sym 34000 $abc$36366$n6489
.sym 34001 $abc$36366$n6492
.sym 34006 $abc$36366$n5001_1
.sym 34007 array_muxed1[31]
.sym 34008 basesoc_timer0_eventmanager_status_w
.sym 34009 $abc$36366$n6456
.sym 34010 basesoc_timer0_value[4]
.sym 34011 basesoc_timer0_load_storage[17]
.sym 34012 basesoc_timer0_value[3]
.sym 34013 array_muxed1[26]
.sym 34014 basesoc_timer0_value_status[4]
.sym 34015 basesoc_timer0_value[7]
.sym 34016 array_muxed0[12]
.sym 34017 $abc$36366$n4962_1
.sym 34018 $abc$36366$n2923
.sym 34019 basesoc_timer0_reload_storage[20]
.sym 34020 $abc$36366$n2968
.sym 34021 basesoc_timer0_value[28]
.sym 34022 adr[0]
.sym 34024 $abc$36366$n4959_1
.sym 34025 $abc$36366$n4962_1
.sym 34026 basesoc_timer0_value[15]
.sym 34027 basesoc_timer0_load_storage[20]
.sym 34029 basesoc_timer0_load_storage[9]
.sym 34035 basesoc_timer0_reload_storage[20]
.sym 34039 basesoc_timer0_value[16]
.sym 34040 basesoc_timer0_value[8]
.sym 34041 basesoc_timer0_value_status[16]
.sym 34042 $abc$36366$n4959_1
.sym 34045 $abc$36366$n4997
.sym 34046 basesoc_timer0_value_status[8]
.sym 34047 $abc$36366$n4998_1
.sym 34048 basesoc_timer0_value[0]
.sym 34049 $abc$36366$n4962_1
.sym 34050 basesoc_timer0_value_status[0]
.sym 34053 $abc$36366$n3306
.sym 34058 $abc$36366$n3294
.sym 34060 basesoc_timer0_load_storage[8]
.sym 34061 $abc$36366$n4961
.sym 34062 $abc$36366$n2881
.sym 34063 basesoc_timer0_value[13]
.sym 34066 basesoc_timer0_value[20]
.sym 34068 basesoc_timer0_value_status[0]
.sym 34069 $abc$36366$n3294
.sym 34070 basesoc_timer0_load_storage[8]
.sym 34071 $abc$36366$n4959_1
.sym 34074 $abc$36366$n4998_1
.sym 34075 basesoc_timer0_reload_storage[20]
.sym 34076 $abc$36366$n4997
.sym 34077 $abc$36366$n3306
.sym 34080 basesoc_timer0_value[20]
.sym 34086 basesoc_timer0_value[8]
.sym 34093 basesoc_timer0_value[13]
.sym 34098 $abc$36366$n4962_1
.sym 34099 basesoc_timer0_value_status[8]
.sym 34100 $abc$36366$n4961
.sym 34101 basesoc_timer0_value_status[16]
.sym 34104 basesoc_timer0_value[16]
.sym 34113 basesoc_timer0_value[0]
.sym 34114 $abc$36366$n2881
.sym 34115 clk12_$glb_clk
.sym 34116 sys_rst_$glb_sr
.sym 34117 $abc$36366$n6495
.sym 34118 $abc$36366$n6498
.sym 34119 $abc$36366$n6501
.sym 34120 $abc$36366$n6504
.sym 34121 $abc$36366$n6507
.sym 34122 $abc$36366$n6510
.sym 34123 $abc$36366$n6513
.sym 34124 $abc$36366$n6516
.sym 34129 adr[1]
.sym 34130 basesoc_timer0_value[14]
.sym 34131 $abc$36366$n3309
.sym 34132 $abc$36366$n3300
.sym 34133 basesoc_dat_w[1]
.sym 34134 $abc$36366$n2871
.sym 34135 basesoc_timer0_value[16]
.sym 34136 $abc$36366$n3296
.sym 34138 basesoc_dat_w[3]
.sym 34139 adr[1]
.sym 34140 $abc$36366$n6477
.sym 34141 array_muxed1[18]
.sym 34143 $abc$36366$n5005_1
.sym 34145 basesoc_timer0_en_storage
.sym 34146 $abc$36366$n3298
.sym 34149 $abc$36366$n5002_1
.sym 34151 $abc$36366$n3298
.sym 34152 basesoc_timer0_value[20]
.sym 34158 basesoc_timer0_value[17]
.sym 34159 $abc$36366$n4973
.sym 34161 $abc$36366$n5005_1
.sym 34162 basesoc_timer0_value_status[13]
.sym 34163 basesoc_timer0_value[25]
.sym 34164 basesoc_timer0_reload_storage[20]
.sym 34165 $abc$36366$n4961
.sym 34166 $abc$36366$n4958
.sym 34167 $abc$36366$n3309
.sym 34169 $abc$36366$n2881
.sym 34170 $abc$36366$n4969_1
.sym 34171 $abc$36366$n5006
.sym 34172 basesoc_timer0_eventmanager_status_w
.sym 34173 $abc$36366$n4957_1
.sym 34174 basesoc_timer0_value_status[17]
.sym 34175 $abc$36366$n4972_1
.sym 34177 $abc$36366$n3298
.sym 34178 $abc$36366$n6507
.sym 34185 $abc$36366$n4962_1
.sym 34186 basesoc_timer0_value[31]
.sym 34187 basesoc_timer0_reload_storage[25]
.sym 34189 basesoc_timer0_load_storage[24]
.sym 34193 basesoc_timer0_value[17]
.sym 34197 $abc$36366$n4973
.sym 34198 $abc$36366$n4962_1
.sym 34200 basesoc_timer0_value_status[17]
.sym 34203 $abc$36366$n3309
.sym 34204 $abc$36366$n4972_1
.sym 34205 basesoc_timer0_reload_storage[25]
.sym 34206 $abc$36366$n4969_1
.sym 34209 basesoc_timer0_value[25]
.sym 34215 $abc$36366$n6507
.sym 34217 basesoc_timer0_reload_storage[20]
.sym 34218 basesoc_timer0_eventmanager_status_w
.sym 34221 $abc$36366$n4958
.sym 34222 basesoc_timer0_load_storage[24]
.sym 34223 $abc$36366$n3298
.sym 34224 $abc$36366$n4957_1
.sym 34230 basesoc_timer0_value[31]
.sym 34233 $abc$36366$n5005_1
.sym 34234 $abc$36366$n5006
.sym 34235 $abc$36366$n4961
.sym 34236 basesoc_timer0_value_status[13]
.sym 34237 $abc$36366$n2881
.sym 34238 clk12_$glb_clk
.sym 34239 sys_rst_$glb_sr
.sym 34240 $abc$36366$n6519
.sym 34241 $abc$36366$n6522
.sym 34242 $abc$36366$n6525
.sym 34243 $abc$36366$n6528
.sym 34244 $abc$36366$n6531
.sym 34245 $abc$36366$n6534
.sym 34246 $abc$36366$n6537
.sym 34247 $abc$36366$n6540
.sym 34252 $abc$36366$n5007
.sym 34253 basesoc_timer0_reload_storage[23]
.sym 34254 $abc$36366$n4956_1
.sym 34255 basesoc_timer0_reload_storage[27]
.sym 34257 basesoc_timer0_value[23]
.sym 34258 $abc$36366$n4954_1
.sym 34259 basesoc_timer0_reload_storage[23]
.sym 34262 basesoc_timer0_value[17]
.sym 34263 $abc$36366$n3309
.sym 34264 array_muxed0[14]
.sym 34265 basesoc_timer0_load_storage[31]
.sym 34267 basesoc_timer0_value[0]
.sym 34272 basesoc_timer0_value[31]
.sym 34274 $abc$36366$n6516
.sym 34275 basesoc_timer0_load_storage[24]
.sym 34282 basesoc_timer0_eventmanager_status_w
.sym 34284 basesoc_timer0_load_storage[25]
.sym 34285 $abc$36366$n3290
.sym 34288 $abc$36366$n4995_1
.sym 34290 $abc$36366$n4961
.sym 34291 $abc$36366$n4968_1
.sym 34292 $abc$36366$n5001_1
.sym 34293 $abc$36366$n5193_1
.sym 34295 basesoc_timer0_value_status[9]
.sym 34296 $abc$36366$n4975_1
.sym 34297 basesoc_timer0_load_storage[20]
.sym 34298 $abc$36366$n6522
.sym 34299 $abc$36366$n5203_1
.sym 34301 $abc$36366$n4974_1
.sym 34302 $abc$36366$n3290
.sym 34303 basesoc_timer0_reload_storage[25]
.sym 34305 basesoc_timer0_en_storage
.sym 34306 $abc$36366$n3298
.sym 34307 basesoc_timer0_reload_storage[27]
.sym 34308 $abc$36366$n6528
.sym 34309 $abc$36366$n5002_1
.sym 34310 basesoc_timer0_load_storage[27]
.sym 34312 $abc$36366$n5207
.sym 34314 $abc$36366$n5207
.sym 34315 basesoc_timer0_en_storage
.sym 34316 basesoc_timer0_load_storage[27]
.sym 34320 $abc$36366$n3290
.sym 34321 $abc$36366$n4975_1
.sym 34322 $abc$36366$n4968_1
.sym 34323 $abc$36366$n4974_1
.sym 34326 basesoc_timer0_reload_storage[25]
.sym 34327 basesoc_timer0_eventmanager_status_w
.sym 34329 $abc$36366$n6522
.sym 34332 basesoc_timer0_en_storage
.sym 34334 $abc$36366$n5193_1
.sym 34335 basesoc_timer0_load_storage[20]
.sym 34338 $abc$36366$n3298
.sym 34339 basesoc_timer0_load_storage[25]
.sym 34340 $abc$36366$n4961
.sym 34341 basesoc_timer0_value_status[9]
.sym 34344 basesoc_timer0_en_storage
.sym 34345 $abc$36366$n5203_1
.sym 34346 basesoc_timer0_load_storage[25]
.sym 34350 $abc$36366$n3290
.sym 34351 $abc$36366$n5002_1
.sym 34352 $abc$36366$n5001_1
.sym 34353 $abc$36366$n4995_1
.sym 34356 basesoc_timer0_reload_storage[27]
.sym 34358 basesoc_timer0_eventmanager_status_w
.sym 34359 $abc$36366$n6528
.sym 34361 clk12_$glb_clk
.sym 34362 sys_rst_$glb_sr
.sym 34363 $abc$36366$n4978_1
.sym 34364 $abc$36366$n5205_1
.sym 34365 basesoc_timer0_value[31]
.sym 34366 $abc$36366$n5215_1
.sym 34367 $abc$36366$n4979
.sym 34368 basesoc_timer0_value[26]
.sym 34369 $abc$36366$n5201
.sym 34370 basesoc_timer0_value[24]
.sym 34375 basesoc_timer0_value[27]
.sym 34376 $abc$36366$n2881
.sym 34377 basesoc_timer0_value[25]
.sym 34378 basesoc_timer0_value[30]
.sym 34381 $abc$36366$n2869
.sym 34383 basesoc_timer0_reload_storage[20]
.sym 34384 array_muxed1[24]
.sym 34385 array_muxed1[16]
.sym 34386 $abc$36366$n4961
.sym 34388 $abc$36366$n2851_1
.sym 34391 basesoc_timer0_reload_storage[2]
.sym 34392 $abc$36366$n2926
.sym 34393 basesoc_timer0_reload_storage[26]
.sym 34397 array_muxed1[23]
.sym 34405 basesoc_timer0_load_storage[0]
.sym 34406 basesoc_timer0_value_status[29]
.sym 34408 basesoc_timer0_eventmanager_status_w
.sym 34411 basesoc_timer0_en_storage
.sym 34412 basesoc_timer0_reload_storage[29]
.sym 34413 basesoc_timer0_load_storage[29]
.sym 34416 $abc$36366$n3298
.sym 34417 $abc$36366$n6534
.sym 34418 $abc$36366$n5211_1
.sym 34419 basesoc_timer0_value[0]
.sym 34421 $PACKER_VCC_NET
.sym 34425 basesoc_timer0_reload_storage[0]
.sym 34428 $abc$36366$n4954_1
.sym 34432 $abc$36366$n6447
.sym 34433 $abc$36366$n5153
.sym 34443 $abc$36366$n3298
.sym 34444 basesoc_timer0_value_status[29]
.sym 34445 $abc$36366$n4954_1
.sym 34446 basesoc_timer0_load_storage[29]
.sym 34455 $abc$36366$n5211_1
.sym 34456 basesoc_timer0_load_storage[29]
.sym 34457 basesoc_timer0_en_storage
.sym 34463 basesoc_timer0_value[0]
.sym 34464 $PACKER_VCC_NET
.sym 34467 $abc$36366$n6447
.sym 34469 basesoc_timer0_reload_storage[0]
.sym 34470 basesoc_timer0_eventmanager_status_w
.sym 34473 basesoc_timer0_eventmanager_status_w
.sym 34475 $abc$36366$n6534
.sym 34476 basesoc_timer0_reload_storage[29]
.sym 34479 basesoc_timer0_load_storage[0]
.sym 34480 $abc$36366$n5153
.sym 34481 basesoc_timer0_en_storage
.sym 34484 clk12_$glb_clk
.sym 34485 sys_rst_$glb_sr
.sym 34486 basesoc_timer0_load_storage[31]
.sym 34489 basesoc_timer0_load_storage[26]
.sym 34491 basesoc_timer0_load_storage[24]
.sym 34498 $abc$36366$n5
.sym 34499 $abc$36366$n3309
.sym 34500 basesoc_dat_w[5]
.sym 34502 basesoc_timer0_value_status[29]
.sym 34503 $abc$36366$n3300
.sym 34504 $abc$36366$n3290
.sym 34506 $abc$36366$n3289
.sym 34509 basesoc_timer0_load_storage[0]
.sym 34511 $abc$36366$n2898_1
.sym 34512 $abc$36366$n2792
.sym 34514 adr[0]
.sym 34515 $abc$36366$n2923
.sym 34517 $abc$36366$n2968
.sym 34518 $abc$36366$n2717
.sym 34521 $abc$36366$n2957
.sym 34527 $abc$36366$n3215
.sym 34529 $abc$36366$n2869
.sym 34530 basesoc_we
.sym 34535 sys_rst
.sym 34536 $abc$36366$n3236
.sym 34541 basesoc_dat_w[5]
.sym 34560 $abc$36366$n3215
.sym 34561 sys_rst
.sym 34562 $abc$36366$n3236
.sym 34563 basesoc_we
.sym 34566 basesoc_dat_w[5]
.sym 34606 $abc$36366$n2869
.sym 34607 clk12_$glb_clk
.sym 34608 sys_rst_$glb_sr
.sym 34609 $abc$36366$n3263
.sym 34610 $abc$36366$n6270
.sym 34613 $abc$36366$n2719
.sym 34615 $abc$36366$n2798
.sym 34621 $abc$36366$n3215
.sym 34622 $abc$36366$n3236
.sym 34624 basesoc_dat_w[1]
.sym 34626 $abc$36366$n2715
.sym 34627 basesoc_dat_w[3]
.sym 34628 basesoc_dat_w[7]
.sym 34630 $abc$36366$n3264
.sym 34632 $abc$36366$n7
.sym 34633 basesoc_ctrl_reset_reset_r
.sym 34634 sys_rst
.sym 34635 $abc$36366$n2956_1
.sym 34637 interface4_bank_bus_dat_r[0]
.sym 34641 $abc$36366$n3215
.sym 34642 $abc$36366$n2852
.sym 34643 spiflash_bus_dat_r[18]
.sym 34644 array_muxed1[18]
.sym 34650 basesoc_uart_eventmanager_status_w[0]
.sym 34651 basesoc_uart_rx_fifo_readable
.sym 34652 $abc$36366$n3215
.sym 34655 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 34656 adr[2]
.sym 34657 $abc$36366$n5529
.sym 34658 $abc$36366$n2851_1
.sym 34659 $abc$36366$n4941_1
.sym 34661 $abc$36366$n5530_1
.sym 34662 $abc$36366$n5528
.sym 34664 adr[0]
.sym 34666 $abc$36366$n3263
.sym 34668 $abc$36366$n5532
.sym 34670 adr[1]
.sym 34672 basesoc_uart_eventmanager_storage[1]
.sym 34676 $abc$36366$n3264
.sym 34678 adr[2]
.sym 34683 basesoc_uart_eventmanager_status_w[0]
.sym 34685 $abc$36366$n3263
.sym 34686 $abc$36366$n2851_1
.sym 34695 basesoc_uart_eventmanager_storage[1]
.sym 34696 basesoc_uart_rx_fifo_readable
.sym 34697 adr[1]
.sym 34698 adr[2]
.sym 34701 basesoc_uart_rx_fifo_readable
.sym 34702 basesoc_uart_eventmanager_status_w[0]
.sym 34703 $abc$36366$n5528
.sym 34704 $abc$36366$n3215
.sym 34707 $abc$36366$n4941_1
.sym 34708 $abc$36366$n3264
.sym 34709 $abc$36366$n5532
.sym 34710 adr[0]
.sym 34714 basesoc_uart_eventmanager_status_w[0]
.sym 34719 adr[2]
.sym 34720 $abc$36366$n3264
.sym 34721 $abc$36366$n5530_1
.sym 34722 $abc$36366$n5529
.sym 34725 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 34726 adr[1]
.sym 34727 $abc$36366$n5528
.sym 34728 adr[2]
.sym 34730 clk12_$glb_clk
.sym 34731 sys_rst_$glb_sr
.sym 34732 spiflash_bus_dat_r[19]
.sym 34733 spiflash_bus_dat_r[21]
.sym 34734 spiflash_bus_dat_r[17]
.sym 34735 spiflash_bus_dat_r[18]
.sym 34736 spiflash_bus_dat_r[16]
.sym 34737 spiflash_bus_dat_r[20]
.sym 34739 $abc$36366$n2956_1
.sym 34744 basesoc_uart_tx_fifo_wrport_we
.sym 34746 $abc$36366$n3251
.sym 34748 $abc$36366$n3218
.sym 34749 $abc$36366$n2851_1
.sym 34752 adr[2]
.sym 34754 basesoc_uart_eventmanager_status_w[0]
.sym 34755 $PACKER_VCC_NET
.sym 34756 array_muxed0[14]
.sym 34758 $abc$36366$n3245
.sym 34760 $abc$36366$n2719
.sym 34762 $abc$36366$n2973_1
.sym 34763 $abc$36366$n2729
.sym 34764 adr[2]
.sym 34765 $abc$36366$n3264
.sym 34767 basesoc_we
.sym 34774 adr[2]
.sym 34776 basesoc_uart_eventmanager_storage[1]
.sym 34777 adr[2]
.sym 34778 basesoc_uart_tx_old_trigger
.sym 34780 basesoc_we
.sym 34781 $abc$36366$n3263
.sym 34784 $abc$36366$n2792
.sym 34785 basesoc_uart_eventmanager_storage[0]
.sym 34786 adr[0]
.sym 34789 basesoc_uart_eventmanager_pending_w[1]
.sym 34790 adr[2]
.sym 34793 basesoc_ctrl_reset_reset_r
.sym 34794 sys_rst
.sym 34797 $abc$36366$n2791
.sym 34798 $abc$36366$n3236
.sym 34799 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 34800 basesoc_uart_eventmanager_pending_w[0]
.sym 34802 $abc$36366$n2852
.sym 34803 basesoc_uart_eventmanager_status_w[0]
.sym 34804 $abc$36366$n3262
.sym 34807 basesoc_uart_eventmanager_status_w[0]
.sym 34809 basesoc_uart_tx_old_trigger
.sym 34812 adr[2]
.sym 34813 $abc$36366$n2852
.sym 34814 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 34815 basesoc_uart_eventmanager_pending_w[1]
.sym 34818 basesoc_uart_eventmanager_pending_w[0]
.sym 34819 basesoc_uart_eventmanager_storage[0]
.sym 34820 basesoc_uart_eventmanager_pending_w[1]
.sym 34821 basesoc_uart_eventmanager_storage[1]
.sym 34826 $abc$36366$n2791
.sym 34830 basesoc_uart_eventmanager_pending_w[0]
.sym 34831 basesoc_uart_eventmanager_storage[0]
.sym 34832 adr[0]
.sym 34833 adr[2]
.sym 34836 basesoc_we
.sym 34837 $abc$36366$n2852
.sym 34838 sys_rst
.sym 34839 $abc$36366$n3236
.sym 34842 basesoc_ctrl_reset_reset_r
.sym 34843 sys_rst
.sym 34844 $abc$36366$n3262
.sym 34845 $abc$36366$n2791
.sym 34849 adr[2]
.sym 34850 $abc$36366$n3263
.sym 34851 $abc$36366$n2852
.sym 34852 $abc$36366$n2792
.sym 34853 clk12_$glb_clk
.sym 34854 sys_rst_$glb_sr
.sym 34855 $abc$36366$n2962
.sym 34856 $abc$36366$n2973_1
.sym 34857 serial_tx
.sym 34858 $abc$36366$n2952
.sym 34860 $abc$36366$n2925_1
.sym 34864 basesoc_dat_w[4]
.sym 34868 spiflash_bus_dat_r[9]
.sym 34869 $abc$36366$n2721
.sym 34870 $abc$36366$n2948
.sym 34873 adr[2]
.sym 34878 adr[2]
.sym 34880 $abc$36366$n2926
.sym 34882 $abc$36366$n2925_1
.sym 34888 spiflash_miso1
.sym 34890 $abc$36366$n2948
.sym 34904 basesoc_dat_w[1]
.sym 34905 basesoc_ctrl_reset_reset_r
.sym 34914 $abc$36366$n2798
.sym 34947 basesoc_dat_w[1]
.sym 34955 basesoc_ctrl_reset_reset_r
.sym 34975 $abc$36366$n2798
.sym 34976 clk12_$glb_clk
.sym 34977 sys_rst_$glb_sr
.sym 34984 $abc$36366$n4547
.sym 34986 basesoc_picorv327[11]
.sym 34999 slave_sel_r[1]
.sym 35002 $abc$36366$n2818
.sym 35003 $abc$36366$n2898_1
.sym 35004 $abc$36366$n2952
.sym 35005 slave_sel_r[1]
.sym 35007 $abc$36366$n2923
.sym 35008 $abc$36366$n2925_1
.sym 35009 $abc$36366$n2968
.sym 35010 basesoc_picorv323[3]
.sym 35012 $abc$36366$n2902
.sym 35101 $abc$36366$n4387_1
.sym 35102 $abc$36366$n2967
.sym 35106 spiflash_bus_dat_r[25]
.sym 35107 spiflash_bus_dat_r[24]
.sym 35111 picorv32.irq_state[0]
.sym 35112 $abc$36366$n4684_1
.sym 35113 $abc$36366$n4402
.sym 35114 array_muxed0[5]
.sym 35116 basesoc_picorv327[21]
.sym 35117 eventmanager_status_w[2]
.sym 35121 $abc$36366$n3002
.sym 35122 array_muxed0[8]
.sym 35125 $abc$36366$n2904
.sym 35126 $abc$36366$n2952
.sym 35127 $abc$36366$n2956_1
.sym 35129 $abc$36366$n2896
.sym 35131 $abc$36366$n2939
.sym 35132 $abc$36366$n2913
.sym 35135 slave_sel_r[1]
.sym 35136 $abc$36366$n2967
.sym 35142 basesoc_uart_tx_fifo_do_read
.sym 35144 $abc$36366$n2802
.sym 35146 basesoc_uart_phy_sink_ready
.sym 35150 $abc$36366$n2807
.sym 35189 basesoc_uart_tx_fifo_do_read
.sym 35218 basesoc_uart_phy_sink_ready
.sym 35219 $abc$36366$n2807
.sym 35221 $abc$36366$n2802
.sym 35222 clk12_$glb_clk
.sym 35223 sys_rst_$glb_sr
.sym 35224 $abc$36366$n2896
.sym 35225 spiflash_bus_dat_r[31]
.sym 35226 $abc$36366$n2897
.sym 35227 $abc$36366$n2900
.sym 35228 $abc$36366$n2901
.sym 35229 $abc$36366$n2905_1
.sym 35230 $abc$36366$n2904
.sym 35231 spiflash_bus_dat_r[26]
.sym 35232 $abc$36366$n2807
.sym 35234 $abc$36366$n4862
.sym 35245 basesoc_picorv323[1]
.sym 35250 $abc$36366$n3829_1
.sym 35252 $abc$36366$n3688_1
.sym 35254 $abc$36366$n2973_1
.sym 35255 $abc$36366$n3688_1
.sym 35257 $abc$36366$n2896
.sym 35258 basesoc_picorv327[0]
.sym 35267 $abc$36366$n2821
.sym 35268 $abc$36366$n2910
.sym 35269 slave_sel_r[1]
.sym 35272 spiflash_bus_dat_r[28]
.sym 35273 $abc$36366$n2922
.sym 35275 $abc$36366$n2915
.sym 35276 $abc$36366$n2948
.sym 35277 $abc$36366$n2923
.sym 35281 $abc$36366$n2819
.sym 35283 $abc$36366$n2819
.sym 35288 $abc$36366$n2909
.sym 35293 $abc$36366$n2914
.sym 35295 spiflash_bus_dat_r[27]
.sym 35296 spiflash_bus_dat_r[26]
.sym 35298 spiflash_bus_dat_r[26]
.sym 35300 slave_sel_r[1]
.sym 35304 $abc$36366$n2914
.sym 35305 $abc$36366$n2819
.sym 35306 $abc$36366$n2915
.sym 35307 $abc$36366$n2821
.sym 35310 slave_sel_r[1]
.sym 35311 spiflash_bus_dat_r[28]
.sym 35316 $abc$36366$n2922
.sym 35317 $abc$36366$n2819
.sym 35318 $abc$36366$n2923
.sym 35319 $abc$36366$n2821
.sym 35324 slave_sel_r[1]
.sym 35325 spiflash_bus_dat_r[27]
.sym 35328 $abc$36366$n2910
.sym 35329 $abc$36366$n2819
.sym 35330 $abc$36366$n2909
.sym 35331 $abc$36366$n2821
.sym 35334 spiflash_bus_dat_r[26]
.sym 35340 spiflash_bus_dat_r[27]
.sym 35344 $abc$36366$n2948
.sym 35345 clk12_$glb_clk
.sym 35346 sys_rst_$glb_sr
.sym 35347 picorv32.mem_rdata_latched[8]
.sym 35349 $abc$36366$n4682
.sym 35350 $abc$36366$n4681_1
.sym 35351 $abc$36366$n4747
.sym 35352 $abc$36366$n4680
.sym 35353 picorv32.mem_rdata_q[8]
.sym 35354 $abc$36366$n4748_1
.sym 35355 $abc$36366$n2819
.sym 35356 $abc$36366$n4533_1
.sym 35357 $abc$36366$n4886_1
.sym 35358 $abc$36366$n2819
.sym 35360 $abc$36366$n4604
.sym 35361 $PACKER_GND_NET
.sym 35362 $abc$36366$n2821
.sym 35363 $abc$36366$n2821
.sym 35367 $abc$36366$n2921
.sym 35369 basesoc_picorv323[3]
.sym 35373 $abc$36366$n2900
.sym 35376 eventmanager_status_w[2]
.sym 35378 $abc$36366$n2908
.sym 35380 picorv32.mem_rdata_latched[8]
.sym 35382 $abc$36366$n2925_1
.sym 35398 $abc$36366$n2918_1
.sym 35399 $abc$36366$n2919_1
.sym 35416 $abc$36366$n2821
.sym 35419 $abc$36366$n2819
.sym 35433 $abc$36366$n2919_1
.sym 35434 $abc$36366$n2918_1
.sym 35435 $abc$36366$n2819
.sym 35436 $abc$36366$n2821
.sym 35470 picorv32.mem_rdata_q[21]
.sym 35471 $abc$36366$n4754_1
.sym 35472 picorv32.mem_rdata_latched[9]
.sym 35473 $abc$36366$n4689
.sym 35474 picorv32.reg_out[8]
.sym 35475 picorv32.mem_rdata_latched[21]
.sym 35476 $abc$36366$n4688
.sym 35477 $abc$36366$n4690_1
.sym 35479 $abc$36366$n4699_1
.sym 35481 picorv32.cpuregs_wrdata[31]
.sym 35485 $abc$36366$n2921
.sym 35486 $abc$36366$n2859
.sym 35487 array_muxed0[6]
.sym 35488 $abc$36366$n2917
.sym 35489 array_muxed0[4]
.sym 35491 $abc$36366$n3002
.sym 35494 $abc$36366$n5511_1
.sym 35495 $abc$36366$n2900
.sym 35496 $abc$36366$n2925_1
.sym 35497 $abc$36366$n4802_1
.sym 35498 $abc$36366$n4863
.sym 35500 $abc$36366$n4680
.sym 35501 $abc$36366$n2952
.sym 35502 $abc$36366$n4504
.sym 35505 picorv32.latched_is_lu
.sym 35511 $abc$36366$n4411
.sym 35512 picorv32.latched_is_lu
.sym 35513 $abc$36366$n2917
.sym 35516 $abc$36366$n4472
.sym 35517 $abc$36366$n2921
.sym 35520 picorv32.mem_wordsize[0]
.sym 35528 $abc$36366$n4504
.sym 35532 picorv32.mem_rdata_latched[21]
.sym 35536 $abc$36366$n3731
.sym 35538 $abc$36366$n2908
.sym 35544 $abc$36366$n4411
.sym 35545 $abc$36366$n4504
.sym 35546 $abc$36366$n3731
.sym 35547 $abc$36366$n4472
.sym 35550 picorv32.mem_rdata_latched[21]
.sym 35556 picorv32.mem_wordsize[0]
.sym 35557 picorv32.latched_is_lu
.sym 35558 $abc$36366$n2917
.sym 35562 picorv32.latched_is_lu
.sym 35563 picorv32.mem_wordsize[0]
.sym 35565 $abc$36366$n2908
.sym 35580 $abc$36366$n2921
.sym 35581 picorv32.latched_is_lu
.sym 35582 picorv32.mem_wordsize[0]
.sym 35590 $abc$36366$n3006_$glb_ce
.sym 35591 clk12_$glb_clk
.sym 35593 $abc$36366$n4808_1
.sym 35594 picorv32.mem_rdata_latched[20]
.sym 35595 $abc$36366$n4827
.sym 35596 picorv32.decoded_rd[4]
.sym 35597 picorv32.decoded_rd[1]
.sym 35598 $abc$36366$n4753
.sym 35599 $abc$36366$n4809
.sym 35600 $abc$36366$n4826
.sym 35603 $abc$36366$n4874
.sym 35607 $abc$36366$n4746
.sym 35608 $PACKER_GND_NET
.sym 35610 picorv32.mem_rdata_q[9]
.sym 35614 $abc$36366$n3972_1
.sym 35615 picorv32.mem_rdata_latched[22]
.sym 35616 $abc$36366$n4745_1
.sym 35617 $abc$36366$n2904
.sym 35620 $abc$36366$n4753
.sym 35623 $abc$36366$n2939
.sym 35625 $abc$36366$n2913
.sym 35626 $abc$36366$n4591
.sym 35628 $abc$36366$n2967
.sym 35635 $abc$36366$n4492
.sym 35636 $abc$36366$n4426
.sym 35637 $abc$36366$n4887_1
.sym 35638 $abc$36366$n3731
.sym 35641 picorv32.cpuregs_wrdata[22]
.sym 35644 $abc$36366$n4875
.sym 35646 $abc$36366$n4454
.sym 35647 $abc$36366$n4802_1
.sym 35652 $abc$36366$n4433
.sym 35653 $abc$36366$n4411
.sym 35654 picorv32.cpuregs_wrdata[31]
.sym 35656 $abc$36366$n4745_1
.sym 35657 $abc$36366$n3829_1
.sym 35658 $abc$36366$n4474
.sym 35660 $abc$36366$n4680
.sym 35661 $abc$36366$n4411
.sym 35662 $abc$36366$n4478
.sym 35665 $abc$36366$n4684_1
.sym 35667 $abc$36366$n4433
.sym 35668 $abc$36366$n4478
.sym 35669 $abc$36366$n3731
.sym 35670 $abc$36366$n4411
.sym 35673 $abc$36366$n3829_1
.sym 35674 $abc$36366$n4745_1
.sym 35675 $abc$36366$n4887_1
.sym 35676 $abc$36366$n4802_1
.sym 35679 picorv32.cpuregs_wrdata[31]
.sym 35685 $abc$36366$n4875
.sym 35686 $abc$36366$n4802_1
.sym 35687 $abc$36366$n3829_1
.sym 35688 $abc$36366$n4745_1
.sym 35692 picorv32.cpuregs_wrdata[22]
.sym 35697 $abc$36366$n4492
.sym 35698 $abc$36366$n4411
.sym 35699 $abc$36366$n4454
.sym 35700 $abc$36366$n3731
.sym 35703 $abc$36366$n3731
.sym 35704 $abc$36366$n4411
.sym 35705 $abc$36366$n4426
.sym 35706 $abc$36366$n4474
.sym 35711 $abc$36366$n4680
.sym 35712 $abc$36366$n4684_1
.sym 35714 clk12_$glb_clk
.sym 35716 picorv32.mem_rdata_latched[16]
.sym 35717 picorv32.mem_rdata_q[18]
.sym 35718 $abc$36366$n4893_1
.sym 35719 $abc$36366$n4851
.sym 35720 picorv32.mem_rdata_latched[18]
.sym 35721 picorv32.mem_rdata_latched[24]
.sym 35722 $abc$36366$n4803
.sym 35723 $abc$36366$n4597
.sym 35731 $abc$36366$n3730
.sym 35736 $abc$36366$n3736_1
.sym 35737 picorv32.mem_rdata_latched[20]
.sym 35741 picorv32.mem_rdata_latched[18]
.sym 35742 picorv32.decoded_rd[4]
.sym 35743 $abc$36366$n3829_1
.sym 35744 $abc$36366$n2934
.sym 35745 $abc$36366$n2896
.sym 35746 picorv32.mem_rdata_latched[19]
.sym 35747 picorv32.cpuregs_rs1[9]
.sym 35748 picorv32.alu_out_q[31]
.sym 35749 picorv32.mem_rdata_latched[16]
.sym 35750 $abc$36366$n4826
.sym 35751 $abc$36366$n4745_1
.sym 35757 $abc$36366$n4515
.sym 35758 $abc$36366$n4745_1
.sym 35760 $abc$36366$n3731
.sym 35761 picorv32.decoded_rs2[0]
.sym 35762 $abc$36366$n2934
.sym 35763 $abc$36366$n6183
.sym 35765 $abc$36366$n4445
.sym 35766 picorv32.mem_rdata_latched[20]
.sym 35767 $abc$36366$n3829_1
.sym 35770 $abc$36366$n4863
.sym 35771 $abc$36366$n4524
.sym 35772 $abc$36366$n4802_1
.sym 35775 $abc$36366$n4411
.sym 35776 picorv32.cpuregs_wrdata[25]
.sym 35780 $abc$36366$n4597
.sym 35783 $abc$36366$n4591
.sym 35787 $abc$36366$n6223
.sym 35788 $abc$36366$n4486
.sym 35793 picorv32.cpuregs_wrdata[25]
.sym 35796 $abc$36366$n4597
.sym 35802 picorv32.mem_rdata_latched[20]
.sym 35803 $abc$36366$n2934
.sym 35804 picorv32.decoded_rs2[0]
.sym 35808 $abc$36366$n3731
.sym 35809 $abc$36366$n4515
.sym 35810 $abc$36366$n6223
.sym 35811 $abc$36366$n4411
.sym 35817 $abc$36366$n4591
.sym 35820 $abc$36366$n3731
.sym 35821 $abc$36366$n4411
.sym 35822 $abc$36366$n4524
.sym 35823 $abc$36366$n6183
.sym 35826 $abc$36366$n4486
.sym 35827 $abc$36366$n3731
.sym 35828 $abc$36366$n4411
.sym 35829 $abc$36366$n4445
.sym 35832 $abc$36366$n4745_1
.sym 35833 $abc$36366$n4802_1
.sym 35834 $abc$36366$n3829_1
.sym 35835 $abc$36366$n4863
.sym 35837 clk12_$glb_clk
.sym 35839 $abc$36366$n4892_1
.sym 35840 $abc$36366$n4881_1
.sym 35841 picorv32.reg_out[9]
.sym 35842 $abc$36366$n4801
.sym 35843 $abc$36366$n4869
.sym 35844 $abc$36366$n4857
.sym 35845 $abc$36366$n4880_1
.sym 35846 $abc$36366$n4820
.sym 35851 $abc$36366$n3748
.sym 35854 picorv32.is_slli_srli_srai
.sym 35855 picorv32.decoded_rs2[3]
.sym 35856 $abc$36366$n4597
.sym 35857 $abc$36366$n2821
.sym 35859 $abc$36366$n3758
.sym 35860 $abc$36366$n4802_1
.sym 35862 picorv32.mem_rdata_latched[15]
.sym 35863 eventmanager_status_w[2]
.sym 35864 $abc$36366$n4603
.sym 35865 $abc$36366$n4851
.sym 35866 picorv32.alu_out_q[27]
.sym 35867 $abc$36366$n4524
.sym 35868 $abc$36366$n3892_1
.sym 35869 $PACKER_GND_NET
.sym 35870 picorv32.cpuregs_wrdata[14]
.sym 35871 picorv32.latched_rd[2]
.sym 35872 picorv32.cpuregs_wrdata[31]
.sym 35873 picorv32.latched_rd[0]
.sym 35874 picorv32.cpuregs_wrdata[13]
.sym 35881 picorv32.cpuregs_wrdata[13]
.sym 35884 picorv32.mem_rdata_latched[17]
.sym 35886 picorv32.cpuregs_wrdata[14]
.sym 35889 picorv32.cpuregs_wrdata[12]
.sym 35892 $abc$36366$n4510
.sym 35894 $abc$36366$n3864
.sym 35897 $abc$36366$n6178
.sym 35898 $abc$36366$n6253
.sym 35899 picorv32.decoded_rs1[2]
.sym 35900 $abc$36366$n3006
.sym 35902 $abc$36366$n6177
.sym 35903 $abc$36366$n4607
.sym 35904 $abc$36366$n3731
.sym 35907 $abc$36366$n4411
.sym 35908 picorv32.cpuregs_wrdata[6]
.sym 35914 picorv32.cpuregs_wrdata[13]
.sym 35920 picorv32.cpuregs_wrdata[12]
.sym 35925 $abc$36366$n6253
.sym 35926 $abc$36366$n3731
.sym 35927 $abc$36366$n4411
.sym 35928 $abc$36366$n4510
.sym 35931 $abc$36366$n4607
.sym 35939 picorv32.cpuregs_wrdata[14]
.sym 35943 $abc$36366$n3731
.sym 35944 $abc$36366$n6177
.sym 35945 $abc$36366$n6178
.sym 35946 $abc$36366$n4411
.sym 35952 picorv32.cpuregs_wrdata[6]
.sym 35955 picorv32.decoded_rs1[2]
.sym 35956 $abc$36366$n3006
.sym 35957 $abc$36366$n3864
.sym 35958 picorv32.mem_rdata_latched[17]
.sym 35960 clk12_$glb_clk
.sym 35962 picorv32.latched_rd[1]
.sym 35963 $abc$36366$n3148
.sym 35964 picorv32.latched_rd[2]
.sym 35965 picorv32.latched_rd[0]
.sym 35966 $abc$36366$n4850
.sym 35967 $abc$36366$n4868
.sym 35968 picorv32.latched_rd[4]
.sym 35969 $abc$36366$n4856
.sym 35972 $abc$36366$n3803
.sym 35974 $abc$36366$n4703
.sym 35976 picorv32.mem_rdata_q[17]
.sym 35979 picorv32.irq_pending[6]
.sym 35980 $abc$36366$n3760_1
.sym 35981 $abc$36366$n4892_1
.sym 35982 picorv32.reg_out[20]
.sym 35984 $abc$36366$n3740
.sym 35985 picorv32.decoded_imm_uj[17]
.sym 35986 $abc$36366$n4436
.sym 35987 $abc$36366$n4755
.sym 35988 picorv32.cpu_state[2]
.sym 35989 $abc$36366$n4802_1
.sym 35991 picorv32.cpuregs_rs1[14]
.sym 35992 $abc$36366$n4523
.sym 35993 $abc$36366$n207
.sym 35994 picorv32.cpuregs_wrdata[6]
.sym 35995 picorv32.cpuregs_rs1[13]
.sym 35996 $abc$36366$n3147
.sym 36003 picorv32.decoded_rs1[4]
.sym 36005 $abc$36366$n4611
.sym 36007 $abc$36366$n4605
.sym 36011 $abc$36366$n3864
.sym 36012 picorv32.decoded_rs1[0]
.sym 36013 picorv32.mem_rdata_latched[15]
.sym 36014 picorv32.decoded_rs1[2]
.sym 36017 $abc$36366$n4603
.sym 36018 picorv32.mem_rdata_latched[19]
.sym 36019 picorv32.mem_rdata_latched[16]
.sym 36020 $abc$36366$n3006
.sym 36021 picorv32.decoded_rs1[3]
.sym 36022 picorv32.decoded_rs1[1]
.sym 36026 $abc$36366$n3697_1
.sym 36027 picorv32.decoded_rs1[4]
.sym 36028 $abc$36366$n3006
.sym 36030 picorv32.decoded_rs1[1]
.sym 36033 picorv32.decoded_rs1[5]
.sym 36036 $abc$36366$n4611
.sym 36042 $abc$36366$n4603
.sym 36048 picorv32.mem_rdata_latched[19]
.sym 36049 $abc$36366$n3864
.sym 36050 picorv32.decoded_rs1[4]
.sym 36051 $abc$36366$n3006
.sym 36057 $abc$36366$n4605
.sym 36060 $abc$36366$n3006
.sym 36061 $abc$36366$n3864
.sym 36062 picorv32.mem_rdata_latched[16]
.sym 36063 picorv32.decoded_rs1[1]
.sym 36067 picorv32.decoded_rs1[0]
.sym 36068 $abc$36366$n3697_1
.sym 36069 picorv32.decoded_rs1[1]
.sym 36072 $abc$36366$n3006
.sym 36073 picorv32.mem_rdata_latched[15]
.sym 36074 picorv32.decoded_rs1[0]
.sym 36075 $abc$36366$n3864
.sym 36078 picorv32.decoded_rs1[4]
.sym 36079 picorv32.decoded_rs1[3]
.sym 36080 picorv32.decoded_rs1[5]
.sym 36081 picorv32.decoded_rs1[2]
.sym 36083 clk12_$glb_clk
.sym 36085 $abc$36366$n4717_1
.sym 36086 $abc$36366$n3452
.sym 36087 picorv32.cpuregs_wrdata[6]
.sym 36088 $abc$36366$n4716
.sym 36089 $abc$36366$n3451_1
.sym 36090 $abc$36366$n4290_1
.sym 36091 $abc$36366$n4436
.sym 36092 picorv32.reg_out[16]
.sym 36097 picorv32.reg_out[15]
.sym 36098 picorv32.latched_rd[4]
.sym 36099 picorv32.mem_rdata_latched[15]
.sym 36100 picorv32.latched_rd[0]
.sym 36101 $abc$36366$n3149
.sym 36102 picorv32.cpuregs_rs1[7]
.sym 36103 picorv32.cpuregs_rs1[11]
.sym 36104 picorv32.latched_rd[1]
.sym 36105 $abc$36366$n7113
.sym 36106 picorv32.instr_maskirq
.sym 36107 $abc$36366$n3864
.sym 36108 $abc$36366$n7124
.sym 36109 picorv32.cpu_state[0]
.sym 36110 $abc$36366$n3806
.sym 36111 picorv32.reg_next_pc[22]
.sym 36112 picorv32.decoded_imm_uj[15]
.sym 36113 picorv32.decoded_rd[0]
.sym 36114 $abc$36366$n4436
.sym 36115 picorv32.cpuregs_wrdata[1]
.sym 36116 picorv32.cpu_state[0]
.sym 36118 picorv32.cpuregs_wrdata[28]
.sym 36119 $abc$36366$n4718
.sym 36126 $abc$36366$n4510
.sym 36128 $abc$36366$n3070
.sym 36131 $abc$36366$n3696_1
.sym 36132 $abc$36366$n4509
.sym 36134 $abc$36366$n4515
.sym 36135 picorv32.cpuregs_rs1[4]
.sym 36136 $abc$36366$n6178
.sym 36137 $abc$36366$n6222
.sym 36139 $abc$36366$n4524
.sym 36143 $abc$36366$n4427
.sym 36146 $abc$36366$n4514
.sym 36147 $abc$36366$n4290_1
.sym 36148 picorv32.latched_compr
.sym 36150 picorv32.cpuregs_rs1[1]
.sym 36151 $abc$36366$n4427
.sym 36152 $abc$36366$n4523
.sym 36153 $abc$36366$n207
.sym 36155 picorv32.cpuregs_rs1[2]
.sym 36159 $abc$36366$n4510
.sym 36160 $abc$36366$n3696_1
.sym 36161 $abc$36366$n4509
.sym 36162 $abc$36366$n4427
.sym 36165 $abc$36366$n3696_1
.sym 36166 $abc$36366$n4427
.sym 36167 $abc$36366$n4523
.sym 36168 $abc$36366$n4524
.sym 36171 $abc$36366$n4427
.sym 36172 $abc$36366$n4515
.sym 36173 $abc$36366$n4514
.sym 36174 $abc$36366$n3696_1
.sym 36177 $abc$36366$n3696_1
.sym 36178 $abc$36366$n4427
.sym 36179 $abc$36366$n6178
.sym 36180 $abc$36366$n6222
.sym 36183 picorv32.cpuregs_rs1[2]
.sym 36191 picorv32.cpuregs_rs1[1]
.sym 36197 picorv32.cpuregs_rs1[4]
.sym 36202 $abc$36366$n207
.sym 36203 $abc$36366$n4290_1
.sym 36204 picorv32.latched_compr
.sym 36205 $abc$36366$n3070
.sym 36206 clk12_$glb_clk
.sym 36207 $abc$36366$n208_$glb_sr
.sym 36208 $abc$36366$n4755
.sym 36209 picorv32.irq_mask[13]
.sym 36210 $abc$36366$n5525
.sym 36211 $abc$36366$n5522_1
.sym 36212 $abc$36366$n4304_1
.sym 36213 $abc$36366$n5520_1
.sym 36214 $abc$36366$n3450
.sym 36215 picorv32.irq_mask[14]
.sym 36220 picorv32.reg_out[1]
.sym 36221 $abc$36366$n4291_1
.sym 36222 picorv32.irq_mask[1]
.sym 36223 $abc$36366$n3904_1
.sym 36224 picorv32.cpuregs_rs1[6]
.sym 36225 picorv32.reg_out[16]
.sym 36226 picorv32.cpuregs_wrdata[2]
.sym 36227 picorv32.irq_pending[1]
.sym 36228 picorv32.cpuregs_rs1[12]
.sym 36230 picorv32.cpuregs_rs1[0]
.sym 36231 picorv32.reg_out[17]
.sym 36232 picorv32.irq_pending[16]
.sym 36233 picorv32.alu_out_q[31]
.sym 36234 $abc$36366$n4804
.sym 36235 picorv32.latched_branch
.sym 36236 $abc$36366$n3920_1
.sym 36237 picorv32.irq_state[1]
.sym 36238 picorv32.decoded_imm_uj[18]
.sym 36239 picorv32.latched_stalu
.sym 36240 picorv32.irq_state[1]
.sym 36241 $abc$36366$n4703
.sym 36242 $abc$36366$n4354_1
.sym 36243 picorv32.cpuregs_wrdata[22]
.sym 36249 $abc$36366$n3807
.sym 36251 $abc$36366$n4686
.sym 36252 picorv32.cpuregs_rs1[12]
.sym 36253 picorv32.irq_mask[0]
.sym 36256 $abc$36366$n3805
.sym 36257 $abc$36366$n3833_1
.sym 36258 $abc$36366$n208
.sym 36260 picorv32.cpu_state[2]
.sym 36261 picorv32.irq_mask[2]
.sym 36263 picorv32.irq_mask[12]
.sym 36266 picorv32.irq_state[1]
.sym 36268 $abc$36366$n4685
.sym 36269 picorv32.irq_pending[2]
.sym 36270 picorv32.cpuregs_rs1[0]
.sym 36271 picorv32.irq_pending[1]
.sym 36272 picorv32.instr_maskirq
.sym 36273 picorv32.irq_pending[3]
.sym 36274 $abc$36366$n3834
.sym 36275 picorv32.irq_pending[0]
.sym 36276 picorv32.cpu_state[0]
.sym 36277 $abc$36366$n3806_1
.sym 36278 $abc$36366$n3804_1
.sym 36279 $abc$36366$n3450
.sym 36280 picorv32.instr_maskirq
.sym 36282 picorv32.cpu_state[0]
.sym 36283 picorv32.irq_mask[2]
.sym 36285 picorv32.irq_state[1]
.sym 36288 $abc$36366$n3805
.sym 36289 $abc$36366$n3807
.sym 36290 $abc$36366$n3806_1
.sym 36291 $abc$36366$n3804_1
.sym 36294 $abc$36366$n4686
.sym 36295 $abc$36366$n4685
.sym 36296 picorv32.cpu_state[0]
.sym 36297 picorv32.irq_pending[0]
.sym 36300 picorv32.instr_maskirq
.sym 36301 picorv32.irq_mask[0]
.sym 36302 picorv32.cpuregs_rs1[0]
.sym 36303 picorv32.cpu_state[2]
.sym 36306 $abc$36366$n3834
.sym 36308 picorv32.irq_pending[2]
.sym 36309 $abc$36366$n3833_1
.sym 36312 picorv32.irq_mask[12]
.sym 36313 picorv32.cpu_state[2]
.sym 36314 picorv32.cpuregs_rs1[12]
.sym 36315 picorv32.instr_maskirq
.sym 36318 picorv32.cpu_state[0]
.sym 36319 $abc$36366$n3450
.sym 36320 $abc$36366$n208
.sym 36324 picorv32.irq_pending[0]
.sym 36325 picorv32.irq_pending[1]
.sym 36326 picorv32.irq_pending[3]
.sym 36327 picorv32.irq_pending[2]
.sym 36329 clk12_$glb_clk
.sym 36330 $abc$36366$n208_$glb_sr
.sym 36331 picorv32.cpuregs_wrdata[12]
.sym 36332 picorv32.irq_pending[13]
.sym 36333 picorv32.irq_pending[14]
.sym 36334 $abc$36366$n3040
.sym 36335 $abc$36366$n3806_1
.sym 36336 $abc$36366$n3041
.sym 36337 $abc$36366$n4805_1
.sym 36338 $abc$36366$n4804
.sym 36340 $abc$36366$n4114
.sym 36344 basesoc_picorv327[18]
.sym 36345 picorv32.cpuregs_rs1[8]
.sym 36346 $abc$36366$n4080_1
.sym 36348 $abc$36366$n4756
.sym 36349 $abc$36366$n3006
.sym 36352 picorv32.irq_pending[9]
.sym 36353 picorv32.irq_pending[2]
.sym 36354 $abc$36366$n4751_1
.sym 36355 eventmanager_status_w[2]
.sym 36356 picorv32.cpuregs_wrdata[31]
.sym 36357 picorv32.cpuregs_wrdata[14]
.sym 36358 picorv32.irq_pending[29]
.sym 36359 picorv32.alu_out_q[27]
.sym 36360 $abc$36366$n3892_1
.sym 36361 picorv32.cpuregs_wrdata[13]
.sym 36362 $abc$36366$n4324_1
.sym 36364 $abc$36366$n3900_1
.sym 36365 $abc$36366$n3412
.sym 36366 picorv32.irq_mask[5]
.sym 36372 picorv32.irq_mask[2]
.sym 36373 picorv32.irq_pending[4]
.sym 36374 $abc$36366$n4355
.sym 36375 picorv32.irq_pending[21]
.sym 36376 $abc$36366$n7107
.sym 36377 $abc$36366$n4351_1
.sym 36378 $abc$36366$n4471
.sym 36379 $abc$36366$n3696_1
.sym 36380 picorv32.cpu_state[3]
.sym 36381 $abc$36366$n4445
.sym 36382 $abc$36366$n4472
.sym 36383 picorv32.reg_next_pc[22]
.sym 36384 picorv32.irq_pending[2]
.sym 36386 picorv32.irq_mask[21]
.sym 36388 $abc$36366$n4352
.sym 36389 picorv32.cpuregs_rs1[16]
.sym 36390 picorv32.cpu_state[0]
.sym 36391 $abc$36366$n3040
.sym 36394 $abc$36366$n4427
.sym 36396 $abc$36366$n3920_1
.sym 36397 picorv32.irq_state[1]
.sym 36398 picorv32.irq_state[0]
.sym 36399 $abc$36366$n3070
.sym 36400 $abc$36366$n4444
.sym 36401 $abc$36366$n3041
.sym 36402 $abc$36366$n4354_1
.sym 36403 $abc$36366$n2845
.sym 36405 picorv32.irq_state[1]
.sym 36406 picorv32.irq_mask[21]
.sym 36408 picorv32.irq_pending[21]
.sym 36411 $abc$36366$n3696_1
.sym 36412 $abc$36366$n4427
.sym 36413 $abc$36366$n4472
.sym 36414 $abc$36366$n4471
.sym 36420 picorv32.cpuregs_rs1[16]
.sym 36423 $abc$36366$n4354_1
.sym 36424 picorv32.reg_next_pc[22]
.sym 36425 picorv32.irq_state[0]
.sym 36426 $abc$36366$n4355
.sym 36429 $abc$36366$n4427
.sym 36430 $abc$36366$n4444
.sym 36431 $abc$36366$n4445
.sym 36432 $abc$36366$n3696_1
.sym 36435 picorv32.irq_pending[4]
.sym 36436 picorv32.cpu_state[0]
.sym 36437 picorv32.cpu_state[3]
.sym 36438 $abc$36366$n7107
.sym 36441 $abc$36366$n2845
.sym 36442 $abc$36366$n3920_1
.sym 36443 $abc$36366$n4352
.sym 36444 $abc$36366$n4351_1
.sym 36447 $abc$36366$n3040
.sym 36448 picorv32.irq_mask[2]
.sym 36449 picorv32.irq_pending[2]
.sym 36450 $abc$36366$n3041
.sym 36451 $abc$36366$n3070
.sym 36452 clk12_$glb_clk
.sym 36453 $abc$36366$n208_$glb_sr
.sym 36454 picorv32.reg_out[29]
.sym 36455 picorv32.cpuregs_wrdata[13]
.sym 36456 $abc$36366$n4822
.sym 36457 $abc$36366$n4882_1
.sym 36458 picorv32.reg_out[19]
.sym 36459 $abc$36366$n4331_1
.sym 36460 $abc$36366$n4328_1
.sym 36461 picorv32.cpuregs_wrdata[14]
.sym 36466 picorv32.cpu_state[3]
.sym 36467 $abc$36366$n4846
.sym 36468 $abc$36366$n4355
.sym 36470 picorv32.reg_next_pc[6]
.sym 36472 picorv32.reg_pc[22]
.sym 36473 picorv32.cpuregs_wrdata[12]
.sym 36474 picorv32.irq_mask[21]
.sym 36475 $abc$36366$n3066
.sym 36476 picorv32.cpuregs_rs1[25]
.sym 36477 picorv32.reg_pc[2]
.sym 36478 picorv32.reg_out[24]
.sym 36479 picorv32.irq_mask[16]
.sym 36480 $abc$36366$n3147
.sym 36481 picorv32.reg_pc[9]
.sym 36482 $abc$36366$n3412
.sym 36483 picorv32.cpuregs_rs1[25]
.sym 36485 $abc$36366$n207
.sym 36488 $abc$36366$n4247_1
.sym 36489 picorv32.irq_state[0]
.sym 36496 $abc$36366$n4426
.sym 36497 picorv32.irq_mask[16]
.sym 36498 picorv32.irq_mask[19]
.sym 36499 $abc$36366$n4377_1
.sym 36500 picorv32.irq_pending[16]
.sym 36501 basesoc_picorv327[30]
.sym 36502 picorv32.irq_mask[29]
.sym 36505 $abc$36366$n2845
.sym 36506 $abc$36366$n3952_1
.sym 36507 picorv32.cpu_state[4]
.sym 36509 picorv32.irq_pending[19]
.sym 36513 $abc$36366$n3066
.sym 36514 $abc$36366$n4427
.sym 36515 picorv32.irq_state[1]
.sym 36518 picorv32.irq_pending[29]
.sym 36521 $abc$36366$n4378_1
.sym 36524 $abc$36366$n3696_1
.sym 36525 $abc$36366$n3412
.sym 36526 $abc$36366$n4425
.sym 36528 $abc$36366$n3952_1
.sym 36529 $abc$36366$n2845
.sym 36530 $abc$36366$n4377_1
.sym 36531 $abc$36366$n4378_1
.sym 36535 basesoc_picorv327[30]
.sym 36536 picorv32.cpu_state[4]
.sym 36541 picorv32.irq_mask[29]
.sym 36542 picorv32.irq_state[1]
.sym 36543 picorv32.irq_pending[29]
.sym 36546 $abc$36366$n4427
.sym 36547 $abc$36366$n3696_1
.sym 36548 $abc$36366$n4426
.sym 36549 $abc$36366$n4425
.sym 36553 picorv32.irq_mask[19]
.sym 36555 $abc$36366$n3412
.sym 36559 picorv32.irq_mask[16]
.sym 36560 picorv32.irq_pending[16]
.sym 36565 picorv32.irq_pending[16]
.sym 36566 picorv32.irq_mask[16]
.sym 36570 picorv32.irq_pending[19]
.sym 36572 picorv32.irq_mask[19]
.sym 36574 $abc$36366$n3066
.sym 36575 clk12_$glb_clk
.sym 36576 $abc$36366$n208_$glb_sr
.sym 36577 $abc$36366$n4858
.sym 36578 $abc$36366$n4348_1
.sym 36579 $abc$36366$n4327_1
.sym 36580 $abc$36366$n4852
.sym 36581 picorv32.reg_out[27]
.sym 36582 $abc$36366$n6750
.sym 36583 picorv32.reg_out[24]
.sym 36584 picorv32.reg_out[25]
.sym 36586 picorv32.irq_state[0]
.sym 36589 picorv32.reg_next_pc[15]
.sym 36590 $abc$36366$n3908_1
.sym 36591 $abc$36366$n4215_1
.sym 36592 $abc$36366$n3952_1
.sym 36593 picorv32.reg_next_pc[10]
.sym 36594 $abc$36366$n4080_1
.sym 36595 picorv32.cpuregs_rs1[27]
.sym 36596 picorv32.reg_out[29]
.sym 36597 picorv32.cpuregs_rs1[31]
.sym 36598 $abc$36366$n4884_1
.sym 36599 $abc$36366$n4351_1
.sym 36600 $abc$36366$n4824
.sym 36601 $abc$36366$n4330_1
.sym 36602 picorv32.irq_pending[28]
.sym 36603 picorv32.cpuregs_rs1[28]
.sym 36604 picorv32.cpuregs_rs1[31]
.sym 36605 picorv32.decoded_imm_uj[15]
.sym 36606 basesoc_picorv327[31]
.sym 36607 picorv32.reg_next_pc[22]
.sym 36610 picorv32.cpuregs_wrdata[28]
.sym 36611 $abc$36366$n207
.sym 36612 $abc$36366$n4425
.sym 36619 $abc$36366$n3912_1
.sym 36620 $abc$36366$n4865
.sym 36621 picorv32.irq_pending[27]
.sym 36623 $abc$36366$n4866
.sym 36624 picorv32.irq_pending[26]
.sym 36625 $abc$36366$n4345_1
.sym 36627 $abc$36366$n3808
.sym 36628 $abc$36366$n2845
.sym 36629 picorv32.irq_pending[24]
.sym 36630 $abc$36366$n3800
.sym 36631 $abc$36366$n4703
.sym 36632 $abc$36366$n3043
.sym 36633 $abc$36366$n3045
.sym 36634 $abc$36366$n3900_1
.sym 36635 $abc$36366$n4862
.sym 36637 picorv32.cpuregs_rs1[26]
.sym 36639 $abc$36366$n3803
.sym 36640 $abc$36366$n3044
.sym 36641 $abc$36366$n3046
.sym 36643 picorv32.irq_state[1]
.sym 36644 picorv32.irq_pending[25]
.sym 36645 $abc$36366$n3809_1
.sym 36646 picorv32.cpu_state[0]
.sym 36648 $abc$36366$n4346
.sym 36649 $abc$36366$n4864
.sym 36651 $abc$36366$n3045
.sym 36652 $abc$36366$n3043
.sym 36653 $abc$36366$n3044
.sym 36654 $abc$36366$n3046
.sym 36657 $abc$36366$n2845
.sym 36658 picorv32.irq_state[1]
.sym 36659 $abc$36366$n3043
.sym 36660 $abc$36366$n3900_1
.sym 36664 $abc$36366$n4346
.sym 36666 $abc$36366$n4345_1
.sym 36669 picorv32.irq_pending[27]
.sym 36670 picorv32.irq_pending[26]
.sym 36671 picorv32.irq_pending[25]
.sym 36672 picorv32.irq_pending[24]
.sym 36675 $abc$36366$n3809_1
.sym 36676 $abc$36366$n3803
.sym 36677 $abc$36366$n3808
.sym 36678 $abc$36366$n3800
.sym 36681 $abc$36366$n4862
.sym 36682 picorv32.irq_pending[26]
.sym 36683 picorv32.cpu_state[0]
.sym 36684 $abc$36366$n4864
.sym 36687 picorv32.irq_state[1]
.sym 36688 $abc$36366$n3912_1
.sym 36689 $abc$36366$n3045
.sym 36690 $abc$36366$n2845
.sym 36693 picorv32.cpuregs_rs1[26]
.sym 36694 $abc$36366$n4865
.sym 36695 $abc$36366$n4866
.sym 36696 $abc$36366$n4703
.sym 36698 clk12_$glb_clk
.sym 36700 picorv32.irq_mask[25]
.sym 36701 $abc$36366$n4895_1
.sym 36702 $abc$36366$n4339_1
.sym 36703 $abc$36366$n207
.sym 36704 $abc$36366$n4859
.sym 36705 $abc$36366$n4321_1
.sym 36706 $abc$36366$n4330_1
.sym 36707 $abc$36366$n4896_1
.sym 36709 picorv32.reg_pc[7]
.sym 36712 picorv32.cpu_state[0]
.sym 36715 picorv32.irq_pending[27]
.sym 36716 $abc$36366$n2845
.sym 36717 $abc$36366$n4854
.sym 36719 $abc$36366$n4866
.sym 36721 $abc$36366$n4345_1
.sym 36722 $abc$36366$n3799
.sym 36723 $abc$36366$n3904_1
.sym 36724 picorv32.reg_next_pc[17]
.sym 36725 $abc$36366$n6356
.sym 36726 picorv32.alu_out_q[31]
.sym 36727 picorv32.reg_next_pc[18]
.sym 36728 picorv32.reg_out[30]
.sym 36729 picorv32.irq_state[1]
.sym 36730 picorv32.irq_pending[25]
.sym 36731 picorv32.reg_out[26]
.sym 36732 picorv32.latched_stalu
.sym 36733 picorv32.reg_next_pc[20]
.sym 36734 $abc$36366$n4703
.sym 36741 $abc$36366$n4876
.sym 36742 $abc$36366$n4878_1
.sym 36744 picorv32.cpu_state[0]
.sym 36745 $abc$36366$n4703
.sym 36746 $abc$36366$n4892_1
.sym 36747 picorv32.irq_pending[31]
.sym 36748 picorv32.irq_mask[31]
.sym 36749 $abc$36366$n4703
.sym 36750 $abc$36366$n4890_1
.sym 36751 $abc$36366$n4889_1
.sym 36752 picorv32.cpu_state[3]
.sym 36753 picorv32.cpuregs_rs1[30]
.sym 36754 $abc$36366$n3412
.sym 36755 picorv32.irq_mask[30]
.sym 36756 $abc$36366$n4894_1
.sym 36757 picorv32.irq_pending[30]
.sym 36758 $abc$36366$n4895_1
.sym 36760 $abc$36366$n4247_1
.sym 36762 picorv32.irq_pending[28]
.sym 36763 picorv32.cpuregs_rs1[28]
.sym 36764 picorv32.cpuregs_rs1[31]
.sym 36765 $abc$36366$n7133
.sym 36766 $abc$36366$n4886_1
.sym 36767 picorv32.irq_pending[29]
.sym 36768 $abc$36366$n4888_1
.sym 36770 $abc$36366$n4874
.sym 36772 $abc$36366$n4877
.sym 36774 $abc$36366$n4877
.sym 36775 $abc$36366$n4878_1
.sym 36776 picorv32.cpuregs_rs1[28]
.sym 36777 $abc$36366$n4703
.sym 36780 picorv32.irq_pending[28]
.sym 36781 picorv32.irq_pending[31]
.sym 36782 picorv32.irq_pending[29]
.sym 36783 picorv32.irq_pending[30]
.sym 36786 $abc$36366$n4890_1
.sym 36787 $abc$36366$n7133
.sym 36788 picorv32.cpu_state[3]
.sym 36789 $abc$36366$n4247_1
.sym 36792 picorv32.irq_mask[30]
.sym 36793 $abc$36366$n3412
.sym 36794 $abc$36366$n4889_1
.sym 36798 $abc$36366$n4874
.sym 36799 picorv32.irq_pending[28]
.sym 36800 $abc$36366$n4876
.sym 36801 picorv32.cpu_state[0]
.sym 36804 picorv32.cpuregs_rs1[31]
.sym 36805 $abc$36366$n4703
.sym 36806 $abc$36366$n4892_1
.sym 36807 $abc$36366$n4894_1
.sym 36810 $abc$36366$n4888_1
.sym 36811 $abc$36366$n4703
.sym 36812 $abc$36366$n4886_1
.sym 36813 picorv32.cpuregs_rs1[30]
.sym 36816 $abc$36366$n4895_1
.sym 36818 picorv32.irq_mask[31]
.sym 36819 $abc$36366$n3412
.sym 36821 clk12_$glb_clk
.sym 36823 $abc$36366$n4371_1
.sym 36824 picorv32.irq_pending[25]
.sym 36825 $abc$36366$n4374_1
.sym 36826 $abc$36366$n4357_1
.sym 36827 picorv32.cpuregs_wrdata[28]
.sym 36828 $abc$36366$n4342_1
.sym 36829 $abc$36366$n4362_1
.sym 36830 $abc$36366$n4375_1
.sym 36831 $abc$36366$n2819
.sym 36835 picorv32.reg_next_pc[8]
.sym 36836 picorv32.reg_pc[16]
.sym 36837 picorv32.reg_next_pc[16]
.sym 36838 $abc$36366$n207
.sym 36840 picorv32.cpu_state[0]
.sym 36841 $abc$36366$n5961
.sym 36842 picorv32.alu_out_q[24]
.sym 36843 basesoc_picorv327[28]
.sym 36845 picorv32.reg_out[28]
.sym 36846 $abc$36366$n4878_1
.sym 36847 $abc$36366$n4339_1
.sym 36853 picorv32.irq_pending[29]
.sym 36854 picorv32.reg_out[31]
.sym 36855 picorv32.cpuregs_wrdata[31]
.sym 36856 picorv32.alu_out_q[27]
.sym 36857 picorv32.reg_next_pc[24]
.sym 36858 eventmanager_status_w[2]
.sym 36864 picorv32.irq_mask[25]
.sym 36867 $abc$36366$n4364
.sym 36869 $abc$36366$n5991
.sym 36872 picorv32.latched_stalu
.sym 36873 $abc$36366$n4384_1
.sym 36874 $abc$36366$n4383_1
.sym 36875 $abc$36366$n207
.sym 36877 picorv32.reg_out[31]
.sym 36878 $abc$36366$n5979
.sym 36880 picorv32.irq_state[0]
.sym 36881 picorv32.irq_pending[25]
.sym 36883 $abc$36366$n3044
.sym 36884 $abc$36366$n4365_1
.sym 36886 picorv32.alu_out_q[31]
.sym 36888 picorv32.reg_next_pc[25]
.sym 36889 picorv32.reg_next_pc[31]
.sym 36890 $abc$36366$n2845
.sym 36891 $abc$36366$n3066
.sym 36892 picorv32.irq_state[1]
.sym 36893 $abc$36366$n3055
.sym 36894 picorv32.irq_pending[31]
.sym 36895 picorv32.irq_mask[31]
.sym 36897 $abc$36366$n4384_1
.sym 36898 $abc$36366$n5991
.sym 36899 $abc$36366$n207
.sym 36900 $abc$36366$n4383_1
.sym 36903 $abc$36366$n3044
.sym 36904 picorv32.irq_state[0]
.sym 36905 picorv32.irq_state[1]
.sym 36906 picorv32.reg_next_pc[31]
.sym 36909 picorv32.alu_out_q[31]
.sym 36910 picorv32.latched_stalu
.sym 36911 picorv32.reg_out[31]
.sym 36912 $abc$36366$n2845
.sym 36916 picorv32.irq_mask[31]
.sym 36917 picorv32.irq_pending[31]
.sym 36921 picorv32.irq_state[0]
.sym 36922 picorv32.irq_state[1]
.sym 36923 $abc$36366$n3055
.sym 36924 picorv32.reg_next_pc[25]
.sym 36927 picorv32.irq_pending[25]
.sym 36928 picorv32.irq_mask[25]
.sym 36935 picorv32.irq_mask[31]
.sym 36936 picorv32.irq_pending[31]
.sym 36939 $abc$36366$n5979
.sym 36940 $abc$36366$n4365_1
.sym 36941 $abc$36366$n4364
.sym 36942 $abc$36366$n207
.sym 36943 $abc$36366$n3066
.sym 36944 clk12_$glb_clk
.sym 36945 $abc$36366$n208_$glb_sr
.sym 36948 $abc$36366$n3944_1
.sym 36949 $abc$36366$n3960_1
.sym 36952 $abc$36366$n3940_1
.sym 36953 $abc$36366$n164
.sym 36955 picorv32.reg_pc[23]
.sym 36960 picorv32.reg_next_pc[26]
.sym 36963 $abc$36366$n4364
.sym 36964 picorv32.cpu_state[0]
.sym 36966 $abc$36366$n5979
.sym 36967 $abc$36366$n3066
.sym 36968 picorv32.reg_next_pc[28]
.sym 36975 picorv32.reg_next_pc[31]
.sym 36989 waittimer2_count[8]
.sym 36990 $abc$36366$n6348
.sym 36991 $abc$36366$n6350
.sym 36992 $abc$36366$n6352
.sym 36994 waittimer2_count[3]
.sym 36998 $abc$36366$n3361
.sym 36999 $abc$36366$n3357
.sym 37005 $abc$36366$n2928
.sym 37007 waittimer2_count[5]
.sym 37010 $abc$36366$n164
.sym 37013 user_btn2
.sym 37017 waittimer2_count[4]
.sym 37018 $abc$36366$n162
.sym 37027 $abc$36366$n162
.sym 37032 waittimer2_count[5]
.sym 37033 waittimer2_count[4]
.sym 37034 waittimer2_count[8]
.sym 37035 waittimer2_count[3]
.sym 37038 $abc$36366$n3357
.sym 37039 $abc$36366$n3361
.sym 37040 $abc$36366$n164
.sym 37041 $abc$36366$n162
.sym 37045 $abc$36366$n6352
.sym 37047 user_btn2
.sym 37052 $abc$36366$n164
.sym 37056 $abc$36366$n6350
.sym 37059 user_btn2
.sym 37062 user_btn2
.sym 37064 $abc$36366$n6348
.sym 37066 $abc$36366$n2928
.sym 37067 clk12_$glb_clk
.sym 37068 sys_rst_$glb_sr
.sym 37081 $abc$36366$n5989
.sym 37084 $abc$36366$n3361
.sym 37092 picorv32.reg_pc[20]
.sym 37099 user_btn2
.sym 37110 $abc$36366$n3358
.sym 37111 $abc$36366$n6360
.sym 37112 waittimer2_count[13]
.sym 37115 waittimer2_count[11]
.sym 37117 waittimer2_count[9]
.sym 37118 $abc$36366$n6358
.sym 37120 $abc$36366$n3359
.sym 37129 $abc$36366$n3360_1
.sym 37137 $abc$36366$n2928
.sym 37140 user_btn2
.sym 37143 waittimer2_count[13]
.sym 37144 waittimer2_count[11]
.sym 37146 waittimer2_count[9]
.sym 37156 user_btn2
.sym 37158 $abc$36366$n6358
.sym 37167 $abc$36366$n3358
.sym 37168 $abc$36366$n3360_1
.sym 37170 $abc$36366$n3359
.sym 37185 user_btn2
.sym 37187 $abc$36366$n6360
.sym 37189 $abc$36366$n2928
.sym 37190 clk12_$glb_clk
.sym 37191 sys_rst_$glb_sr
.sym 37208 waittimer2_count[13]
.sym 37209 $abc$36366$n3934_1
.sym 37211 waittimer2_count[11]
.sym 37213 picorv32.reg_next_pc[25]
.sym 37223 $abc$36366$n2928
.sym 37420 basesoc_timer0_reload_storage[11]
.sym 37484 $abc$36366$n2867
.sym 37487 basesoc_dat_w[4]
.sym 37491 basesoc_dat_w[4]
.sym 37536 $abc$36366$n2867
.sym 37537 clk12_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 adr[0]
.sym 37544 $abc$36366$n3325
.sym 37545 $abc$36366$n3324
.sym 37546 basesoc_timer0_value[22]
.sym 37547 $abc$36366$n5169_1
.sym 37548 basesoc_timer0_value[8]
.sym 37550 $abc$36366$n3321
.sym 37562 basesoc_dat_w[6]
.sym 37565 array_muxed1[17]
.sym 37575 basesoc_timer0_load_storage[8]
.sym 37582 basesoc_dat_w[4]
.sym 37586 basesoc_timer0_reload_storage[11]
.sym 37597 $abc$36366$n6471
.sym 37598 $abc$36366$n6465
.sym 37599 basesoc_timer0_value[9]
.sym 37603 $abc$36366$n5197_1
.sym 37604 basesoc_timer0_reload_storage[11]
.sym 37607 adr[0]
.sym 37609 basesoc_timer0_value[11]
.sym 37620 basesoc_timer0_en_storage
.sym 37622 $abc$36366$n6453
.sym 37623 $abc$36366$n5177
.sym 37624 basesoc_timer0_reload_storage[13]
.sym 37626 basesoc_timer0_load_storage[2]
.sym 37628 basesoc_timer0_en_storage
.sym 37629 basesoc_timer0_load_storage[9]
.sym 37630 basesoc_timer0_value[1]
.sym 37631 $abc$36366$n5179_1
.sym 37634 basesoc_timer0_load_storage[13]
.sym 37635 basesoc_timer0_load_storage[12]
.sym 37636 basesoc_timer0_value[2]
.sym 37637 basesoc_timer0_eventmanager_status_w
.sym 37638 $abc$36366$n5171
.sym 37641 basesoc_timer0_reload_storage[2]
.sym 37642 basesoc_timer0_reload_storage[9]
.sym 37644 basesoc_timer0_value[3]
.sym 37645 $abc$36366$n5157_1
.sym 37646 $abc$36366$n6486
.sym 37647 $abc$36366$n6474
.sym 37649 basesoc_timer0_value[0]
.sym 37653 basesoc_timer0_load_storage[2]
.sym 37655 $abc$36366$n5157_1
.sym 37656 basesoc_timer0_en_storage
.sym 37659 basesoc_timer0_eventmanager_status_w
.sym 37660 $abc$36366$n6453
.sym 37661 basesoc_timer0_reload_storage[2]
.sym 37665 $abc$36366$n6474
.sym 37666 basesoc_timer0_eventmanager_status_w
.sym 37667 basesoc_timer0_reload_storage[9]
.sym 37671 $abc$36366$n6486
.sym 37672 basesoc_timer0_reload_storage[13]
.sym 37673 basesoc_timer0_eventmanager_status_w
.sym 37677 basesoc_timer0_value[0]
.sym 37678 basesoc_timer0_value[3]
.sym 37679 basesoc_timer0_value[2]
.sym 37680 basesoc_timer0_value[1]
.sym 37684 $abc$36366$n5171
.sym 37685 basesoc_timer0_en_storage
.sym 37686 basesoc_timer0_load_storage[9]
.sym 37689 $abc$36366$n5179_1
.sym 37690 basesoc_timer0_load_storage[13]
.sym 37691 basesoc_timer0_en_storage
.sym 37695 basesoc_timer0_en_storage
.sym 37696 basesoc_timer0_load_storage[12]
.sym 37697 $abc$36366$n5177
.sym 37700 clk12_$glb_clk
.sym 37701 sys_rst_$glb_sr
.sym 37702 basesoc_timer0_value_status[6]
.sym 37703 basesoc_timer0_eventmanager_status_w
.sym 37704 basesoc_timer0_value_status[12]
.sym 37705 $abc$36366$n3322
.sym 37706 $abc$36366$n5001_1
.sym 37707 basesoc_timer0_value_status[2]
.sym 37708 basesoc_timer0_value_status[21]
.sym 37709 basesoc_timer0_value_status[4]
.sym 37715 basesoc_timer0_load_storage[9]
.sym 37718 basesoc_timer0_load_storage[22]
.sym 37719 basesoc_timer0_value[15]
.sym 37720 $abc$36366$n3303
.sym 37721 adr[0]
.sym 37722 basesoc_timer0_load_storage[2]
.sym 37723 basesoc_timer0_value[10]
.sym 37725 basesoc_timer0_load_storage[10]
.sym 37726 basesoc_timer0_load_storage[11]
.sym 37728 basesoc_timer0_value[22]
.sym 37731 array_muxed0[0]
.sym 37732 basesoc_timer0_value[8]
.sym 37733 $abc$36366$n6474
.sym 37735 basesoc_timer0_value[13]
.sym 37737 basesoc_timer0_value[12]
.sym 37743 basesoc_timer0_value[2]
.sym 37744 basesoc_timer0_value[4]
.sym 37750 basesoc_timer0_value[0]
.sym 37752 basesoc_timer0_value[3]
.sym 37753 basesoc_timer0_value[7]
.sym 37757 basesoc_timer0_value[6]
.sym 37761 basesoc_timer0_value[1]
.sym 37765 $PACKER_VCC_NET
.sym 37768 basesoc_timer0_value[5]
.sym 37773 $PACKER_VCC_NET
.sym 37775 $nextpnr_ICESTORM_LC_6$O
.sym 37777 basesoc_timer0_value[0]
.sym 37781 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 37783 basesoc_timer0_value[1]
.sym 37784 $PACKER_VCC_NET
.sym 37787 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 37789 $PACKER_VCC_NET
.sym 37790 basesoc_timer0_value[2]
.sym 37791 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 37793 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 37795 basesoc_timer0_value[3]
.sym 37796 $PACKER_VCC_NET
.sym 37797 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 37799 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 37801 basesoc_timer0_value[4]
.sym 37802 $PACKER_VCC_NET
.sym 37803 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 37805 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 37807 basesoc_timer0_value[5]
.sym 37808 $PACKER_VCC_NET
.sym 37809 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 37811 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 37813 basesoc_timer0_value[6]
.sym 37814 $PACKER_VCC_NET
.sym 37815 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 37817 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 37819 $PACKER_VCC_NET
.sym 37820 basesoc_timer0_value[7]
.sym 37821 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 37825 $abc$36366$n5020
.sym 37826 basesoc_timer0_value[5]
.sym 37827 $abc$36366$n5197_1
.sym 37828 $abc$36366$n4957_1
.sym 37829 $abc$36366$n5175_1
.sym 37830 basesoc_timer0_value[11]
.sym 37831 basesoc_timer0_value[16]
.sym 37832 $abc$36366$n5185_1
.sym 37835 spiflash_bus_dat_r[31]
.sym 37837 array_muxed1[20]
.sym 37838 basesoc_ctrl_reset_reset_r
.sym 37839 $abc$36366$n2867
.sym 37840 basesoc_dat_w[2]
.sym 37841 sys_rst
.sym 37843 array_muxed0[10]
.sym 37844 basesoc_timer0_en_storage
.sym 37845 basesoc_timer0_value[7]
.sym 37846 $abc$36366$n2881
.sym 37847 basesoc_timer0_load_storage[10]
.sym 37848 $abc$36366$n3298
.sym 37850 basesoc_timer0_reload_storage[16]
.sym 37851 basesoc_dat_w[4]
.sym 37852 $abc$36366$n2881
.sym 37853 $abc$36366$n6489
.sym 37854 $abc$36366$n3292
.sym 37855 $abc$36366$n6492
.sym 37858 basesoc_timer0_value[10]
.sym 37859 basesoc_timer0_value[21]
.sym 37860 array_muxed1[30]
.sym 37861 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 37869 basesoc_timer0_value[10]
.sym 37870 basesoc_timer0_value[14]
.sym 37876 basesoc_timer0_value[9]
.sym 37877 $PACKER_VCC_NET
.sym 37878 $PACKER_VCC_NET
.sym 37887 basesoc_timer0_value[11]
.sym 37891 basesoc_timer0_value[15]
.sym 37892 basesoc_timer0_value[8]
.sym 37895 basesoc_timer0_value[13]
.sym 37897 basesoc_timer0_value[12]
.sym 37898 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 37900 basesoc_timer0_value[8]
.sym 37901 $PACKER_VCC_NET
.sym 37902 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 37904 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 37906 $PACKER_VCC_NET
.sym 37907 basesoc_timer0_value[9]
.sym 37908 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 37910 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 37912 basesoc_timer0_value[10]
.sym 37913 $PACKER_VCC_NET
.sym 37914 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 37916 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 37918 $PACKER_VCC_NET
.sym 37919 basesoc_timer0_value[11]
.sym 37920 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 37922 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 37924 $PACKER_VCC_NET
.sym 37925 basesoc_timer0_value[12]
.sym 37926 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 37928 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 37930 basesoc_timer0_value[13]
.sym 37931 $PACKER_VCC_NET
.sym 37932 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 37934 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 37936 $PACKER_VCC_NET
.sym 37937 basesoc_timer0_value[14]
.sym 37938 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 37940 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 37942 basesoc_timer0_value[15]
.sym 37943 $PACKER_VCC_NET
.sym 37944 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 37948 basesoc_timer0_value[17]
.sym 37949 $abc$36366$n3318
.sym 37950 $abc$36366$n4955
.sym 37951 basesoc_timer0_value[21]
.sym 37952 $abc$36366$n5195
.sym 37953 $abc$36366$n5187_1
.sym 37954 $abc$36366$n4991
.sym 37955 $abc$36366$n3317
.sym 37960 basesoc_timer0_load_storage[31]
.sym 37961 $abc$36366$n3306
.sym 37962 basesoc_timer0_value[6]
.sym 37963 $abc$36366$n6516
.sym 37965 $abc$36366$n5163_1
.sym 37967 $abc$36366$n2877
.sym 37968 basesoc_dat_w[1]
.sym 37969 $abc$36366$n3296
.sym 37970 $abc$36366$n2863
.sym 37971 basesoc_timer0_load_storage[5]
.sym 37972 $abc$36366$n2974
.sym 37974 $abc$36366$n2979
.sym 37976 basesoc_timer0_reload_storage[11]
.sym 37978 $abc$36366$n2983
.sym 37980 basesoc_dat_w[2]
.sym 37981 basesoc_timer0_eventmanager_status_w
.sym 37982 basesoc_timer0_reload_storage[24]
.sym 37984 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 37990 $PACKER_VCC_NET
.sym 37992 basesoc_timer0_value[19]
.sym 37995 basesoc_timer0_value[16]
.sym 37998 $PACKER_VCC_NET
.sym 38000 basesoc_timer0_value[22]
.sym 38003 basesoc_timer0_value[23]
.sym 38008 basesoc_timer0_value[21]
.sym 38010 basesoc_timer0_value[18]
.sym 38013 basesoc_timer0_value[17]
.sym 38016 basesoc_timer0_value[20]
.sym 38021 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 38023 $PACKER_VCC_NET
.sym 38024 basesoc_timer0_value[16]
.sym 38025 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 38027 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 38029 $PACKER_VCC_NET
.sym 38030 basesoc_timer0_value[17]
.sym 38031 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 38033 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 38035 basesoc_timer0_value[18]
.sym 38036 $PACKER_VCC_NET
.sym 38037 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 38039 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 38041 $PACKER_VCC_NET
.sym 38042 basesoc_timer0_value[19]
.sym 38043 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 38045 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 38047 $PACKER_VCC_NET
.sym 38048 basesoc_timer0_value[20]
.sym 38049 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 38051 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 38053 $PACKER_VCC_NET
.sym 38054 basesoc_timer0_value[21]
.sym 38055 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 38057 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 38059 $PACKER_VCC_NET
.sym 38060 basesoc_timer0_value[22]
.sym 38061 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 38063 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 38065 $PACKER_VCC_NET
.sym 38066 basesoc_timer0_value[23]
.sym 38067 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 38071 $abc$36366$n3316
.sym 38072 $abc$36366$n3320
.sym 38073 basesoc_timer0_value_status[3]
.sym 38074 basesoc_timer0_value_status[9]
.sym 38075 basesoc_timer0_value_status[27]
.sym 38076 $abc$36366$n4990_1
.sym 38077 $abc$36366$n2869
.sym 38078 $abc$36366$n3319
.sym 38081 array_muxed0[0]
.sym 38084 $PACKER_VCC_NET
.sym 38085 basesoc_timer0_en_storage
.sym 38087 $abc$36366$n3294
.sym 38088 basesoc_timer0_value[19]
.sym 38091 $abc$36366$n6504
.sym 38092 $abc$36366$n2875
.sym 38094 $abc$36366$n4955
.sym 38095 $abc$36366$n3306
.sym 38096 $abc$36366$n6501
.sym 38098 $abc$36366$n4960_1
.sym 38102 $abc$36366$n2877
.sym 38103 basesoc_timer0_load_storage[2]
.sym 38104 basesoc_we
.sym 38105 basesoc_timer0_value[9]
.sym 38106 $abc$36366$n2963
.sym 38107 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 38112 basesoc_timer0_value[27]
.sym 38114 basesoc_timer0_value[28]
.sym 38117 basesoc_timer0_value[26]
.sym 38122 basesoc_timer0_value[31]
.sym 38125 basesoc_timer0_value[25]
.sym 38126 basesoc_timer0_value[30]
.sym 38127 basesoc_timer0_value[24]
.sym 38131 basesoc_timer0_value[29]
.sym 38132 $PACKER_VCC_NET
.sym 38135 $PACKER_VCC_NET
.sym 38144 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 38146 $PACKER_VCC_NET
.sym 38147 basesoc_timer0_value[24]
.sym 38148 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 38150 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 38152 basesoc_timer0_value[25]
.sym 38153 $PACKER_VCC_NET
.sym 38154 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 38156 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 38158 basesoc_timer0_value[26]
.sym 38159 $PACKER_VCC_NET
.sym 38160 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 38162 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 38164 basesoc_timer0_value[27]
.sym 38165 $PACKER_VCC_NET
.sym 38166 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 38168 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 38170 $PACKER_VCC_NET
.sym 38171 basesoc_timer0_value[28]
.sym 38172 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 38174 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 38176 $PACKER_VCC_NET
.sym 38177 basesoc_timer0_value[29]
.sym 38178 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 38180 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 38182 basesoc_timer0_value[30]
.sym 38183 $PACKER_VCC_NET
.sym 38184 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 38188 $PACKER_VCC_NET
.sym 38189 basesoc_timer0_value[31]
.sym 38190 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 38194 $abc$36366$n4963_1
.sym 38195 basesoc_timer0_value_status[24]
.sym 38196 basesoc_timer0_value_status[26]
.sym 38197 $abc$36366$n5549
.sym 38198 $abc$36366$n4953_1
.sym 38199 basesoc_timer0_value_status[29]
.sym 38200 $abc$36366$n4977_1
.sym 38201 $abc$36366$n3289
.sym 38203 interface1_bank_bus_dat_r[5]
.sym 38206 slave_sel_r[2]
.sym 38207 $abc$36366$n4962_1
.sym 38208 basesoc_dat_w[4]
.sym 38210 $abc$36366$n4959_1
.sym 38212 $abc$36366$n13
.sym 38213 $abc$36366$n7
.sym 38214 basesoc_timer0_load_storage[30]
.sym 38215 basesoc_timer0_reload_storage[20]
.sym 38216 basesoc_timer0_load_storage[27]
.sym 38217 basesoc_timer0_load_storage[30]
.sym 38218 $PACKER_VCC_NET
.sym 38221 $PACKER_VCC_NET
.sym 38224 $abc$36366$n2851_1
.sym 38225 $abc$36366$n3289
.sym 38226 basesoc_timer0_reload_storage[31]
.sym 38227 basesoc_dat_w[2]
.sym 38235 $abc$36366$n6519
.sym 38237 basesoc_timer0_reload_storage[31]
.sym 38238 basesoc_timer0_load_storage[26]
.sym 38239 $abc$36366$n3309
.sym 38240 basesoc_timer0_load_storage[24]
.sym 38242 $abc$36366$n6540
.sym 38243 basesoc_timer0_load_storage[31]
.sym 38244 $abc$36366$n5205_1
.sym 38245 $abc$36366$n6525
.sym 38246 $abc$36366$n3298
.sym 38248 basesoc_timer0_en_storage
.sym 38249 $abc$36366$n3300
.sym 38251 basesoc_timer0_eventmanager_status_w
.sym 38254 basesoc_timer0_reload_storage[24]
.sym 38257 $abc$36366$n5201
.sym 38262 $abc$36366$n5215_1
.sym 38263 basesoc_timer0_load_storage[2]
.sym 38264 basesoc_timer0_reload_storage[2]
.sym 38265 $abc$36366$n3292
.sym 38266 basesoc_timer0_reload_storage[26]
.sym 38268 $abc$36366$n3298
.sym 38269 basesoc_timer0_load_storage[26]
.sym 38270 basesoc_timer0_reload_storage[2]
.sym 38271 $abc$36366$n3300
.sym 38274 $abc$36366$n6525
.sym 38275 basesoc_timer0_reload_storage[26]
.sym 38277 basesoc_timer0_eventmanager_status_w
.sym 38280 basesoc_timer0_en_storage
.sym 38282 $abc$36366$n5215_1
.sym 38283 basesoc_timer0_load_storage[31]
.sym 38287 basesoc_timer0_reload_storage[31]
.sym 38288 $abc$36366$n6540
.sym 38289 basesoc_timer0_eventmanager_status_w
.sym 38292 basesoc_timer0_reload_storage[26]
.sym 38293 $abc$36366$n3292
.sym 38294 $abc$36366$n3309
.sym 38295 basesoc_timer0_load_storage[2]
.sym 38299 $abc$36366$n5205_1
.sym 38300 basesoc_timer0_load_storage[26]
.sym 38301 basesoc_timer0_en_storage
.sym 38304 $abc$36366$n6519
.sym 38305 basesoc_timer0_reload_storage[24]
.sym 38306 basesoc_timer0_eventmanager_status_w
.sym 38311 $abc$36366$n5201
.sym 38312 basesoc_timer0_load_storage[24]
.sym 38313 basesoc_timer0_en_storage
.sym 38315 clk12_$glb_clk
.sym 38316 sys_rst_$glb_sr
.sym 38320 interface4_bank_bus_dat_r[2]
.sym 38328 $abc$36366$n2962
.sym 38330 interface5_bank_bus_dat_r[3]
.sym 38331 interface4_bank_bus_dat_r[0]
.sym 38332 $abc$36366$n3298
.sym 38333 $abc$36366$n2852
.sym 38334 $abc$36366$n3292
.sym 38335 interface5_bank_bus_dat_r[2]
.sym 38336 interface5_bank_bus_dat_r[0]
.sym 38337 $abc$36366$n2881
.sym 38338 basesoc_ctrl_reset_reset_r
.sym 38339 basesoc_timer0_reload_storage[0]
.sym 38340 $abc$36366$n3215
.sym 38343 basesoc_dat_w[4]
.sym 38344 array_muxed1[30]
.sym 38346 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 38347 $abc$36366$n3303
.sym 38351 $abc$36366$n3292
.sym 38366 basesoc_dat_w[7]
.sym 38376 $abc$36366$n2869
.sym 38378 basesoc_ctrl_reset_reset_r
.sym 38387 basesoc_dat_w[2]
.sym 38392 basesoc_dat_w[7]
.sym 38412 basesoc_dat_w[2]
.sym 38422 basesoc_ctrl_reset_reset_r
.sym 38437 $abc$36366$n2869
.sym 38438 clk12_$glb_clk
.sym 38439 sys_rst_$glb_sr
.sym 38445 interface4_bank_bus_dat_r[3]
.sym 38447 interface4_bank_bus_dat_r[7]
.sym 38451 $abc$36366$n2904
.sym 38453 array_muxed0[9]
.sym 38454 basesoc_we
.sym 38455 array_muxed0[11]
.sym 38456 $abc$36366$n3264
.sym 38459 basesoc_uart_phy_rx_busy
.sym 38461 basesoc_dat_w[3]
.sym 38463 adr[2]
.sym 38464 $abc$36366$n2719
.sym 38465 basesoc_dat_w[2]
.sym 38466 $abc$36366$n2983
.sym 38467 $abc$36366$n2956_1
.sym 38468 $abc$36366$n2798
.sym 38471 $abc$36366$n2979
.sym 38472 $abc$36366$n2974
.sym 38474 array_muxed0[2]
.sym 38481 $abc$36366$n3263
.sym 38484 adr[2]
.sym 38488 $abc$36366$n3251
.sym 38496 $abc$36366$n3218
.sym 38497 basesoc_uart_phy_uart_clk_rxen
.sym 38504 basesoc_we
.sym 38505 sys_rst
.sym 38506 $abc$36366$n3236
.sym 38508 basesoc_uart_phy_rx_busy
.sym 38509 basesoc_uart_phy_rx
.sym 38510 $abc$36366$n3264
.sym 38512 basesoc_we
.sym 38514 basesoc_we
.sym 38516 $abc$36366$n3264
.sym 38520 basesoc_uart_phy_rx
.sym 38521 basesoc_uart_phy_uart_clk_rxen
.sym 38522 $abc$36366$n3251
.sym 38523 basesoc_uart_phy_rx_busy
.sym 38538 $abc$36366$n3218
.sym 38539 basesoc_we
.sym 38540 $abc$36366$n3236
.sym 38541 sys_rst
.sym 38550 $abc$36366$n3263
.sym 38551 sys_rst
.sym 38552 $abc$36366$n3218
.sym 38553 adr[2]
.sym 38563 spiflash_bus_dat_r[23]
.sym 38564 spiflash_bus_dat_r[8]
.sym 38565 $abc$36366$n4411_1
.sym 38566 $abc$36366$n3969_1
.sym 38567 $abc$36366$n2982_1
.sym 38568 $abc$36366$n4412
.sym 38569 $abc$36366$n2978
.sym 38570 spiflash_bus_dat_r[22]
.sym 38576 basesoc_picorv328[23]
.sym 38577 $abc$36366$n2948
.sym 38578 array_muxed1[23]
.sym 38580 interface4_bank_bus_dat_r[7]
.sym 38581 interface4_bank_bus_dat_r[6]
.sym 38582 interface5_bank_bus_dat_r[6]
.sym 38583 $abc$36366$n11
.sym 38584 $abc$36366$n2851_1
.sym 38585 spiflash_miso1
.sym 38590 slave_sel_r[1]
.sym 38591 $abc$36366$n2953_1
.sym 38592 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 38593 basesoc_picorv327[3]
.sym 38595 basesoc_uart_phy_rx
.sym 38598 $abc$36366$n2963
.sym 38606 spiflash_bus_dat_r[17]
.sym 38608 $abc$36366$n2818
.sym 38609 $abc$36366$n3380
.sym 38610 array_muxed0[1]
.sym 38612 slave_sel_r[1]
.sym 38614 $abc$36366$n2957
.sym 38615 spiflash_bus_dat_r[18]
.sym 38617 spiflash_bus_dat_r[20]
.sym 38620 spiflash_bus_dat_r[19]
.sym 38622 $abc$36366$n2950
.sym 38626 array_muxed0[0]
.sym 38628 array_muxed0[3]
.sym 38630 spiflash_bus_dat_r[31]
.sym 38632 spiflash_bus_dat_r[16]
.sym 38634 array_muxed0[2]
.sym 38637 array_muxed0[1]
.sym 38639 spiflash_bus_dat_r[18]
.sym 38640 $abc$36366$n3380
.sym 38643 array_muxed0[3]
.sym 38644 spiflash_bus_dat_r[20]
.sym 38645 $abc$36366$n3380
.sym 38650 $abc$36366$n3380
.sym 38652 spiflash_bus_dat_r[16]
.sym 38656 array_muxed0[0]
.sym 38657 $abc$36366$n3380
.sym 38658 spiflash_bus_dat_r[17]
.sym 38662 $abc$36366$n3380
.sym 38664 spiflash_bus_dat_r[31]
.sym 38667 $abc$36366$n3380
.sym 38668 spiflash_bus_dat_r[19]
.sym 38669 array_muxed0[2]
.sym 38679 $abc$36366$n2957
.sym 38680 spiflash_bus_dat_r[19]
.sym 38681 slave_sel_r[1]
.sym 38682 $abc$36366$n2818
.sym 38683 $abc$36366$n2950
.sym 38684 clk12_$glb_clk
.sym 38685 sys_rst_$glb_sr
.sym 38686 $abc$36366$n5504_1
.sym 38687 $abc$36366$n4403
.sym 38688 $abc$36366$n4415
.sym 38689 $abc$36366$n4414_1
.sym 38690 $abc$36366$n4404_1
.sym 38691 $abc$36366$n4410_1
.sym 38692 $abc$36366$n4465_1
.sym 38693 $abc$36366$n5505_1
.sym 38694 basesoc_picorv327[3]
.sym 38698 $PACKER_GND_NET
.sym 38700 basesoc_picorv327[4]
.sym 38702 basesoc_picorv323[6]
.sym 38703 slave_sel_r[1]
.sym 38704 $abc$36366$n2818
.sym 38705 basesoc_picorv327[0]
.sym 38706 $abc$36366$n3681_1
.sym 38707 $abc$36366$n2818
.sym 38708 slave_sel_r[1]
.sym 38709 $abc$36366$n3970_1
.sym 38712 $abc$36366$n3969_1
.sym 38714 $abc$36366$n2982_1
.sym 38715 basesoc_picorv327[20]
.sym 38716 $abc$36366$n3423
.sym 38717 $abc$36366$n5505_1
.sym 38718 $abc$36366$n2962
.sym 38720 $abc$36366$n2973_1
.sym 38721 $abc$36366$n2956_1
.sym 38728 basesoc_uart_phy_tx_reg[0]
.sym 38731 spiflash_bus_dat_r[16]
.sym 38732 spiflash_bus_dat_r[20]
.sym 38733 $abc$36366$n3245
.sym 38736 spiflash_bus_dat_r[21]
.sym 38737 spiflash_bus_dat_r[17]
.sym 38738 $abc$36366$n2729
.sym 38743 $abc$36366$n2926
.sym 38744 $abc$36366$n2974
.sym 38747 $abc$36366$n2818
.sym 38750 slave_sel_r[1]
.sym 38751 $abc$36366$n2953_1
.sym 38757 $abc$36366$n2735
.sym 38758 $abc$36366$n2963
.sym 38760 $abc$36366$n2818
.sym 38761 spiflash_bus_dat_r[20]
.sym 38762 $abc$36366$n2963
.sym 38763 slave_sel_r[1]
.sym 38766 $abc$36366$n2974
.sym 38767 spiflash_bus_dat_r[21]
.sym 38768 slave_sel_r[1]
.sym 38769 $abc$36366$n2818
.sym 38772 $abc$36366$n3245
.sym 38773 basesoc_uart_phy_tx_reg[0]
.sym 38775 $abc$36366$n2735
.sym 38778 $abc$36366$n2953_1
.sym 38779 $abc$36366$n2818
.sym 38780 slave_sel_r[1]
.sym 38781 spiflash_bus_dat_r[16]
.sym 38790 slave_sel_r[1]
.sym 38791 $abc$36366$n2818
.sym 38792 spiflash_bus_dat_r[17]
.sym 38793 $abc$36366$n2926
.sym 38806 $abc$36366$n2729
.sym 38807 clk12_$glb_clk
.sym 38808 sys_rst_$glb_sr
.sym 38809 $abc$36366$n4472_1
.sym 38810 $abc$36366$n4504_1
.sym 38811 $abc$36366$n4391
.sym 38812 $abc$36366$n4393_1
.sym 38813 $abc$36366$n4402
.sym 38814 $abc$36366$n4389_1
.sym 38815 $abc$36366$n4388
.sym 38816 $abc$36366$n4392_1
.sym 38821 basesoc_picorv327[13]
.sym 38822 basesoc_uart_phy_tx_reg[0]
.sym 38824 slave_sel_r[1]
.sym 38826 $abc$36366$n4406
.sym 38828 array_muxed1[18]
.sym 38829 $abc$36366$n2952
.sym 38832 sys_rst
.sym 38833 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 38835 $abc$36366$n2818
.sym 38837 $abc$36366$n4547
.sym 38838 $abc$36366$n4387_1
.sym 38839 $abc$36366$n4417_1
.sym 38841 basesoc_picorv327[22]
.sym 38842 $abc$36366$n2982_1
.sym 38843 basesoc_picorv323[3]
.sym 38844 $abc$36366$n4504_1
.sym 38851 $abc$36366$n4403
.sym 38867 basesoc_picorv323[3]
.sym 38872 $abc$36366$n4388
.sym 38920 $abc$36366$n4403
.sym 38921 $abc$36366$n4388
.sym 38922 basesoc_picorv323[3]
.sym 38932 $abc$36366$n4396_1
.sym 38933 $abc$36366$n4395_1
.sym 38934 $abc$36366$n4399_1
.sym 38935 $abc$36366$n5506_1
.sym 38936 $abc$36366$n4476_1
.sym 38937 $abc$36366$n4394_1
.sym 38938 $abc$36366$n4506_1
.sym 38939 $abc$36366$n4401_1
.sym 38947 $abc$36366$n3688_1
.sym 38948 $PACKER_VCC_NET
.sym 38952 $abc$36366$n3688_1
.sym 38953 $abc$36366$n2973_1
.sym 38954 array_muxed0[14]
.sym 38955 $abc$36366$n4390_1
.sym 38956 basesoc_picorv323[7]
.sym 38958 $abc$36366$n2939
.sym 38959 $abc$36366$n4456_1
.sym 38960 $abc$36366$n2906_1
.sym 38961 $abc$36366$n3429
.sym 38962 $abc$36366$n2925_1
.sym 38964 $abc$36366$n4456_1
.sym 38965 picorv32.alu_out_q[28]
.sym 38966 array_muxed0[2]
.sym 38967 $abc$36366$n2956_1
.sym 38975 $abc$36366$n2948
.sym 38976 $abc$36366$n2968
.sym 38977 basesoc_picorv323[3]
.sym 38979 spiflash_bus_dat_r[24]
.sym 38980 slave_sel_r[1]
.sym 38981 spiflash_miso1
.sym 38987 $abc$36366$n4388
.sym 38995 $abc$36366$n2818
.sym 38998 $abc$36366$n4395_1
.sym 39006 basesoc_picorv323[3]
.sym 39008 $abc$36366$n4395_1
.sym 39009 $abc$36366$n4388
.sym 39012 $abc$36366$n2968
.sym 39013 $abc$36366$n2818
.sym 39014 slave_sel_r[1]
.sym 39015 spiflash_bus_dat_r[24]
.sym 39037 spiflash_bus_dat_r[24]
.sym 39045 spiflash_miso1
.sym 39052 $abc$36366$n2948
.sym 39053 clk12_$glb_clk
.sym 39054 sys_rst_$glb_sr
.sym 39055 $abc$36366$n4575
.sym 39056 $abc$36366$n4577
.sym 39057 $abc$36366$n4576
.sym 39058 $abc$36366$n4730_1
.sym 39059 $abc$36366$n4548
.sym 39060 $abc$36366$n4507_1
.sym 39061 $abc$36366$n4505
.sym 39062 $abc$36366$n4546
.sym 39065 $abc$36366$n4868
.sym 39066 $abc$36366$n4880_1
.sym 39067 $abc$36366$n4387_1
.sym 39068 por_rst
.sym 39069 basesoc_picorv327[29]
.sym 39073 eventmanager_status_w[2]
.sym 39074 basesoc_picorv327[30]
.sym 39076 basesoc_picorv327[25]
.sym 39079 $abc$36366$n4251_1
.sym 39080 $PACKER_VCC_NET
.sym 39082 basesoc_picorv327[1]
.sym 39083 $abc$36366$n2904
.sym 39085 $abc$36366$n4251_1
.sym 39086 $PACKER_VCC_NET
.sym 39087 $abc$36366$n4604
.sym 39088 $abc$36366$n3829_1
.sym 39089 $abc$36366$n3975_1
.sym 39097 spiflash_bus_dat_r[31]
.sym 39099 $abc$36366$n2902
.sym 39101 spiflash_bus_dat_r[25]
.sym 39102 $abc$36366$n2821
.sym 39104 $abc$36366$n2898_1
.sym 39106 $abc$36366$n2897
.sym 39107 $abc$36366$n2819
.sym 39108 $abc$36366$n2901
.sym 39110 slave_sel_r[1]
.sym 39112 spiflash_bus_dat_r[29]
.sym 39114 spiflash_bus_dat_r[30]
.sym 39117 $abc$36366$n2905_1
.sym 39120 $abc$36366$n2906_1
.sym 39123 $abc$36366$n2948
.sym 39129 $abc$36366$n2819
.sym 39130 $abc$36366$n2897
.sym 39131 $abc$36366$n2821
.sym 39132 $abc$36366$n2898_1
.sym 39138 spiflash_bus_dat_r[30]
.sym 39142 slave_sel_r[1]
.sym 39144 spiflash_bus_dat_r[25]
.sym 39147 $abc$36366$n2901
.sym 39148 $abc$36366$n2819
.sym 39149 $abc$36366$n2902
.sym 39150 $abc$36366$n2821
.sym 39154 spiflash_bus_dat_r[31]
.sym 39156 slave_sel_r[1]
.sym 39161 slave_sel_r[1]
.sym 39162 spiflash_bus_dat_r[29]
.sym 39165 $abc$36366$n2821
.sym 39166 $abc$36366$n2905_1
.sym 39167 $abc$36366$n2819
.sym 39168 $abc$36366$n2906_1
.sym 39173 spiflash_bus_dat_r[25]
.sym 39175 $abc$36366$n2948
.sym 39176 clk12_$glb_clk
.sym 39177 sys_rst_$glb_sr
.sym 39178 $abc$36366$n4696_1
.sym 39179 $abc$36366$n4715
.sym 39180 $abc$36366$n4729
.sym 39181 $abc$36366$n4698
.sym 39182 picorv32.alu_out_q[28]
.sym 39183 $abc$36366$n4714_1
.sym 39184 $abc$36366$n4728
.sym 39185 $abc$36366$n4697
.sym 39188 $abc$36366$n4820
.sym 39191 basesoc_picorv323[4]
.sym 39195 $abc$36366$n4546
.sym 39198 $abc$36366$n2900
.sym 39200 por_rst
.sym 39201 basesoc_picorv323[3]
.sym 39202 picorv32.alu_out_q[26]
.sym 39203 $abc$36366$n4688
.sym 39204 $abc$36366$n3969_1
.sym 39205 picorv32.mem_wordsize[2]
.sym 39206 $abc$36366$n2982_1
.sym 39207 basesoc_picorv327[20]
.sym 39208 $abc$36366$n3423
.sym 39209 picorv32.latched_is_lu
.sym 39210 $abc$36366$n2962
.sym 39211 $abc$36366$n2859
.sym 39212 $abc$36366$n2973_1
.sym 39213 $abc$36366$n2956_1
.sym 39219 $abc$36366$n2952
.sym 39221 $abc$36366$n2967
.sym 39222 $abc$36366$n3969_1
.sym 39225 basesoc_picorv327[0]
.sym 39226 $abc$36366$n4748_1
.sym 39227 $abc$36366$n4683
.sym 39229 picorv32.mem_wordsize[2]
.sym 39230 $abc$36366$n3688_1
.sym 39233 $abc$36366$n3829_1
.sym 39234 $abc$36366$n2859
.sym 39237 $abc$36366$n4682
.sym 39238 $abc$36366$n4681_1
.sym 39239 picorv32.mem_wordsize[0]
.sym 39241 picorv32.mem_rdata_q[8]
.sym 39242 basesoc_picorv327[1]
.sym 39243 picorv32.mem_rdata_latched[8]
.sym 39244 $abc$36366$n4746
.sym 39245 $abc$36366$n4251_1
.sym 39252 $abc$36366$n2859
.sym 39254 picorv32.mem_rdata_q[8]
.sym 39255 $abc$36366$n3969_1
.sym 39264 $abc$36366$n2967
.sym 39265 basesoc_picorv327[1]
.sym 39267 $abc$36366$n3969_1
.sym 39270 $abc$36366$n4251_1
.sym 39271 basesoc_picorv327[0]
.sym 39272 $abc$36366$n4683
.sym 39273 $abc$36366$n4682
.sym 39276 $abc$36366$n4682
.sym 39277 $abc$36366$n4748_1
.sym 39278 $abc$36366$n4746
.sym 39279 picorv32.mem_wordsize[2]
.sym 39282 $abc$36366$n3829_1
.sym 39283 $abc$36366$n2952
.sym 39284 $abc$36366$n4681_1
.sym 39285 $abc$36366$n3688_1
.sym 39289 picorv32.mem_rdata_latched[8]
.sym 39294 $abc$36366$n3969_1
.sym 39297 picorv32.mem_wordsize[0]
.sym 39299 clk12_$glb_clk
.sym 39301 picorv32.mem_rdata_latched[22]
.sym 39302 $abc$36366$n4833
.sym 39303 $abc$36366$n4760_1
.sym 39304 $abc$36366$n3868_1
.sym 39305 $abc$36366$n4761
.sym 39306 picorv32.mem_rdata_q[22]
.sym 39307 $abc$36366$n4762
.sym 39308 $abc$36366$n3993_1
.sym 39310 sys_rst
.sym 39311 $abc$36366$n4856
.sym 39313 $abc$36366$n4517_1
.sym 39316 $abc$36366$n2896
.sym 39317 basesoc_picorv328[30]
.sym 39318 basesoc_picorv327[18]
.sym 39319 basesoc_picorv323[4]
.sym 39320 picorv32.alu_out_q[30]
.sym 39322 $abc$36366$n2939
.sym 39323 $abc$36366$n4683
.sym 39324 $abc$36366$n2956_1
.sym 39326 $abc$36366$n3688_1
.sym 39327 basesoc_picorv323[3]
.sym 39328 $abc$36366$n2908
.sym 39329 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 39330 $abc$36366$n4746
.sym 39331 $abc$36366$n2908
.sym 39332 $abc$36366$n5514_1
.sym 39333 $abc$36366$n5526
.sym 39334 picorv32.alu_out_q[8]
.sym 39335 $abc$36366$n5520_1
.sym 39336 $abc$36366$n4833
.sym 39342 $abc$36366$n2896
.sym 39344 $abc$36366$n3829_1
.sym 39345 basesoc_picorv327[0]
.sym 39346 $abc$36366$n4745_1
.sym 39347 $abc$36366$n3688_1
.sym 39348 picorv32.mem_rdata_q[9]
.sym 39349 $abc$36366$n2973_1
.sym 39350 $abc$36366$n4691
.sym 39351 $abc$36366$n4251_1
.sym 39352 $abc$36366$n3972_1
.sym 39354 $abc$36366$n4747
.sym 39357 $abc$36366$n4690_1
.sym 39358 basesoc_picorv327[1]
.sym 39359 $abc$36366$n5511_1
.sym 39361 $abc$36366$n4689
.sym 39362 picorv32.mem_wordsize[0]
.sym 39365 picorv32.mem_wordsize[2]
.sym 39366 picorv32.mem_rdata_q[21]
.sym 39369 $abc$36366$n2925_1
.sym 39371 picorv32.mem_rdata_latched[21]
.sym 39373 $abc$36366$n2859
.sym 39377 picorv32.mem_rdata_latched[21]
.sym 39381 $abc$36366$n3972_1
.sym 39382 $abc$36366$n4690_1
.sym 39383 picorv32.mem_wordsize[2]
.sym 39384 picorv32.mem_wordsize[0]
.sym 39387 picorv32.mem_rdata_q[9]
.sym 39389 $abc$36366$n2859
.sym 39390 $abc$36366$n3972_1
.sym 39393 basesoc_picorv327[0]
.sym 39394 $abc$36366$n4251_1
.sym 39395 $abc$36366$n4691
.sym 39396 $abc$36366$n4690_1
.sym 39399 $abc$36366$n3829_1
.sym 39400 $abc$36366$n4747
.sym 39401 $abc$36366$n4745_1
.sym 39402 $abc$36366$n5511_1
.sym 39405 picorv32.mem_rdata_q[21]
.sym 39406 $abc$36366$n2859
.sym 39407 $abc$36366$n2973_1
.sym 39411 $abc$36366$n3829_1
.sym 39412 $abc$36366$n3688_1
.sym 39413 $abc$36366$n2925_1
.sym 39414 $abc$36366$n4689
.sym 39417 $abc$36366$n3972_1
.sym 39418 $abc$36366$n2896
.sym 39420 basesoc_picorv327[1]
.sym 39422 clk12_$glb_clk
.sym 39424 $abc$36366$n4838
.sym 39425 $abc$36366$n4789
.sym 39426 $abc$36366$n4775_1
.sym 39427 $abc$36366$n4776
.sym 39428 $abc$36366$n4790_1
.sym 39429 $abc$36366$n4839
.sym 39430 picorv32.reg_out[10]
.sym 39431 picorv32.reg_out[14]
.sym 39432 $abc$36366$n4691
.sym 39433 $abc$36366$n4723
.sym 39436 picorv32.mem_rdata_q[21]
.sym 39437 picorv32.latched_stalu
.sym 39438 $abc$36366$n3829_1
.sym 39439 basesoc_picorv327[0]
.sym 39440 $abc$36366$n3829_1
.sym 39441 picorv32.decoded_imm[21]
.sym 39442 $abc$36366$n4745_1
.sym 39443 $abc$36366$n3864_1
.sym 39445 picorv32.mem_rdata_latched[19]
.sym 39446 picorv32.reg_next_pc[7]
.sym 39447 picorv32.alu_out_q[31]
.sym 39448 basesoc_picorv323[7]
.sym 39449 $abc$36366$n4696_1
.sym 39450 $abc$36366$n2925_1
.sym 39451 $abc$36366$n2934
.sym 39453 picorv32.alu_out_q[28]
.sym 39454 picorv32.mem_wordsize[0]
.sym 39455 picorv32.mem_rdata_q[18]
.sym 39456 picorv32.mem_rdata_q[8]
.sym 39458 $abc$36366$n2939
.sym 39459 $abc$36366$n2859
.sym 39466 $abc$36366$n4754_1
.sym 39472 picorv32.mem_wordsize[0]
.sym 39473 picorv32.mem_rdata_latched[8]
.sym 39474 picorv32.mem_rdata_q[20]
.sym 39475 $abc$36366$n2925_1
.sym 39477 picorv32.mem_rdata_latched[11]
.sym 39479 $abc$36366$n4809
.sym 39480 $abc$36366$n4802_1
.sym 39483 $abc$36366$n2859
.sym 39490 $abc$36366$n4746
.sym 39491 $abc$36366$n4827
.sym 39492 picorv32.latched_is_lu
.sym 39493 $abc$36366$n2962
.sym 39495 $abc$36366$n3829_1
.sym 39496 $abc$36366$n4745_1
.sym 39498 $abc$36366$n4802_1
.sym 39499 $abc$36366$n4809
.sym 39500 $abc$36366$n4745_1
.sym 39501 $abc$36366$n3829_1
.sym 39504 $abc$36366$n2962
.sym 39505 $abc$36366$n2859
.sym 39507 picorv32.mem_rdata_q[20]
.sym 39510 picorv32.latched_is_lu
.sym 39511 picorv32.mem_wordsize[0]
.sym 39513 $abc$36366$n2962
.sym 39518 picorv32.mem_rdata_latched[11]
.sym 39523 picorv32.mem_rdata_latched[8]
.sym 39528 $abc$36366$n4754_1
.sym 39529 $abc$36366$n4745_1
.sym 39530 $abc$36366$n3829_1
.sym 39531 $abc$36366$n4746
.sym 39535 picorv32.mem_wordsize[0]
.sym 39536 picorv32.latched_is_lu
.sym 39537 $abc$36366$n2925_1
.sym 39540 $abc$36366$n3829_1
.sym 39541 $abc$36366$n4802_1
.sym 39542 $abc$36366$n4827
.sym 39543 $abc$36366$n4745_1
.sym 39544 $abc$36366$n3006_$glb_ce
.sym 39545 clk12_$glb_clk
.sym 39547 picorv32.reg_out[12]
.sym 39548 picorv32.mem_rdata_q[23]
.sym 39549 $abc$36366$n4795
.sym 39550 picorv32.mem_rdata_latched[23]
.sym 39551 picorv32.mem_rdata_q[24]
.sym 39552 $abc$36366$n4814
.sym 39553 $abc$36366$n4815
.sym 39554 $abc$36366$n4832
.sym 39556 array_muxed0[0]
.sym 39559 $abc$36366$n3768
.sym 39560 $abc$36366$n3778_1
.sym 39561 $abc$36366$n3892_1
.sym 39562 basesoc_picorv328[24]
.sym 39563 picorv32.alu_out_q[27]
.sym 39564 $abc$36366$n2900
.sym 39565 picorv32.mem_rdata_latched[11]
.sym 39566 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 39567 basesoc_picorv323[0]
.sym 39568 picorv32.is_lui_auipc_jal
.sym 39569 basesoc_picorv323[1]
.sym 39570 picorv32.mem_rdata_q[20]
.sym 39571 picorv32.latched_rd[1]
.sym 39572 $PACKER_VCC_NET
.sym 39575 $abc$36366$n4716
.sym 39576 picorv32.decoded_rd[1]
.sym 39577 picorv32.latched_rd[0]
.sym 39578 $abc$36366$n4832
.sym 39579 picorv32.cpuregs_wrdata[2]
.sym 39581 $abc$36366$n3829_1
.sym 39582 picorv32.cpuregs_rs1[2]
.sym 39588 $abc$36366$n2900
.sym 39590 $abc$36366$n2939
.sym 39592 picorv32.mem_rdata_latched[18]
.sym 39593 picorv32.mem_rdata_q[16]
.sym 39594 $abc$36366$n2952
.sym 39595 $abc$36366$n2967
.sym 39597 picorv32.decoded_rs2[3]
.sym 39605 picorv32.mem_rdata_q[18]
.sym 39607 picorv32.mem_rdata_latched[23]
.sym 39608 picorv32.mem_rdata_q[24]
.sym 39611 $abc$36366$n2934
.sym 39614 picorv32.mem_wordsize[0]
.sym 39615 picorv32.latched_is_lu
.sym 39619 $abc$36366$n2859
.sym 39621 $abc$36366$n2859
.sym 39622 picorv32.mem_rdata_q[16]
.sym 39623 $abc$36366$n2952
.sym 39628 picorv32.mem_rdata_latched[18]
.sym 39633 picorv32.latched_is_lu
.sym 39634 picorv32.mem_wordsize[0]
.sym 39635 $abc$36366$n2900
.sym 39639 $abc$36366$n2967
.sym 39640 picorv32.latched_is_lu
.sym 39641 picorv32.mem_wordsize[0]
.sym 39645 $abc$36366$n2939
.sym 39647 $abc$36366$n2859
.sym 39648 picorv32.mem_rdata_q[18]
.sym 39651 $abc$36366$n2967
.sym 39652 picorv32.mem_rdata_q[24]
.sym 39654 $abc$36366$n2859
.sym 39657 $abc$36366$n2952
.sym 39659 picorv32.latched_is_lu
.sym 39660 picorv32.mem_wordsize[0]
.sym 39663 picorv32.mem_rdata_latched[23]
.sym 39665 $abc$36366$n2934
.sym 39666 picorv32.decoded_rs2[3]
.sym 39668 clk12_$glb_clk
.sym 39670 $abc$36366$n4734
.sym 39671 picorv32.mem_rdata_q[17]
.sym 39672 picorv32.mem_rdata_latched[17]
.sym 39673 picorv32.reg_out[6]
.sym 39674 $abc$36366$n4821
.sym 39675 $abc$36366$n4735
.sym 39676 picorv32.reg_out[18]
.sym 39677 picorv32.reg_out[2]
.sym 39678 picorv32.is_lui_auipc_jal
.sym 39683 picorv32.decoded_imm_uj[18]
.sym 39684 picorv32.latched_is_lu
.sym 39685 $abc$36366$n3792
.sym 39686 $abc$36366$n4802_1
.sym 39687 picorv32.cpu_state[2]
.sym 39688 picorv32.is_lui_auipc_jal
.sym 39689 picorv32.reg_out[12]
.sym 39690 $abc$36366$n4436
.sym 39691 $abc$36366$n3738
.sym 39692 $abc$36366$n3752
.sym 39693 $abc$36366$n4746
.sym 39694 $abc$36366$n4795
.sym 39695 picorv32.irq_mask[2]
.sym 39696 $abc$36366$n4797
.sym 39697 user_btn2
.sym 39698 basesoc_picorv327[3]
.sym 39699 $abc$36366$n7121
.sym 39700 sys_rst
.sym 39701 picorv32.latched_is_lu
.sym 39702 picorv32.alu_out_q[26]
.sym 39703 $abc$36366$n4688
.sym 39704 picorv32.latched_is_lu
.sym 39705 $abc$36366$n2956_1
.sym 39712 $abc$36366$n2896
.sym 39713 $abc$36366$n4893_1
.sym 39714 picorv32.cpuregs_rs1[9]
.sym 39717 $abc$36366$n4803
.sym 39718 $abc$36366$n4745_1
.sym 39720 $abc$36366$n2913
.sym 39721 $abc$36366$n4753
.sym 39724 $abc$36366$n4703
.sym 39725 picorv32.latched_is_lu
.sym 39726 $abc$36366$n4745_1
.sym 39728 $abc$36366$n4881_1
.sym 39729 picorv32.mem_wordsize[0]
.sym 39730 $abc$36366$n2904
.sym 39731 $abc$36366$n4821
.sym 39740 $abc$36366$n4755
.sym 39741 $abc$36366$n3829_1
.sym 39742 $abc$36366$n4802_1
.sym 39744 $abc$36366$n4893_1
.sym 39745 $abc$36366$n4745_1
.sym 39746 $abc$36366$n4802_1
.sym 39747 $abc$36366$n3829_1
.sym 39750 picorv32.latched_is_lu
.sym 39752 $abc$36366$n2904
.sym 39753 picorv32.mem_wordsize[0]
.sym 39756 $abc$36366$n4703
.sym 39757 $abc$36366$n4753
.sym 39758 $abc$36366$n4755
.sym 39759 picorv32.cpuregs_rs1[9]
.sym 39762 $abc$36366$n3829_1
.sym 39763 $abc$36366$n4802_1
.sym 39764 $abc$36366$n4745_1
.sym 39765 $abc$36366$n4803
.sym 39768 $abc$36366$n2913
.sym 39769 picorv32.latched_is_lu
.sym 39770 picorv32.mem_wordsize[0]
.sym 39774 picorv32.latched_is_lu
.sym 39776 $abc$36366$n2896
.sym 39777 picorv32.mem_wordsize[0]
.sym 39780 $abc$36366$n4802_1
.sym 39781 $abc$36366$n3829_1
.sym 39782 $abc$36366$n4745_1
.sym 39783 $abc$36366$n4881_1
.sym 39786 $abc$36366$n4745_1
.sym 39787 $abc$36366$n4802_1
.sym 39788 $abc$36366$n3829_1
.sym 39789 $abc$36366$n4821
.sym 39791 clk12_$glb_clk
.sym 39793 picorv32.reg_out[21]
.sym 39794 $abc$36366$n4702_1
.sym 39795 $abc$36366$n4710
.sym 39796 $abc$36366$n4056_1
.sym 39797 picorv32.reg_out[15]
.sym 39798 $abc$36366$n4709
.sym 39799 $abc$36366$n4700
.sym 39800 $abc$36366$n4701
.sym 39805 picorv32.cpu_state[0]
.sym 39806 $abc$36366$n2904
.sym 39807 $abc$36366$n3756
.sym 39808 $abc$36366$n3872
.sym 39810 picorv32.reg_out[2]
.sym 39811 picorv32.reg_out[9]
.sym 39812 picorv32.decoded_rd[0]
.sym 39814 picorv32.cpu_state[4]
.sym 39816 $abc$36366$n7109
.sym 39817 $abc$36366$n4850
.sym 39818 picorv32.irq_pending[2]
.sym 39819 picorv32.latched_rd[5]
.sym 39820 $abc$36366$n4801
.sym 39821 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 39823 picorv32.cpu_state[4]
.sym 39824 $abc$36366$n5526
.sym 39825 picorv32.latched_rd[1]
.sym 39826 picorv32.cpuregs_wrdata[5]
.sym 39827 $abc$36366$n5520_1
.sym 39828 $abc$36366$n207
.sym 39836 $abc$36366$n3012
.sym 39838 $abc$36366$n4869
.sym 39840 $abc$36366$n4851
.sym 39841 $abc$36366$n3149
.sym 39844 $abc$36366$n4745_1
.sym 39845 picorv32.decoded_rd[4]
.sym 39846 picorv32.decoded_rd[1]
.sym 39847 $abc$36366$n4857
.sym 39850 picorv32.latched_rd[1]
.sym 39852 picorv32.decoded_rd[2]
.sym 39853 picorv32.latched_rd[0]
.sym 39854 picorv32.irq_state[0]
.sym 39856 $abc$36366$n3829_1
.sym 39858 picorv32.decoded_rd[0]
.sym 39859 $abc$36366$n3148
.sym 39860 $abc$36366$n4802_1
.sym 39861 $abc$36366$n3147
.sym 39862 picorv32.latched_rd[2]
.sym 39864 picorv32.latched_rd[4]
.sym 39865 picorv32.cpu_state[0]
.sym 39867 $abc$36366$n3147
.sym 39868 $abc$36366$n3149
.sym 39869 picorv32.latched_rd[1]
.sym 39870 picorv32.decoded_rd[1]
.sym 39873 $abc$36366$n3149
.sym 39874 picorv32.irq_state[0]
.sym 39875 picorv32.latched_rd[0]
.sym 39876 picorv32.cpu_state[0]
.sym 39879 picorv32.decoded_rd[2]
.sym 39880 picorv32.latched_rd[2]
.sym 39881 $abc$36366$n3147
.sym 39882 $abc$36366$n3149
.sym 39885 picorv32.decoded_rd[0]
.sym 39886 $abc$36366$n3148
.sym 39888 $abc$36366$n3147
.sym 39891 $abc$36366$n3829_1
.sym 39892 $abc$36366$n4802_1
.sym 39893 $abc$36366$n4851
.sym 39894 $abc$36366$n4745_1
.sym 39897 $abc$36366$n4745_1
.sym 39898 $abc$36366$n4869
.sym 39899 $abc$36366$n4802_1
.sym 39900 $abc$36366$n3829_1
.sym 39903 $abc$36366$n3147
.sym 39904 picorv32.latched_rd[4]
.sym 39905 picorv32.decoded_rd[4]
.sym 39906 $abc$36366$n3149
.sym 39909 $abc$36366$n4802_1
.sym 39910 $abc$36366$n4857
.sym 39911 $abc$36366$n4745_1
.sym 39912 $abc$36366$n3829_1
.sym 39913 $abc$36366$n3012
.sym 39914 clk12_$glb_clk
.sym 39916 $abc$36366$n4693_1
.sym 39917 $abc$36366$n4724_1
.sym 39918 $abc$36366$n4692
.sym 39919 $abc$36366$n4694
.sym 39920 picorv32.reg_out[1]
.sym 39921 $abc$36366$n4293_1
.sym 39922 picorv32.cpuregs_wrdata[2]
.sym 39923 $abc$36366$n4725
.sym 39925 $abc$36366$n4036_1
.sym 39928 picorv32.latched_stalu
.sym 39930 $abc$36366$n3012
.sym 39931 $abc$36366$n3920_1
.sym 39932 picorv32.mem_rdata_latched[16]
.sym 39933 picorv32.latched_stalu
.sym 39934 basesoc_picorv327[6]
.sym 39935 $abc$36366$n2934
.sym 39936 picorv32.cpuregs_rs1[3]
.sym 39937 picorv32.mem_rdata_q[25]
.sym 39938 picorv32.latched_rd[3]
.sym 39939 $abc$36366$n4053_1
.sym 39940 picorv32.reg_pc[2]
.sym 39941 $abc$36366$n3896_1
.sym 39942 picorv32.irq_pending[12]
.sym 39943 $abc$36366$n4306_1
.sym 39944 picorv32.cpuregs_rs1[22]
.sym 39945 picorv32.alu_out_q[28]
.sym 39946 picorv32.decoded_imm[1]
.sym 39947 $abc$36366$n4711_1
.sym 39948 picorv32.reg_pc[21]
.sym 39949 picorv32.instr_maskirq
.sym 39950 picorv32.cpu_state[3]
.sym 39951 picorv32.cpu_state[0]
.sym 39957 picorv32.irq_pending[1]
.sym 39958 $abc$36366$n3452
.sym 39959 $abc$36366$n4306_1
.sym 39962 picorv32.irq_state[1]
.sym 39963 picorv32.irq_mask[4]
.sym 39964 basesoc_picorv327[4]
.sym 39965 picorv32.latched_rd[1]
.sym 39966 $abc$36366$n3412
.sym 39967 picorv32.latched_rd[2]
.sym 39968 picorv32.latched_rd[0]
.sym 39969 $abc$36366$n4291_1
.sym 39970 picorv32.irq_mask[1]
.sym 39971 picorv32.latched_rd[4]
.sym 39973 picorv32.cpuregs_wrdata[28]
.sym 39974 $abc$36366$n2845
.sym 39975 picorv32.cpuregs_rs1[4]
.sym 39977 picorv32.irq_pending[16]
.sym 39978 $abc$36366$n4703
.sym 39979 picorv32.latched_rd[5]
.sym 39980 $abc$36366$n4801
.sym 39981 $abc$36366$n4717_1
.sym 39982 picorv32.cpu_state[0]
.sym 39983 picorv32.cpu_state[4]
.sym 39984 $abc$36366$n4718
.sym 39985 $abc$36366$n3860_1
.sym 39986 picorv32.latched_rd[3]
.sym 39987 $abc$36366$n4804
.sym 39988 $abc$36366$n4307_1
.sym 39990 $abc$36366$n3412
.sym 39991 picorv32.cpu_state[4]
.sym 39992 picorv32.irq_mask[4]
.sym 39993 basesoc_picorv327[4]
.sym 39996 picorv32.latched_rd[4]
.sym 39997 picorv32.latched_rd[3]
.sym 39998 picorv32.latched_rd[2]
.sym 39999 picorv32.latched_rd[5]
.sym 40002 $abc$36366$n4307_1
.sym 40003 $abc$36366$n3860_1
.sym 40004 $abc$36366$n4306_1
.sym 40005 $abc$36366$n2845
.sym 40008 $abc$36366$n4717_1
.sym 40009 picorv32.cpuregs_rs1[4]
.sym 40010 $abc$36366$n4703
.sym 40011 $abc$36366$n4718
.sym 40014 picorv32.latched_rd[0]
.sym 40015 $abc$36366$n3452
.sym 40017 picorv32.latched_rd[1]
.sym 40020 picorv32.irq_state[1]
.sym 40021 picorv32.irq_pending[1]
.sym 40022 $abc$36366$n4291_1
.sym 40023 picorv32.irq_mask[1]
.sym 40028 picorv32.cpuregs_wrdata[28]
.sym 40032 $abc$36366$n4804
.sym 40033 picorv32.cpu_state[0]
.sym 40034 $abc$36366$n4801
.sym 40035 picorv32.irq_pending[16]
.sym 40037 clk12_$glb_clk
.sym 40039 $abc$36366$n4294_1
.sym 40040 $abc$36366$n4102_1
.sym 40041 $abc$36366$n4295_1
.sym 40042 $abc$36366$n5526
.sym 40043 picorv32.cpuregs_wrdata[5]
.sym 40044 $abc$36366$n4840
.sym 40045 $abc$36366$n4726
.sym 40046 picorv32.reg_out[22]
.sym 40047 basesoc_picorv327[5]
.sym 40048 basesoc_picorv327[15]
.sym 40051 picorv32.irq_pending[1]
.sym 40053 picorv32.irq_mask[1]
.sym 40054 picorv32.latched_compr
.sym 40057 picorv32.irq_pending[11]
.sym 40058 picorv32.irq_state[1]
.sym 40059 picorv32.reg_next_pc[16]
.sym 40060 $PACKER_GND_NET
.sym 40061 $abc$36366$n3900_1
.sym 40062 $abc$36366$n3412
.sym 40063 picorv32.irq_state[1]
.sym 40064 $abc$36366$n7117
.sym 40065 $PACKER_VCC_NET
.sym 40066 $abc$36366$n4716
.sym 40067 $abc$36366$n4037_1
.sym 40068 $abc$36366$n4303_1
.sym 40069 picorv32.latched_rd[0]
.sym 40070 picorv32.irq_state[1]
.sym 40071 picorv32.cpuregs_wrdata[2]
.sym 40072 $abc$36366$n3888_1
.sym 40073 $abc$36366$n4037_1
.sym 40074 $abc$36366$n3008_1
.sym 40081 picorv32.irq_mask[13]
.sym 40082 $abc$36366$n3070
.sym 40083 picorv32.cpu_state[2]
.sym 40084 $abc$36366$n3451_1
.sym 40085 $abc$36366$n5519_1
.sym 40086 $abc$36366$n207
.sym 40089 picorv32.irq_state[1]
.sym 40092 picorv32.cpu_state[0]
.sym 40093 $abc$36366$n4779
.sym 40094 $abc$36366$n4756
.sym 40098 picorv32.cpuregs_rs1[13]
.sym 40099 picorv32.irq_pending[5]
.sym 40100 picorv32.irq_mask[9]
.sym 40102 picorv32.irq_pending[12]
.sym 40103 picorv32.irq_mask[5]
.sym 40104 picorv32.cpuregs_rs1[14]
.sym 40106 picorv32.latched_branch
.sym 40109 picorv32.instr_maskirq
.sym 40110 $abc$36366$n3412
.sym 40111 picorv32.irq_mask[14]
.sym 40114 $abc$36366$n3412
.sym 40115 picorv32.irq_mask[9]
.sym 40116 $abc$36366$n4756
.sym 40120 picorv32.cpuregs_rs1[13]
.sym 40125 picorv32.irq_mask[14]
.sym 40126 picorv32.cpu_state[2]
.sym 40127 picorv32.instr_maskirq
.sym 40128 picorv32.cpuregs_rs1[14]
.sym 40131 picorv32.cpu_state[2]
.sym 40132 picorv32.cpuregs_rs1[13]
.sym 40133 picorv32.irq_mask[13]
.sym 40134 picorv32.instr_maskirq
.sym 40138 picorv32.irq_mask[5]
.sym 40139 picorv32.irq_state[1]
.sym 40140 picorv32.irq_pending[5]
.sym 40143 $abc$36366$n5519_1
.sym 40144 $abc$36366$n4779
.sym 40145 picorv32.cpu_state[0]
.sym 40146 picorv32.irq_pending[12]
.sym 40149 $abc$36366$n3451_1
.sym 40151 $abc$36366$n207
.sym 40152 picorv32.latched_branch
.sym 40155 picorv32.cpuregs_rs1[14]
.sym 40159 $abc$36366$n3070
.sym 40160 clk12_$glb_clk
.sym 40161 $abc$36366$n208_$glb_sr
.sym 40162 $abc$36366$n4834
.sym 40163 $abc$36366$n4306_1
.sym 40164 $abc$36366$n4836
.sym 40165 $abc$36366$n4711_1
.sym 40166 $abc$36366$n4181
.sym 40167 $abc$36366$n4298_1
.sym 40168 $abc$36366$n4793_1
.sym 40169 $abc$36366$n4189
.sym 40171 picorv32.mem_rdata_q[28]
.sym 40174 picorv32.cpuregs_rs1[14]
.sym 40176 $abc$36366$n3070
.sym 40177 picorv32.cpu_state[2]
.sym 40178 picorv32.irq_state[0]
.sym 40179 $abc$36366$n3007_1
.sym 40180 picorv32.cpuregs_rs1[9]
.sym 40181 $abc$36366$n4779
.sym 40182 $abc$36366$n5522_1
.sym 40183 picorv32.reg_pc[9]
.sym 40184 picorv32.cpuregs_rs1[13]
.sym 40186 $abc$36366$n7121
.sym 40187 picorv32.irq_mask[2]
.sym 40188 $abc$36366$n2845
.sym 40189 picorv32.cpuregs_wrdata[14]
.sym 40190 picorv32.alu_out_q[26]
.sym 40191 picorv32.cpuregs_rs1[26]
.sym 40192 sys_rst
.sym 40193 picorv32.cpuregs_wrdata[13]
.sym 40194 picorv32.cpuregs_wrdata[12]
.sym 40195 $abc$36366$n5941
.sym 40196 $abc$36366$n5523
.sym 40197 user_btn2
.sym 40204 picorv32.irq_mask[13]
.sym 40205 $abc$36366$n3066
.sym 40208 $abc$36366$n4703
.sym 40210 picorv32.irq_mask[14]
.sym 40212 picorv32.cpuregs_rs1[16]
.sym 40213 picorv32.reg_next_pc[12]
.sym 40216 $abc$36366$n4806
.sym 40217 $abc$36366$n4805_1
.sym 40220 picorv32.irq_pending[13]
.sym 40222 $abc$36366$n3412
.sym 40223 picorv32.irq_pending[12]
.sym 40225 $abc$36366$n4324_1
.sym 40226 picorv32.irq_state[0]
.sym 40228 $abc$36366$n4325_1
.sym 40229 picorv32.irq_pending[14]
.sym 40232 picorv32.irq_mask[16]
.sym 40234 picorv32.irq_pending[15]
.sym 40236 $abc$36366$n4324_1
.sym 40237 picorv32.irq_state[0]
.sym 40238 $abc$36366$n4325_1
.sym 40239 picorv32.reg_next_pc[12]
.sym 40242 picorv32.irq_pending[13]
.sym 40244 picorv32.irq_mask[13]
.sym 40249 picorv32.irq_mask[14]
.sym 40251 picorv32.irq_pending[14]
.sym 40254 picorv32.irq_pending[14]
.sym 40256 picorv32.irq_mask[14]
.sym 40260 picorv32.irq_pending[15]
.sym 40261 picorv32.irq_pending[14]
.sym 40262 picorv32.irq_pending[12]
.sym 40263 picorv32.irq_pending[13]
.sym 40266 picorv32.irq_pending[13]
.sym 40268 picorv32.irq_mask[13]
.sym 40272 picorv32.irq_mask[16]
.sym 40273 $abc$36366$n3412
.sym 40278 $abc$36366$n4703
.sym 40279 $abc$36366$n4806
.sym 40280 $abc$36366$n4805_1
.sym 40281 picorv32.cpuregs_rs1[16]
.sym 40282 $abc$36366$n3066
.sym 40283 clk12_$glb_clk
.sym 40284 $abc$36366$n208_$glb_sr
.sym 40285 $abc$36366$n4351_1
.sym 40286 $abc$36366$n4215_1
.sym 40287 $abc$36366$n4303_1
.sym 40288 $abc$36366$n4354_1
.sym 40289 $abc$36366$n4334_1
.sym 40290 $abc$36366$n4313_1
.sym 40291 $abc$36366$n4315_1
.sym 40292 $abc$36366$n4319_1
.sym 40297 basesoc_picorv327[21]
.sym 40298 picorv32.cpu_state[0]
.sym 40299 picorv32.reg_next_pc[12]
.sym 40300 $abc$36366$n4080_1
.sym 40301 picorv32.irq_pending[13]
.sym 40302 $abc$36366$n4189
.sym 40303 basesoc_picorv327[31]
.sym 40304 $abc$36366$n4806
.sym 40305 picorv32.cpuregs_rs1[28]
.sym 40306 $abc$36366$n4080_1
.sym 40307 picorv32.cpuregs_rs1[24]
.sym 40308 $abc$36366$n4836
.sym 40310 $abc$36366$n5949
.sym 40311 $abc$36366$n5947
.sym 40312 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 40313 $abc$36366$n3924_1
.sym 40314 picorv32.reg_next_pc[9]
.sym 40315 $abc$36366$n207
.sym 40316 $abc$36366$n4348_1
.sym 40317 $abc$36366$n4850
.sym 40318 picorv32.irq_pending[3]
.sym 40319 picorv32.cpu_state[4]
.sym 40320 $abc$36366$n7130
.sym 40326 picorv32.cpuregs_rs1[29]
.sym 40327 $abc$36366$n3892_1
.sym 40328 $abc$36366$n4884_1
.sym 40329 $abc$36366$n4882_1
.sym 40330 $abc$36366$n4823
.sym 40331 $abc$36366$n3041
.sym 40332 $abc$36366$n4328_1
.sym 40333 picorv32.irq_pending[29]
.sym 40336 $abc$36366$n4327_1
.sym 40337 $abc$36366$n3040
.sym 40338 $abc$36366$n4824
.sym 40339 $abc$36366$n4331_1
.sym 40340 picorv32.irq_state[1]
.sym 40342 $abc$36366$n3888_1
.sym 40344 $abc$36366$n4822
.sym 40345 picorv32.irq_pending[19]
.sym 40346 picorv32.cpuregs_rs1[19]
.sym 40347 $abc$36366$n4820
.sym 40348 $abc$36366$n2845
.sym 40350 $abc$36366$n4883_1
.sym 40352 $abc$36366$n4703
.sym 40353 $abc$36366$n4880_1
.sym 40354 $abc$36366$n4330_1
.sym 40357 picorv32.cpu_state[0]
.sym 40359 picorv32.cpu_state[0]
.sym 40360 picorv32.irq_pending[29]
.sym 40361 $abc$36366$n4880_1
.sym 40362 $abc$36366$n4882_1
.sym 40365 $abc$36366$n4327_1
.sym 40368 $abc$36366$n4328_1
.sym 40371 $abc$36366$n4823
.sym 40372 $abc$36366$n4703
.sym 40373 picorv32.cpuregs_rs1[19]
.sym 40374 $abc$36366$n4824
.sym 40377 $abc$36366$n4703
.sym 40378 picorv32.cpuregs_rs1[29]
.sym 40379 $abc$36366$n4883_1
.sym 40380 $abc$36366$n4884_1
.sym 40383 $abc$36366$n4822
.sym 40384 $abc$36366$n4820
.sym 40385 picorv32.cpu_state[0]
.sym 40386 picorv32.irq_pending[19]
.sym 40389 picorv32.irq_state[1]
.sym 40390 $abc$36366$n2845
.sym 40391 $abc$36366$n3892_1
.sym 40392 $abc$36366$n3040
.sym 40395 $abc$36366$n3888_1
.sym 40396 $abc$36366$n3041
.sym 40397 $abc$36366$n2845
.sym 40398 picorv32.irq_state[1]
.sym 40401 $abc$36366$n4330_1
.sym 40404 $abc$36366$n4331_1
.sym 40406 clk12_$glb_clk
.sym 40409 $abc$36366$n5935
.sym 40410 $abc$36366$n5937
.sym 40411 $abc$36366$n5939
.sym 40412 $abc$36366$n5941
.sym 40413 $abc$36366$n5943
.sym 40414 $abc$36366$n5945
.sym 40415 $abc$36366$n5947
.sym 40420 $abc$36366$n4309_1
.sym 40421 $abc$36366$n4315_1
.sym 40422 picorv32.reg_next_pc[29]
.sym 40423 $abc$36366$n4354_1
.sym 40424 picorv32.reg_next_pc[21]
.sym 40425 $abc$36366$n4319_1
.sym 40426 picorv32.irq_state[1]
.sym 40428 $abc$36366$n3864_1
.sym 40429 picorv32.decoded_imm_uj[18]
.sym 40430 picorv32.reg_out[19]
.sym 40431 picorv32.latched_branch
.sym 40432 picorv32.reg_out[27]
.sym 40433 $abc$36366$n3896_1
.sym 40434 $abc$36366$n3896_1
.sym 40436 picorv32.cpu_state[3]
.sym 40437 $abc$36366$n5969
.sym 40438 picorv32.alu_out_q[28]
.sym 40439 picorv32.cpuregs_wrdata[25]
.sym 40440 picorv32.reg_pc[21]
.sym 40443 picorv32.cpu_state[0]
.sym 40449 $abc$36366$n4860
.sym 40450 picorv32.cpuregs_rs1[25]
.sym 40453 $abc$36366$n5969
.sym 40454 picorv32.cpu_state[0]
.sym 40456 picorv32.irq_state[0]
.sym 40457 $abc$36366$n4870
.sym 40460 $abc$36366$n207
.sym 40461 $abc$36366$n4859
.sym 40462 picorv32.cpu_state[3]
.sym 40463 $abc$36366$n4854
.sym 40464 picorv32.irq_pending[24]
.sym 40465 picorv32.reg_next_pc[13]
.sym 40466 $abc$36366$n4868
.sym 40467 picorv32.irq_pending[25]
.sym 40468 $abc$36366$n5955
.sym 40469 $abc$36366$n4853
.sym 40470 picorv32.reg_next_pc[20]
.sym 40471 $abc$36366$n4703
.sym 40473 $abc$36366$n4858
.sym 40475 picorv32.latched_compr
.sym 40476 $abc$36366$n4852
.sym 40477 $abc$36366$n4850
.sym 40478 $abc$36366$n4856
.sym 40479 picorv32.cpuregs_rs1[24]
.sym 40480 $abc$36366$n7130
.sym 40482 $abc$36366$n4860
.sym 40483 picorv32.cpuregs_rs1[25]
.sym 40484 $abc$36366$n4703
.sym 40485 $abc$36366$n4859
.sym 40488 picorv32.irq_state[0]
.sym 40489 $abc$36366$n5969
.sym 40490 picorv32.reg_next_pc[20]
.sym 40491 $abc$36366$n207
.sym 40494 picorv32.reg_next_pc[13]
.sym 40495 picorv32.irq_state[0]
.sym 40496 $abc$36366$n207
.sym 40497 $abc$36366$n5955
.sym 40500 $abc$36366$n4854
.sym 40501 $abc$36366$n4703
.sym 40502 picorv32.cpuregs_rs1[24]
.sym 40503 $abc$36366$n4853
.sym 40506 picorv32.cpu_state[3]
.sym 40507 $abc$36366$n4870
.sym 40508 $abc$36366$n7130
.sym 40509 $abc$36366$n4868
.sym 40512 picorv32.latched_compr
.sym 40518 $abc$36366$n4852
.sym 40519 $abc$36366$n4850
.sym 40520 picorv32.irq_pending[24]
.sym 40521 picorv32.cpu_state[0]
.sym 40524 $abc$36366$n4858
.sym 40525 picorv32.irq_pending[25]
.sym 40526 picorv32.cpu_state[0]
.sym 40527 $abc$36366$n4856
.sym 40529 clk12_$glb_clk
.sym 40531 $abc$36366$n5949
.sym 40532 $abc$36366$n5951
.sym 40533 $abc$36366$n5953
.sym 40534 $abc$36366$n5955
.sym 40535 $abc$36366$n5957
.sym 40536 $abc$36366$n5959
.sym 40537 $abc$36366$n5961
.sym 40538 $abc$36366$n5963
.sym 40547 picorv32.reg_pc[9]
.sym 40549 $abc$36366$n4300_1
.sym 40550 picorv32.reg_pc[5]
.sym 40551 $abc$36366$n4324_1
.sym 40552 picorv32.irq_pending[24]
.sym 40553 $abc$36366$n4860
.sym 40555 picorv32.irq_state[1]
.sym 40556 picorv32.reg_next_pc[23]
.sym 40557 $abc$36366$n4321_1
.sym 40558 picorv32.reg_pc[17]
.sym 40560 picorv32.reg_out[27]
.sym 40561 $abc$36366$n2845
.sym 40562 $PACKER_VCC_NET
.sym 40572 picorv32.irq_mask[25]
.sym 40574 picorv32.irq_state[0]
.sym 40575 $abc$36366$n207
.sym 40577 $abc$36366$n3412
.sym 40579 $abc$36366$n7134
.sym 40581 basesoc_picorv327[31]
.sym 40582 picorv32.irq_state[0]
.sym 40583 $abc$36366$n3070
.sym 40584 picorv32.cpuregs_rs1[25]
.sym 40586 picorv32.cpu_state[0]
.sym 40587 $abc$36366$n2845
.sym 40588 picorv32.reg_next_pc[14]
.sym 40589 $abc$36366$n5951
.sym 40591 picorv32.cpu_state[4]
.sym 40592 $abc$36366$n5957
.sym 40593 picorv32.reg_next_pc[11]
.sym 40594 picorv32.irq_pending[31]
.sym 40595 $abc$36366$n5963
.sym 40596 picorv32.cpu_state[3]
.sym 40597 picorv32.reg_next_pc[17]
.sym 40599 $abc$36366$n207
.sym 40600 $abc$36366$n5523
.sym 40603 $abc$36366$n4896_1
.sym 40608 picorv32.cpuregs_rs1[25]
.sym 40611 picorv32.cpu_state[3]
.sym 40613 $abc$36366$n7134
.sym 40614 $abc$36366$n4896_1
.sym 40617 picorv32.reg_next_pc[17]
.sym 40618 picorv32.irq_state[0]
.sym 40619 $abc$36366$n207
.sym 40620 $abc$36366$n5963
.sym 40624 $abc$36366$n2845
.sym 40625 $abc$36366$n5523
.sym 40630 $abc$36366$n3412
.sym 40631 picorv32.irq_mask[25]
.sym 40635 picorv32.reg_next_pc[11]
.sym 40636 picorv32.irq_state[0]
.sym 40637 $abc$36366$n5951
.sym 40638 $abc$36366$n207
.sym 40641 $abc$36366$n5957
.sym 40642 picorv32.irq_state[0]
.sym 40643 picorv32.reg_next_pc[14]
.sym 40644 $abc$36366$n207
.sym 40647 picorv32.cpu_state[4]
.sym 40648 basesoc_picorv327[31]
.sym 40649 picorv32.cpu_state[0]
.sym 40650 picorv32.irq_pending[31]
.sym 40651 $abc$36366$n3070
.sym 40652 clk12_$glb_clk
.sym 40653 $abc$36366$n208_$glb_sr
.sym 40654 $abc$36366$n5965
.sym 40655 $abc$36366$n5967
.sym 40656 $abc$36366$n5969
.sym 40657 $abc$36366$n5971
.sym 40658 $abc$36366$n5973
.sym 40659 $abc$36366$n5975
.sym 40660 $abc$36366$n5977
.sym 40661 $abc$36366$n5979
.sym 40662 picorv32.reg_pc[10]
.sym 40663 picorv32.reg_pc[13]
.sym 40667 picorv32.reg_out[24]
.sym 40668 picorv32.irq_state[0]
.sym 40669 picorv32.reg_pc[12]
.sym 40670 $abc$36366$n5163
.sym 40671 $abc$36366$n3147
.sym 40673 $abc$36366$n7133
.sym 40674 $abc$36366$n5181
.sym 40675 $abc$36366$n7134
.sym 40676 picorv32.reg_pc[4]
.sym 40677 picorv32.reg_pc[9]
.sym 40678 picorv32.reg_pc[25]
.sym 40679 picorv32.reg_pc[31]
.sym 40680 sys_rst
.sym 40681 $abc$36366$n207
.sym 40682 picorv32.reg_pc[11]
.sym 40683 $abc$36366$n3836_1
.sym 40684 picorv32.reg_pc[30]
.sym 40685 user_btn2
.sym 40686 $abc$36366$n5523
.sym 40687 picorv32.alu_out_q[26]
.sym 40689 $abc$36366$n3960_1
.sym 40697 $abc$36366$n3066
.sym 40698 $abc$36366$n207
.sym 40699 picorv32.latched_stalu
.sym 40700 picorv32.reg_next_pc[28]
.sym 40702 picorv32.reg_next_pc[18]
.sym 40703 picorv32.irq_mask[25]
.sym 40704 picorv32.reg_out[27]
.sym 40705 $abc$36366$n4374_1
.sym 40706 picorv32.irq_state[0]
.sym 40710 picorv32.alu_out_q[28]
.sym 40711 $abc$36366$n5965
.sym 40712 picorv32.irq_pending[25]
.sym 40713 $abc$36366$n5985
.sym 40714 picorv32.reg_next_pc[24]
.sym 40715 picorv32.irq_state[1]
.sym 40716 picorv32.reg_next_pc[23]
.sym 40717 $abc$36366$n5977
.sym 40719 picorv32.alu_out_q[27]
.sym 40721 $abc$36366$n2845
.sym 40723 picorv32.reg_out[28]
.sym 40724 $abc$36366$n5975
.sym 40725 $abc$36366$n3046
.sym 40726 $abc$36366$n4375_1
.sym 40728 picorv32.latched_stalu
.sym 40729 picorv32.alu_out_q[27]
.sym 40730 picorv32.reg_out[27]
.sym 40731 $abc$36366$n2845
.sym 40734 picorv32.irq_mask[25]
.sym 40736 picorv32.irq_pending[25]
.sym 40740 picorv32.alu_out_q[28]
.sym 40741 picorv32.reg_out[28]
.sym 40742 picorv32.latched_stalu
.sym 40743 $abc$36366$n2845
.sym 40746 $abc$36366$n207
.sym 40747 $abc$36366$n5975
.sym 40748 picorv32.reg_next_pc[23]
.sym 40749 picorv32.irq_state[0]
.sym 40752 $abc$36366$n5985
.sym 40753 $abc$36366$n4374_1
.sym 40754 $abc$36366$n4375_1
.sym 40755 $abc$36366$n207
.sym 40758 picorv32.reg_next_pc[18]
.sym 40759 picorv32.irq_state[0]
.sym 40760 $abc$36366$n207
.sym 40761 $abc$36366$n5965
.sym 40764 picorv32.irq_state[0]
.sym 40765 $abc$36366$n207
.sym 40766 $abc$36366$n5977
.sym 40767 picorv32.reg_next_pc[24]
.sym 40770 $abc$36366$n3046
.sym 40771 picorv32.irq_state[1]
.sym 40772 picorv32.reg_next_pc[28]
.sym 40773 picorv32.irq_state[0]
.sym 40774 $abc$36366$n3066
.sym 40775 clk12_$glb_clk
.sym 40776 $abc$36366$n208_$glb_sr
.sym 40777 $abc$36366$n5981
.sym 40778 $abc$36366$n5983
.sym 40779 $abc$36366$n5985
.sym 40780 $abc$36366$n5987
.sym 40781 $abc$36366$n5989
.sym 40782 $abc$36366$n5991
.sym 40783 $abc$36366$n4372_1
.sym 40784 $abc$36366$n4377_1
.sym 40790 user_btn2
.sym 40791 picorv32.cpu_state[0]
.sym 40792 $abc$36366$n207
.sym 40793 picorv32.reg_pc[24]
.sym 40794 picorv32.irq_state[0]
.sym 40796 picorv32.decoded_imm_uj[15]
.sym 40797 $abc$36366$n4357_1
.sym 40798 picorv32.reg_next_pc[22]
.sym 40819 picorv32.latched_stalu
.sym 40820 $abc$36366$n2928
.sym 40821 picorv32.reg_out[31]
.sym 40826 $abc$36366$n6356
.sym 40829 picorv32.alu_out_q[31]
.sym 40830 picorv32.reg_out[27]
.sym 40831 picorv32.alu_out_q[27]
.sym 40832 picorv32.reg_out[26]
.sym 40840 sys_rst
.sym 40843 $abc$36366$n3836_1
.sym 40845 user_btn2
.sym 40847 picorv32.alu_out_q[26]
.sym 40863 picorv32.alu_out_q[27]
.sym 40864 picorv32.latched_stalu
.sym 40865 $abc$36366$n3836_1
.sym 40866 picorv32.reg_out[27]
.sym 40869 picorv32.latched_stalu
.sym 40870 $abc$36366$n3836_1
.sym 40871 picorv32.reg_out[31]
.sym 40872 picorv32.alu_out_q[31]
.sym 40887 picorv32.alu_out_q[26]
.sym 40888 picorv32.latched_stalu
.sym 40889 $abc$36366$n3836_1
.sym 40890 picorv32.reg_out[26]
.sym 40893 $abc$36366$n6356
.sym 40894 sys_rst
.sym 40896 user_btn2
.sym 40897 $abc$36366$n2928
.sym 40898 clk12_$glb_clk
.sym 40913 picorv32.reg_next_pc[17]
.sym 40914 $abc$36366$n2928
.sym 40916 picorv32.reg_next_pc[29]
.sym 40917 picorv32.reg_next_pc[18]
.sym 40918 $abc$36366$n3944_1
.sym 40919 picorv32.reg_out[30]
.sym 40920 $abc$36366$n2928
.sym 40922 picorv32.reg_next_pc[20]
.sym 40923 picorv32.reg_next_pc[18]
.sym 41043 picorv32.reg_next_pc[24]
.sym 41044 $PACKER_VCC_NET
.sym 41157 picorv32.reg_next_pc[31]
.sym 41250 basesoc_timer0_reload_storage[3]
.sym 41257 $abc$36366$n3316
.sym 41265 adr[0]
.sym 41306 $abc$36366$n2873
.sym 41317 basesoc_dat_w[3]
.sym 41354 basesoc_dat_w[3]
.sym 41367 $abc$36366$n2873
.sym 41368 clk12_$glb_clk
.sym 41369 sys_rst_$glb_sr
.sym 41374 basesoc_timer0_reload_storage[10]
.sym 41375 $abc$36366$n5173_1
.sym 41376 basesoc_timer0_reload_storage[14]
.sym 41377 $abc$36366$n5183
.sym 41378 basesoc_timer0_reload_storage[8]
.sym 41379 $abc$36366$n2873
.sym 41380 basesoc_timer0_reload_storage[13]
.sym 41381 basesoc_timer0_reload_storage[15]
.sym 41397 array_muxed1[25]
.sym 41400 $abc$36366$n2873
.sym 41414 array_muxed0[14]
.sym 41415 basesoc_timer0_reload_storage[3]
.sym 41417 $abc$36366$n2867
.sym 41418 basesoc_timer0_eventmanager_status_w
.sym 41419 adr[0]
.sym 41420 sys_rst
.sym 41425 $abc$36366$n4961
.sym 41426 basesoc_timer0_en_storage
.sym 41428 $abc$36366$n5020
.sym 41429 basesoc_timer0_reload_storage[8]
.sym 41430 basesoc_timer0_value[8]
.sym 41433 $abc$36366$n3289
.sym 41434 basesoc_ctrl_reset_reset_r
.sym 41436 basesoc_timer0_eventmanager_status_w
.sym 41438 basesoc_dat_w[3]
.sym 41440 $abc$36366$n3289
.sym 41444 basesoc_timer0_reload_storage[3]
.sym 41452 $abc$36366$n3325
.sym 41453 basesoc_timer0_value[10]
.sym 41455 $abc$36366$n3323
.sym 41456 basesoc_timer0_value[9]
.sym 41457 basesoc_timer0_value[13]
.sym 41458 basesoc_timer0_load_storage[22]
.sym 41459 basesoc_timer0_value[14]
.sym 41460 basesoc_timer0_eventmanager_status_w
.sym 41461 $abc$36366$n3324
.sym 41462 $abc$36366$n3322
.sym 41463 $abc$36366$n5169_1
.sym 41464 basesoc_timer0_load_storage[8]
.sym 41465 basesoc_timer0_value[15]
.sym 41466 basesoc_timer0_value[12]
.sym 41468 $abc$36366$n6471
.sym 41469 basesoc_timer0_value[11]
.sym 41471 $abc$36366$n5197_1
.sym 41472 basesoc_timer0_value[8]
.sym 41476 array_muxed0[0]
.sym 41479 basesoc_timer0_reload_storage[8]
.sym 41482 basesoc_timer0_en_storage
.sym 41486 array_muxed0[0]
.sym 41490 basesoc_timer0_value[8]
.sym 41491 basesoc_timer0_value[10]
.sym 41492 basesoc_timer0_value[9]
.sym 41493 basesoc_timer0_value[11]
.sym 41496 basesoc_timer0_value[12]
.sym 41497 basesoc_timer0_value[15]
.sym 41498 basesoc_timer0_value[13]
.sym 41499 basesoc_timer0_value[14]
.sym 41502 basesoc_timer0_load_storage[22]
.sym 41503 $abc$36366$n5197_1
.sym 41505 basesoc_timer0_en_storage
.sym 41509 $abc$36366$n6471
.sym 41510 basesoc_timer0_eventmanager_status_w
.sym 41511 basesoc_timer0_reload_storage[8]
.sym 41515 basesoc_timer0_load_storage[8]
.sym 41516 $abc$36366$n5169_1
.sym 41517 basesoc_timer0_en_storage
.sym 41526 $abc$36366$n3324
.sym 41527 $abc$36366$n3322
.sym 41528 $abc$36366$n3325
.sym 41529 $abc$36366$n3323
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41533 basesoc_timer0_load_storage[18]
.sym 41534 $abc$36366$n2867
.sym 41535 $abc$36366$n4981_1
.sym 41536 basesoc_timer0_load_storage[17]
.sym 41537 $abc$36366$n4980_1
.sym 41538 basesoc_timer0_load_storage[23]
.sym 41539 basesoc_timer0_load_storage[16]
.sym 41540 $abc$36366$n5159
.sym 41545 adr[0]
.sym 41548 basesoc_dat_w[2]
.sym 41549 basesoc_timer0_value[10]
.sym 41550 basesoc_dat_w[6]
.sym 41552 $abc$36366$n6489
.sym 41553 $abc$36366$n3294
.sym 41554 $abc$36366$n6492
.sym 41555 basesoc_timer0_value[14]
.sym 41560 basesoc_timer0_value[22]
.sym 41561 basesoc_timer0_value[18]
.sym 41562 basesoc_timer0_reload_storage[3]
.sym 41563 $abc$36366$n2873
.sym 41564 $abc$36366$n2871
.sym 41567 basesoc_timer0_eventmanager_status_w
.sym 41568 $abc$36366$n4957_1
.sym 41575 basesoc_timer0_value[5]
.sym 41576 $abc$36366$n2881
.sym 41578 $abc$36366$n3298
.sym 41581 $abc$36366$n3321
.sym 41584 basesoc_timer0_value_status[12]
.sym 41585 basesoc_timer0_value[7]
.sym 41590 basesoc_timer0_value[2]
.sym 41591 $abc$36366$n4961
.sym 41596 basesoc_timer0_load_storage[28]
.sym 41597 basesoc_timer0_value[12]
.sym 41599 basesoc_timer0_value[6]
.sym 41600 basesoc_timer0_value[4]
.sym 41604 basesoc_timer0_value[21]
.sym 41605 $abc$36366$n3316
.sym 41607 basesoc_timer0_value[6]
.sym 41615 $abc$36366$n3321
.sym 41616 $abc$36366$n3316
.sym 41622 basesoc_timer0_value[12]
.sym 41625 basesoc_timer0_value[5]
.sym 41626 basesoc_timer0_value[6]
.sym 41627 basesoc_timer0_value[4]
.sym 41628 basesoc_timer0_value[7]
.sym 41631 basesoc_timer0_load_storage[28]
.sym 41632 basesoc_timer0_value_status[12]
.sym 41633 $abc$36366$n3298
.sym 41634 $abc$36366$n4961
.sym 41638 basesoc_timer0_value[2]
.sym 41644 basesoc_timer0_value[21]
.sym 41649 basesoc_timer0_value[4]
.sym 41653 $abc$36366$n2881
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 basesoc_timer0_value[18]
.sym 41657 basesoc_timer0_value[6]
.sym 41658 $abc$36366$n5199_1
.sym 41659 basesoc_timer0_value[23]
.sym 41660 $abc$36366$n5023
.sym 41661 $abc$36366$n5165
.sym 41662 $abc$36366$n5189
.sym 41663 $abc$36366$n4983_1
.sym 41672 basesoc_timer0_eventmanager_status_w
.sym 41674 basesoc_dat_w[5]
.sym 41675 basesoc_ctrl_storage[2]
.sym 41676 $abc$36366$n2881
.sym 41679 basesoc_dat_w[2]
.sym 41680 $abc$36366$n3289
.sym 41682 basesoc_timer0_load_storage[17]
.sym 41683 $abc$36366$n3303
.sym 41684 array_muxed1[29]
.sym 41685 basesoc_timer0_reload_storage[21]
.sym 41687 basesoc_timer0_value[3]
.sym 41689 basesoc_timer0_load_storage[21]
.sym 41690 basesoc_timer0_value[20]
.sym 41691 $abc$36366$n4959_1
.sym 41698 basesoc_timer0_eventmanager_status_w
.sym 41701 basesoc_timer0_load_storage[11]
.sym 41703 $abc$36366$n5163_1
.sym 41704 basesoc_timer0_reload_storage[11]
.sym 41705 basesoc_timer0_value_status[6]
.sym 41706 $abc$36366$n3296
.sym 41708 $abc$36366$n6480
.sym 41709 basesoc_timer0_load_storage[5]
.sym 41711 basesoc_timer0_load_storage[16]
.sym 41712 $abc$36366$n3306
.sym 41713 $abc$36366$n6495
.sym 41714 basesoc_timer0_reload_storage[22]
.sym 41715 $abc$36366$n4959_1
.sym 41719 $abc$36366$n6513
.sym 41720 $abc$36366$n5185_1
.sym 41721 basesoc_timer0_reload_storage[16]
.sym 41725 $abc$36366$n5175_1
.sym 41728 basesoc_timer0_en_storage
.sym 41730 $abc$36366$n4959_1
.sym 41731 basesoc_timer0_value_status[6]
.sym 41732 $abc$36366$n3306
.sym 41733 basesoc_timer0_reload_storage[22]
.sym 41737 $abc$36366$n5163_1
.sym 41738 basesoc_timer0_load_storage[5]
.sym 41739 basesoc_timer0_en_storage
.sym 41743 basesoc_timer0_eventmanager_status_w
.sym 41744 $abc$36366$n6513
.sym 41745 basesoc_timer0_reload_storage[22]
.sym 41749 $abc$36366$n3296
.sym 41750 basesoc_timer0_load_storage[16]
.sym 41754 $abc$36366$n6480
.sym 41755 basesoc_timer0_eventmanager_status_w
.sym 41757 basesoc_timer0_reload_storage[11]
.sym 41760 $abc$36366$n5175_1
.sym 41761 basesoc_timer0_en_storage
.sym 41763 basesoc_timer0_load_storage[11]
.sym 41766 basesoc_timer0_en_storage
.sym 41767 basesoc_timer0_load_storage[16]
.sym 41769 $abc$36366$n5185_1
.sym 41772 basesoc_timer0_reload_storage[16]
.sym 41773 $abc$36366$n6495
.sym 41774 basesoc_timer0_eventmanager_status_w
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 basesoc_timer0_value_status[19]
.sym 41780 $abc$36366$n5540
.sym 41781 $abc$36366$n4989_1
.sym 41782 $abc$36366$n5014
.sym 41783 $abc$36366$n5013
.sym 41784 basesoc_timer0_value_status[30]
.sym 41785 basesoc_timer0_value_status[22]
.sym 41786 $abc$36366$n4993_1
.sym 41791 $abc$36366$n2877
.sym 41792 $abc$36366$n3296
.sym 41793 basesoc_timer0_value[11]
.sym 41794 $abc$36366$n2881
.sym 41795 basesoc_timer0_value[5]
.sym 41796 basesoc_timer0_load_storage[2]
.sym 41797 basesoc_timer0_reload_storage[6]
.sym 41798 $abc$36366$n6501
.sym 41799 $abc$36366$n6465
.sym 41800 $abc$36366$n3306
.sym 41801 basesoc_adr[4]
.sym 41802 basesoc_timer0_reload_storage[31]
.sym 41803 $abc$36366$n4961
.sym 41804 adr[0]
.sym 41807 basesoc_timer0_value[29]
.sym 41808 basesoc_timer0_value[28]
.sym 41810 basesoc_timer0_eventmanager_status_w
.sym 41811 sys_rst
.sym 41812 $abc$36366$n3298
.sym 41813 $abc$36366$n4983_1
.sym 41814 basesoc_timer0_en_storage
.sym 41821 basesoc_timer0_load_storage[11]
.sym 41823 basesoc_timer0_value[23]
.sym 41824 basesoc_timer0_value_status[27]
.sym 41825 basesoc_timer0_reload_storage[16]
.sym 41826 basesoc_timer0_value[19]
.sym 41827 $abc$36366$n3294
.sym 41828 basesoc_timer0_value[18]
.sym 41829 $abc$36366$n6498
.sym 41831 basesoc_timer0_value[22]
.sym 41832 $abc$36366$n5195
.sym 41833 $abc$36366$n6510
.sym 41834 basesoc_timer0_value[16]
.sym 41835 basesoc_timer0_en_storage
.sym 41836 basesoc_timer0_value[17]
.sym 41837 basesoc_timer0_reload_storage[17]
.sym 41838 $abc$36366$n4956_1
.sym 41839 basesoc_timer0_eventmanager_status_w
.sym 41840 $abc$36366$n4954_1
.sym 41841 $abc$36366$n5187_1
.sym 41842 basesoc_timer0_load_storage[17]
.sym 41845 basesoc_timer0_reload_storage[21]
.sym 41847 basesoc_timer0_value[21]
.sym 41848 $abc$36366$n3306
.sym 41849 basesoc_timer0_load_storage[21]
.sym 41850 basesoc_timer0_value[20]
.sym 41851 $abc$36366$n4960_1
.sym 41853 basesoc_timer0_load_storage[17]
.sym 41855 basesoc_timer0_en_storage
.sym 41856 $abc$36366$n5187_1
.sym 41859 basesoc_timer0_value[18]
.sym 41860 basesoc_timer0_value[19]
.sym 41861 basesoc_timer0_value[16]
.sym 41862 basesoc_timer0_value[17]
.sym 41865 $abc$36366$n4956_1
.sym 41866 $abc$36366$n3306
.sym 41867 $abc$36366$n4960_1
.sym 41868 basesoc_timer0_reload_storage[16]
.sym 41872 basesoc_timer0_en_storage
.sym 41873 $abc$36366$n5195
.sym 41874 basesoc_timer0_load_storage[21]
.sym 41877 basesoc_timer0_reload_storage[21]
.sym 41878 basesoc_timer0_eventmanager_status_w
.sym 41879 $abc$36366$n6510
.sym 41883 basesoc_timer0_eventmanager_status_w
.sym 41884 $abc$36366$n6498
.sym 41885 basesoc_timer0_reload_storage[17]
.sym 41889 $abc$36366$n4954_1
.sym 41890 basesoc_timer0_load_storage[11]
.sym 41891 basesoc_timer0_value_status[27]
.sym 41892 $abc$36366$n3294
.sym 41895 basesoc_timer0_value[23]
.sym 41896 basesoc_timer0_value[22]
.sym 41897 basesoc_timer0_value[20]
.sym 41898 basesoc_timer0_value[21]
.sym 41900 clk12_$glb_clk
.sym 41901 sys_rst_$glb_sr
.sym 41902 $abc$36366$n5213
.sym 41903 $abc$36366$n4992_1
.sym 41904 interface3_bank_bus_dat_r[3]
.sym 41905 basesoc_timer0_value[3]
.sym 41906 interface3_bank_bus_dat_r[2]
.sym 41907 $abc$36366$n4959_1
.sym 41908 $abc$36366$n4961
.sym 41909 basesoc_timer0_value[30]
.sym 41915 basesoc_timer0_load_storage[11]
.sym 41916 basesoc_adr[4]
.sym 41917 array_muxed0[0]
.sym 41918 basesoc_dat_w[2]
.sym 41920 $abc$36366$n2871
.sym 41921 basesoc_adr[4]
.sym 41922 $abc$36366$n3289
.sym 41923 basesoc_timer0_value_status[31]
.sym 41925 basesoc_timer0_reload_storage[31]
.sym 41927 basesoc_timer0_reload_storage[8]
.sym 41929 $abc$36366$n3289
.sym 41930 $abc$36366$n2869
.sym 41931 $abc$36366$n4961
.sym 41934 basesoc_timer0_eventmanager_status_w
.sym 41936 basesoc_ctrl_reset_reset_r
.sym 41945 $abc$36366$n2881
.sym 41950 $abc$36366$n3317
.sym 41951 basesoc_timer0_reload_storage[11]
.sym 41952 $abc$36366$n3318
.sym 41953 $abc$36366$n3303
.sym 41954 basesoc_timer0_value[30]
.sym 41956 basesoc_timer0_load_storage[27]
.sym 41958 $abc$36366$n3289
.sym 41959 basesoc_timer0_value[27]
.sym 41960 $abc$36366$n3320
.sym 41961 basesoc_timer0_value[25]
.sym 41962 basesoc_timer0_value[3]
.sym 41964 basesoc_timer0_value[26]
.sym 41966 basesoc_timer0_value[24]
.sym 41967 basesoc_timer0_value[29]
.sym 41968 basesoc_timer0_value[28]
.sym 41969 basesoc_timer0_value[31]
.sym 41970 basesoc_timer0_value[9]
.sym 41971 sys_rst
.sym 41972 $abc$36366$n3298
.sym 41974 $abc$36366$n3319
.sym 41976 $abc$36366$n3319
.sym 41977 $abc$36366$n3317
.sym 41978 $abc$36366$n3318
.sym 41979 $abc$36366$n3320
.sym 41982 basesoc_timer0_value[26]
.sym 41983 basesoc_timer0_value[27]
.sym 41984 basesoc_timer0_value[24]
.sym 41985 basesoc_timer0_value[25]
.sym 41991 basesoc_timer0_value[3]
.sym 41995 basesoc_timer0_value[9]
.sym 42002 basesoc_timer0_value[27]
.sym 42006 $abc$36366$n3303
.sym 42007 $abc$36366$n3298
.sym 42008 basesoc_timer0_reload_storage[11]
.sym 42009 basesoc_timer0_load_storage[27]
.sym 42012 $abc$36366$n3289
.sym 42014 $abc$36366$n3298
.sym 42015 sys_rst
.sym 42018 basesoc_timer0_value[29]
.sym 42019 basesoc_timer0_value[28]
.sym 42020 basesoc_timer0_value[31]
.sym 42021 basesoc_timer0_value[30]
.sym 42022 $abc$36366$n2881
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$36366$n3327
.sym 42026 $abc$36366$n5244_1
.sym 42027 $abc$36366$n5551_1
.sym 42028 basesoc_timer0_load_storage[3]
.sym 42029 $abc$36366$n5241_1
.sym 42030 $abc$36366$n3329_1
.sym 42031 basesoc_timer0_load_storage[0]
.sym 42032 $abc$36366$n3328
.sym 42037 basesoc_timer0_reload_storage[16]
.sym 42038 interface5_bank_bus_dat_r[5]
.sym 42039 basesoc_timer0_reload_storage[30]
.sym 42040 $abc$36366$n3292
.sym 42041 $abc$36366$n3290
.sym 42042 basesoc_timer0_value[30]
.sym 42043 basesoc_adr[4]
.sym 42044 $abc$36366$n2852
.sym 42045 interface4_bank_bus_dat_r[5]
.sym 42046 $abc$36366$n3303
.sym 42047 basesoc_adr[4]
.sym 42048 $abc$36366$n2881
.sym 42050 basesoc_adr[3]
.sym 42052 basesoc_timer0_eventmanager_status_w
.sym 42055 $abc$36366$n3218
.sym 42057 $abc$36366$n3236
.sym 42058 $abc$36366$n5539_1
.sym 42059 interface4_bank_bus_dat_r[3]
.sym 42067 $abc$36366$n3290
.sym 42068 basesoc_timer0_value_status[26]
.sym 42069 basesoc_timer0_reload_storage[24]
.sym 42070 $abc$36366$n4979
.sym 42071 basesoc_timer0_value[26]
.sym 42072 $abc$36366$n3292
.sym 42073 basesoc_timer0_value[24]
.sym 42074 $abc$36366$n4978_1
.sym 42077 $abc$36366$n2881
.sym 42078 $abc$36366$n4954_1
.sym 42079 basesoc_we
.sym 42082 $abc$36366$n4963_1
.sym 42083 $abc$36366$n3309
.sym 42084 $abc$36366$n3303
.sym 42087 basesoc_timer0_reload_storage[8]
.sym 42088 basesoc_timer0_load_storage[0]
.sym 42091 basesoc_timer0_value_status[24]
.sym 42094 $abc$36366$n4953_1
.sym 42096 basesoc_timer0_value[29]
.sym 42099 basesoc_timer0_load_storage[0]
.sym 42100 $abc$36366$n3309
.sym 42101 $abc$36366$n3292
.sym 42102 basesoc_timer0_reload_storage[24]
.sym 42107 basesoc_timer0_value[24]
.sym 42114 basesoc_timer0_value[26]
.sym 42117 basesoc_timer0_reload_storage[8]
.sym 42118 $abc$36366$n3303
.sym 42119 $abc$36366$n4953_1
.sym 42120 $abc$36366$n4963_1
.sym 42123 basesoc_timer0_value_status[24]
.sym 42126 $abc$36366$n4954_1
.sym 42131 basesoc_timer0_value[29]
.sym 42135 basesoc_timer0_value_status[26]
.sym 42136 $abc$36366$n4978_1
.sym 42137 $abc$36366$n4979
.sym 42138 $abc$36366$n4954_1
.sym 42141 $abc$36366$n3290
.sym 42142 basesoc_we
.sym 42145 $abc$36366$n2881
.sym 42146 clk12_$glb_clk
.sym 42147 sys_rst_$glb_sr
.sym 42148 $abc$36366$n2884
.sym 42149 $abc$36366$n2885
.sym 42150 $abc$36366$n3236
.sym 42151 $abc$36366$n2715
.sym 42152 $abc$36366$n5550
.sym 42153 $abc$36366$n3264
.sym 42154 basesoc_timer0_eventmanager_pending_w
.sym 42160 $abc$36366$n5247
.sym 42162 adr[1]
.sym 42163 basesoc_timer0_reload_storage[24]
.sym 42166 $abc$36366$n4954_1
.sym 42167 sys_rst
.sym 42169 $abc$36366$n2863
.sym 42170 interface5_bank_bus_dat_r[7]
.sym 42171 $abc$36366$n3290
.sym 42173 basesoc_dat_w[6]
.sym 42174 $abc$36366$n11
.sym 42175 basesoc_picorv323[0]
.sym 42176 array_muxed1[29]
.sym 42178 $abc$36366$n2948
.sym 42180 $abc$36366$n2950
.sym 42181 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 42182 $abc$36366$n2777
.sym 42183 $abc$36366$n3289
.sym 42191 $abc$36366$n2851_1
.sym 42192 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 42210 $abc$36366$n3264
.sym 42240 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 42241 $abc$36366$n2851_1
.sym 42242 $abc$36366$n3264
.sym 42269 clk12_$glb_clk
.sym 42270 sys_rst_$glb_sr
.sym 42272 $abc$36366$n2948
.sym 42273 $abc$36366$n2950
.sym 42274 $abc$36366$n2777
.sym 42278 $abc$36366$n11
.sym 42283 basesoc_dat_w[7]
.sym 42284 basesoc_adr[13]
.sym 42286 $abc$36366$n2715
.sym 42287 slave_sel_r[1]
.sym 42292 $abc$36366$n2885
.sym 42293 basesoc_we
.sym 42294 $abc$36366$n3236
.sym 42295 $abc$36366$n3380
.sym 42296 basesoc_timer0_eventmanager_storage
.sym 42298 array_muxed0[6]
.sym 42299 sys_rst
.sym 42302 $abc$36366$n11
.sym 42303 sys_rst
.sym 42304 $abc$36366$n3215
.sym 42305 array_muxed0[4]
.sym 42313 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 42314 $abc$36366$n2851_1
.sym 42325 $abc$36366$n3264
.sym 42329 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 42375 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 42376 $abc$36366$n2851_1
.sym 42378 $abc$36366$n3264
.sym 42388 $abc$36366$n3264
.sym 42389 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 42390 $abc$36366$n2851_1
.sym 42392 clk12_$glb_clk
.sym 42393 sys_rst_$glb_sr
.sym 42395 $abc$36366$n3972_1
.sym 42396 spiflash_bus_dat_r[9]
.sym 42398 $abc$36366$n4413_1
.sym 42400 spiflash_bus_dat_r[10]
.sym 42401 $abc$36366$n3681_1
.sym 42405 $abc$36366$n4728
.sym 42407 $PACKER_VCC_NET
.sym 42409 $abc$36366$n2777
.sym 42410 $abc$36366$n2851_1
.sym 42413 picorv32.mem_wordsize[2]
.sym 42415 $abc$36366$n3423
.sym 42416 interface4_bank_bus_dat_r[1]
.sym 42417 $PACKER_VCC_NET
.sym 42418 picorv32.mem_wordsize[0]
.sym 42419 array_muxed0[12]
.sym 42420 basesoc_picorv327[7]
.sym 42421 spiflash_i
.sym 42422 $abc$36366$n2978
.sym 42423 array_muxed0[5]
.sym 42424 picorv32.mem_wordsize[2]
.sym 42425 $abc$36366$n3681_1
.sym 42426 $abc$36366$n2874
.sym 42429 array_muxed0[8]
.sym 42436 spiflash_bus_dat_r[21]
.sym 42437 $abc$36366$n2950
.sym 42438 $abc$36366$n2979
.sym 42439 array_muxed0[5]
.sym 42441 $abc$36366$n2983
.sym 42442 spiflash_bus_dat_r[22]
.sym 42443 spiflash_bus_dat_r[23]
.sym 42444 $abc$36366$n2818
.sym 42445 basesoc_picorv323[0]
.sym 42447 $abc$36366$n3970_1
.sym 42448 $abc$36366$n4412
.sym 42449 slave_sel_r[1]
.sym 42450 basesoc_picorv327[4]
.sym 42453 slave_sel_r[1]
.sym 42455 $abc$36366$n3380
.sym 42458 array_muxed0[6]
.sym 42460 spiflash_bus_dat_r[8]
.sym 42462 basesoc_picorv327[5]
.sym 42463 $abc$36366$n4413_1
.sym 42464 basesoc_picorv323[1]
.sym 42465 array_muxed0[4]
.sym 42468 array_muxed0[5]
.sym 42469 spiflash_bus_dat_r[22]
.sym 42470 $abc$36366$n3380
.sym 42474 array_muxed0[6]
.sym 42475 $abc$36366$n3380
.sym 42476 spiflash_bus_dat_r[23]
.sym 42480 basesoc_picorv323[1]
.sym 42482 $abc$36366$n4412
.sym 42483 $abc$36366$n4413_1
.sym 42486 slave_sel_r[1]
.sym 42487 $abc$36366$n2818
.sym 42488 $abc$36366$n3970_1
.sym 42489 spiflash_bus_dat_r[8]
.sym 42492 $abc$36366$n2983
.sym 42493 spiflash_bus_dat_r[22]
.sym 42494 $abc$36366$n2818
.sym 42495 slave_sel_r[1]
.sym 42498 basesoc_picorv323[0]
.sym 42499 basesoc_picorv327[5]
.sym 42501 basesoc_picorv327[4]
.sym 42504 $abc$36366$n2818
.sym 42505 $abc$36366$n2979
.sym 42506 slave_sel_r[1]
.sym 42507 spiflash_bus_dat_r[23]
.sym 42510 spiflash_bus_dat_r[21]
.sym 42512 array_muxed0[4]
.sym 42513 $abc$36366$n3380
.sym 42514 $abc$36366$n2950
.sym 42515 clk12_$glb_clk
.sym 42516 sys_rst_$glb_sr
.sym 42517 $abc$36366$n4405_1
.sym 42518 $abc$36366$n4526_1
.sym 42519 $abc$36366$n4466_1
.sym 42520 $abc$36366$n4468_1
.sym 42521 $abc$36366$n4407
.sym 42522 $abc$36366$n4409_1
.sym 42523 $abc$36366$n4464
.sym 42524 eventsourceprocess2_old_trigger
.sym 42530 spiflash_bus_dat_r[10]
.sym 42531 basesoc_dat_w[4]
.sym 42532 basesoc_dat_w[2]
.sym 42533 array_muxed1[30]
.sym 42534 $abc$36366$n3681_1
.sym 42539 $abc$36366$n2982_1
.sym 42541 $abc$36366$n3870
.sym 42542 $abc$36366$n3429
.sym 42543 basesoc_picorv327[2]
.sym 42544 array_muxed0[18]
.sym 42546 $abc$36366$n3997_1
.sym 42547 basesoc_picorv323[2]
.sym 42548 basesoc_picorv327[5]
.sym 42549 basesoc_picorv327[19]
.sym 42550 basesoc_picorv323[1]
.sym 42551 $abc$36366$n3870
.sym 42552 basesoc_picorv327[18]
.sym 42558 $abc$36366$n5504_1
.sym 42560 $abc$36366$n4411_1
.sym 42561 basesoc_picorv327[2]
.sym 42563 $abc$36366$n4412
.sym 42565 basesoc_picorv323[2]
.sym 42568 basesoc_picorv327[3]
.sym 42569 $abc$36366$n4416_1
.sym 42570 $abc$36366$n4404_1
.sym 42571 $abc$36366$n4389_1
.sym 42572 $abc$36366$n4406
.sym 42573 basesoc_picorv323[2]
.sym 42574 basesoc_picorv323[1]
.sym 42577 $abc$36366$n4414_1
.sym 42578 $abc$36366$n4407
.sym 42580 basesoc_picorv323[3]
.sym 42582 $abc$36366$n4405_1
.sym 42584 $abc$36366$n4415
.sym 42585 basesoc_picorv323[0]
.sym 42586 $abc$36366$n4407
.sym 42591 $abc$36366$n4389_1
.sym 42592 $abc$36366$n4404_1
.sym 42593 basesoc_picorv323[3]
.sym 42594 basesoc_picorv323[2]
.sym 42597 $abc$36366$n4404_1
.sym 42598 $abc$36366$n4407
.sym 42600 basesoc_picorv323[2]
.sym 42604 basesoc_picorv327[3]
.sym 42605 basesoc_picorv323[0]
.sym 42606 basesoc_picorv327[2]
.sym 42609 $abc$36366$n4415
.sym 42612 basesoc_picorv323[1]
.sym 42616 $abc$36366$n4405_1
.sym 42617 basesoc_picorv323[1]
.sym 42618 $abc$36366$n4406
.sym 42621 basesoc_picorv323[2]
.sym 42622 $abc$36366$n4411_1
.sym 42623 $abc$36366$n4414_1
.sym 42624 $abc$36366$n4416_1
.sym 42628 $abc$36366$n4412
.sym 42629 basesoc_picorv323[1]
.sym 42630 $abc$36366$n4415
.sym 42633 basesoc_picorv323[2]
.sym 42634 $abc$36366$n5504_1
.sym 42635 $abc$36366$n4407
.sym 42636 $abc$36366$n4411_1
.sym 42640 array_muxed0[14]
.sym 42641 $abc$36366$n4527
.sym 42642 array_muxed0[5]
.sym 42643 $abc$36366$n4471_1
.sym 42644 $abc$36366$n4467
.sym 42645 array_muxed0[8]
.sym 42646 $abc$36366$n4463_1
.sym 42647 $abc$36366$n4469_1
.sym 42648 user_btn2
.sym 42650 basesoc_picorv327[23]
.sym 42651 user_btn2
.sym 42653 $abc$36366$n5440
.sym 42655 $abc$36366$n4416_1
.sym 42657 eventsourceprocess2_old_trigger
.sym 42658 $abc$36366$n3429
.sym 42659 basesoc_picorv327[8]
.sym 42660 basesoc_picorv323[7]
.sym 42662 basesoc_picorv327[9]
.sym 42663 basesoc_picorv327[14]
.sym 42664 $abc$36366$n208
.sym 42665 basesoc_picorv327[6]
.sym 42666 $abc$36366$n2948
.sym 42667 $abc$36366$n3991_1
.sym 42669 basesoc_picorv323[4]
.sym 42671 basesoc_picorv323[0]
.sym 42672 $abc$36366$n2929
.sym 42673 array_muxed0[14]
.sym 42674 basesoc_picorv323[0]
.sym 42675 $abc$36366$n4527
.sym 42681 basesoc_picorv323[0]
.sym 42682 $abc$36366$n4403
.sym 42684 $abc$36366$n4393_1
.sym 42685 $abc$36366$n4407
.sym 42686 $abc$36366$n4394_1
.sym 42690 basesoc_picorv327[20]
.sym 42692 $abc$36366$n4393_1
.sym 42693 $abc$36366$n4390_1
.sym 42694 $abc$36366$n4410_1
.sym 42695 basesoc_picorv323[0]
.sym 42696 $abc$36366$n4392_1
.sym 42699 $abc$36366$n4391
.sym 42700 basesoc_picorv327[21]
.sym 42702 $abc$36366$n4389_1
.sym 42707 basesoc_picorv323[2]
.sym 42708 basesoc_picorv323[3]
.sym 42709 basesoc_picorv327[19]
.sym 42710 basesoc_picorv323[1]
.sym 42712 basesoc_picorv327[18]
.sym 42714 $abc$36366$n4391
.sym 42715 $abc$36366$n4393_1
.sym 42716 basesoc_picorv323[1]
.sym 42720 $abc$36366$n4389_1
.sym 42721 $abc$36366$n4407
.sym 42722 basesoc_picorv323[2]
.sym 42726 basesoc_picorv323[0]
.sym 42727 basesoc_picorv327[19]
.sym 42728 basesoc_picorv327[18]
.sym 42732 basesoc_picorv327[21]
.sym 42733 basesoc_picorv327[20]
.sym 42734 basesoc_picorv323[0]
.sym 42738 basesoc_picorv323[3]
.sym 42739 $abc$36366$n4403
.sym 42740 $abc$36366$n4410_1
.sym 42744 $abc$36366$n4390_1
.sym 42745 $abc$36366$n4391
.sym 42747 basesoc_picorv323[1]
.sym 42751 $abc$36366$n4389_1
.sym 42752 $abc$36366$n4392_1
.sym 42753 basesoc_picorv323[2]
.sym 42757 basesoc_picorv323[1]
.sym 42758 $abc$36366$n4394_1
.sym 42759 $abc$36366$n4393_1
.sym 42763 $abc$36366$n4475
.sym 42764 picorv32.alu_out_q[4]
.sym 42765 $abc$36366$n4400_1
.sym 42766 $abc$36366$n4398_1
.sym 42767 $abc$36366$n4474_1
.sym 42768 $abc$36366$n4397_1
.sym 42769 $abc$36366$n4529_1
.sym 42770 $abc$36366$n4473
.sym 42772 array_muxed0[8]
.sym 42775 $PACKER_VCC_NET
.sym 42777 basesoc_picorv327[17]
.sym 42778 $abc$36366$n3975_1
.sym 42779 basesoc_picorv327[3]
.sym 42780 basesoc_picorv327[16]
.sym 42781 basesoc_uart_phy_rx
.sym 42782 $abc$36366$n2732
.sym 42783 basesoc_picorv327[16]
.sym 42784 $abc$36366$n4251_1
.sym 42789 basesoc_timer0_eventmanager_storage
.sym 42790 basesoc_picorv323[0]
.sym 42792 $abc$36366$n4029_1
.sym 42794 array_muxed0[6]
.sym 42796 array_muxed0[4]
.sym 42797 $abc$36366$n4017_1
.sym 42804 $abc$36366$n4396_1
.sym 42806 $abc$36366$n4399_1
.sym 42810 $abc$36366$n4505
.sym 42811 $abc$36366$n4392_1
.sym 42812 basesoc_picorv327[30]
.sym 42814 $abc$36366$n4417_1
.sym 42815 basesoc_picorv327[31]
.sym 42816 basesoc_picorv327[22]
.sym 42818 $abc$36366$n5505_1
.sym 42819 $abc$36366$n4401_1
.sym 42821 $abc$36366$n4456_1
.sym 42823 $abc$36366$n4398_1
.sym 42825 basesoc_picorv327[23]
.sym 42827 basesoc_picorv323[2]
.sym 42828 $abc$36366$n4396_1
.sym 42829 basesoc_picorv323[4]
.sym 42830 $abc$36366$n4400_1
.sym 42831 basesoc_picorv323[0]
.sym 42833 $abc$36366$n4397_1
.sym 42835 basesoc_picorv323[1]
.sym 42837 $abc$36366$n4397_1
.sym 42838 $abc$36366$n4398_1
.sym 42839 basesoc_picorv323[1]
.sym 42843 basesoc_picorv323[2]
.sym 42845 $abc$36366$n4396_1
.sym 42846 $abc$36366$n4399_1
.sym 42849 $abc$36366$n4401_1
.sym 42850 $abc$36366$n4400_1
.sym 42851 basesoc_picorv323[1]
.sym 42855 $abc$36366$n5505_1
.sym 42856 basesoc_picorv323[4]
.sym 42857 $abc$36366$n4417_1
.sym 42858 $abc$36366$n4505
.sym 42861 basesoc_picorv323[1]
.sym 42862 $abc$36366$n4456_1
.sym 42863 $abc$36366$n4401_1
.sym 42867 basesoc_picorv327[23]
.sym 42868 basesoc_picorv323[0]
.sym 42869 basesoc_picorv327[22]
.sym 42874 basesoc_picorv323[2]
.sym 42875 $abc$36366$n4396_1
.sym 42876 $abc$36366$n4392_1
.sym 42879 basesoc_picorv327[30]
.sym 42880 basesoc_picorv323[0]
.sym 42882 basesoc_picorv327[31]
.sym 42886 array_muxed0[26]
.sym 42887 $abc$36366$n4528_1
.sym 42888 $abc$36366$n4525
.sym 42889 $abc$36366$n4633_1
.sym 42890 array_muxed0[27]
.sym 42891 $abc$36366$n4590_1
.sym 42892 $abc$36366$n4530
.sym 42893 $abc$36366$n4524_1
.sym 42897 $abc$36366$n4838
.sym 42898 picorv32.mem_wordsize[2]
.sym 42900 basesoc_picorv327[24]
.sym 42901 $abc$36366$n6740
.sym 42902 $abc$36366$n2859
.sym 42903 basesoc_picorv327[31]
.sym 42906 $abc$36366$n4386_1
.sym 42907 picorv32.alu_out_q[26]
.sym 42908 $abc$36366$n4513
.sym 42910 picorv32.mem_wordsize[0]
.sym 42911 $abc$36366$n2874
.sym 42913 basesoc_picorv327[0]
.sym 42914 $abc$36366$n3965_1
.sym 42917 $abc$36366$n3681_1
.sym 42918 array_muxed0[12]
.sym 42919 $abc$36366$n2978
.sym 42921 $abc$36366$n4027_1
.sym 42927 $abc$36366$n2982_1
.sym 42928 $abc$36366$n4731
.sym 42929 $abc$36366$n4399_1
.sym 42931 basesoc_picorv323[4]
.sym 42932 $abc$36366$n4547
.sym 42933 $abc$36366$n4506_1
.sym 42934 $abc$36366$n4456_1
.sym 42936 $abc$36366$n4395_1
.sym 42937 $abc$36366$n4504_1
.sym 42939 basesoc_picorv323[4]
.sym 42940 $abc$36366$n4417_1
.sym 42941 $abc$36366$n3688_1
.sym 42943 basesoc_picorv323[3]
.sym 42944 $abc$36366$n4577
.sym 42945 $abc$36366$n4576
.sym 42951 basesoc_picorv323[3]
.sym 42952 basesoc_picorv323[2]
.sym 42955 $abc$36366$n4548
.sym 42956 $abc$36366$n4507_1
.sym 42960 $abc$36366$n4576
.sym 42961 basesoc_picorv323[4]
.sym 42962 $abc$36366$n4417_1
.sym 42963 $abc$36366$n4577
.sym 42966 $abc$36366$n4456_1
.sym 42967 $abc$36366$n4507_1
.sym 42969 basesoc_picorv323[3]
.sym 42973 $abc$36366$n4504_1
.sym 42974 $abc$36366$n4506_1
.sym 42975 basesoc_picorv323[3]
.sym 42978 $abc$36366$n4731
.sym 42979 $abc$36366$n2982_1
.sym 42980 $abc$36366$n3688_1
.sym 42984 $abc$36366$n4395_1
.sym 42985 basesoc_picorv323[3]
.sym 42987 $abc$36366$n4456_1
.sym 42990 $abc$36366$n4456_1
.sym 42991 $abc$36366$n4399_1
.sym 42993 basesoc_picorv323[2]
.sym 42996 $abc$36366$n4506_1
.sym 42997 basesoc_picorv323[3]
.sym 42998 $abc$36366$n4507_1
.sym 43002 $abc$36366$n4547
.sym 43003 $abc$36366$n4417_1
.sym 43004 $abc$36366$n4548
.sym 43005 basesoc_picorv323[4]
.sym 43009 $abc$36366$n4683
.sym 43010 $abc$36366$n4713
.sym 43011 array_muxed0[12]
.sym 43012 array_muxed0[6]
.sym 43013 array_muxed0[4]
.sym 43014 $abc$36366$n4624
.sym 43015 array_muxed0[28]
.sym 43016 array_muxed0[18]
.sym 43017 $abc$36366$n4531_1
.sym 43021 $abc$36366$n4575
.sym 43022 $abc$36366$n4731
.sym 43023 $abc$36366$n2818
.sym 43024 $abc$36366$n2900
.sym 43025 picorv32.alu_out_q[8]
.sym 43027 $abc$36366$n4387_1
.sym 43028 $abc$36366$n4417_1
.sym 43029 $abc$36366$n3688_1
.sym 43031 $abc$36366$n4548
.sym 43032 basesoc_picorv327[22]
.sym 43033 basesoc_picorv327[19]
.sym 43034 $abc$36366$n3429
.sym 43035 $abc$36366$n4740
.sym 43036 $abc$36366$n3836_1
.sym 43037 basesoc_picorv323[1]
.sym 43038 basesoc_picorv323[2]
.sym 43039 basesoc_picorv327[2]
.sym 43040 array_muxed0[18]
.sym 43041 basesoc_picorv327[6]
.sym 43042 $abc$36366$n3997_1
.sym 43043 $abc$36366$n3870
.sym 43044 $abc$36366$n3868_1
.sym 43050 $abc$36366$n4663_1
.sym 43051 $abc$36366$n4577
.sym 43052 $abc$36366$n4251_1
.sym 43053 $abc$36366$n4730_1
.sym 43054 $abc$36366$n3429
.sym 43055 $abc$36366$n3829_1
.sym 43056 $abc$36366$n3975_1
.sym 43057 basesoc_picorv327[1]
.sym 43059 basesoc_picorv323[4]
.sym 43060 $abc$36366$n2939
.sym 43062 $abc$36366$n4604
.sym 43063 $abc$36366$n4699_1
.sym 43065 $abc$36366$n4697
.sym 43067 $abc$36366$n4715
.sym 43068 $abc$36366$n2908
.sym 43069 $abc$36366$n4698
.sym 43070 $abc$36366$n2917
.sym 43071 $abc$36366$n3688_1
.sym 43073 basesoc_picorv327[0]
.sym 43075 $abc$36366$n2962
.sym 43076 $abc$36366$n4729
.sym 43077 $abc$36366$n2921
.sym 43079 $abc$36366$n3688_1
.sym 43081 $abc$36366$n3423
.sym 43083 $abc$36366$n4697
.sym 43084 $abc$36366$n3829_1
.sym 43085 $abc$36366$n4251_1
.sym 43086 $abc$36366$n4698
.sym 43089 basesoc_picorv327[1]
.sym 43090 $abc$36366$n3423
.sym 43091 basesoc_picorv327[0]
.sym 43092 $abc$36366$n2917
.sym 43095 $abc$36366$n3429
.sym 43096 basesoc_picorv327[1]
.sym 43097 $abc$36366$n2908
.sym 43098 basesoc_picorv327[0]
.sym 43101 $abc$36366$n2939
.sym 43102 $abc$36366$n3688_1
.sym 43104 $abc$36366$n4699_1
.sym 43107 basesoc_picorv323[4]
.sym 43108 $abc$36366$n4577
.sym 43109 $abc$36366$n4663_1
.sym 43110 $abc$36366$n4604
.sym 43113 $abc$36366$n3688_1
.sym 43114 $abc$36366$n4251_1
.sym 43115 $abc$36366$n4715
.sym 43116 $abc$36366$n2962
.sym 43120 $abc$36366$n4729
.sym 43121 $abc$36366$n4251_1
.sym 43122 $abc$36366$n4730_1
.sym 43125 basesoc_picorv327[0]
.sym 43126 $abc$36366$n3975_1
.sym 43127 basesoc_picorv327[1]
.sym 43128 $abc$36366$n2921
.sym 43130 clk12_$glb_clk
.sym 43132 $abc$36366$n4737
.sym 43133 picorv32.reg_out[4]
.sym 43134 picorv32.reg_out[7]
.sym 43135 $abc$36366$n3851_1
.sym 43136 $abc$36366$n3985_1
.sym 43137 $abc$36366$n4739_1
.sym 43138 $abc$36366$n4745_1
.sym 43139 $abc$36366$n3991_1
.sym 43142 $abc$36366$n3868_1
.sym 43144 $abc$36366$n4696_1
.sym 43145 $abc$36366$n2879_1
.sym 43146 $abc$36366$n2956_1
.sym 43147 basesoc_picorv327[8]
.sym 43148 $abc$36366$n4674
.sym 43150 $abc$36366$n2859
.sym 43151 $abc$36366$n4420_1
.sym 43152 array_muxed0[2]
.sym 43153 basesoc_picorv327[14]
.sym 43154 $abc$36366$n4663_1
.sym 43155 $abc$36366$n4456_1
.sym 43156 $abc$36366$n208
.sym 43157 $abc$36366$n2929
.sym 43158 basesoc_picorv323[0]
.sym 43159 picorv32.reg_next_pc[8]
.sym 43160 $abc$36366$n2929
.sym 43161 $abc$36366$n4745_1
.sym 43163 $abc$36366$n3991_1
.sym 43164 picorv32.mem_rdata_latched[22]
.sym 43165 picorv32.alu_out_q[14]
.sym 43166 $abc$36366$n2921
.sym 43167 $abc$36366$n2818
.sym 43173 picorv32.mem_rdata_latched[22]
.sym 43175 picorv32.reg_next_pc[8]
.sym 43176 $abc$36366$n3975_1
.sym 43177 picorv32.reg_out[8]
.sym 43179 $abc$36366$n2973_1
.sym 43180 picorv32.mem_wordsize[2]
.sym 43181 $abc$36366$n2982_1
.sym 43182 picorv32.mem_wordsize[0]
.sym 43183 basesoc_picorv327[1]
.sym 43184 picorv32.latched_is_lu
.sym 43185 picorv32.reg_out[8]
.sym 43186 $abc$36366$n2859
.sym 43187 $abc$36366$n4762
.sym 43188 picorv32.mem_wordsize[2]
.sym 43190 picorv32.mem_wordsize[0]
.sym 43191 $abc$36366$n4746
.sym 43192 $abc$36366$n2921
.sym 43193 $abc$36366$n4761
.sym 43194 picorv32.mem_rdata_q[22]
.sym 43196 $abc$36366$n3836_1
.sym 43197 picorv32.alu_out_q[8]
.sym 43204 picorv32.latched_stalu
.sym 43207 picorv32.mem_rdata_q[22]
.sym 43208 $abc$36366$n2859
.sym 43209 $abc$36366$n2982_1
.sym 43212 picorv32.mem_wordsize[0]
.sym 43213 picorv32.latched_is_lu
.sym 43215 $abc$36366$n2973_1
.sym 43218 $abc$36366$n4761
.sym 43219 $abc$36366$n2921
.sym 43220 $abc$36366$n4746
.sym 43221 $abc$36366$n4762
.sym 43225 picorv32.latched_stalu
.sym 43226 picorv32.alu_out_q[8]
.sym 43227 picorv32.reg_out[8]
.sym 43230 picorv32.mem_wordsize[2]
.sym 43231 basesoc_picorv327[1]
.sym 43232 picorv32.mem_wordsize[0]
.sym 43233 $abc$36366$n3975_1
.sym 43237 picorv32.mem_rdata_latched[22]
.sym 43243 basesoc_picorv327[1]
.sym 43245 picorv32.mem_wordsize[2]
.sym 43248 picorv32.reg_out[8]
.sym 43249 picorv32.reg_next_pc[8]
.sym 43250 $abc$36366$n3836_1
.sym 43253 clk12_$glb_clk
.sym 43255 basesoc_picorv323[1]
.sym 43256 $abc$36366$n3892_1
.sym 43257 basesoc_picorv323[2]
.sym 43258 $abc$36366$n4738
.sym 43259 $abc$36366$n3997_1
.sym 43260 $abc$36366$n4005_1
.sym 43261 $abc$36366$n3876
.sym 43262 basesoc_picorv323[0]
.sym 43264 $abc$36366$n4251_1
.sym 43267 picorv32.alu_out_q[7]
.sym 43268 picorv32.decoded_imm_uj[1]
.sym 43269 picorv32.mem_rdata_q[22]
.sym 43270 $abc$36366$n2904
.sym 43271 basesoc_picorv327[1]
.sym 43272 $abc$36366$n3774
.sym 43273 $abc$36366$n4604
.sym 43274 $abc$36366$n4716
.sym 43275 basesoc_picorv328[16]
.sym 43276 basesoc_picorv327[17]
.sym 43277 $abc$36366$n3829_1
.sym 43278 $abc$36366$n3784
.sym 43279 $abc$36366$n4029_1
.sym 43280 $abc$36366$n3916_1
.sym 43281 picorv32.alu_out_q[18]
.sym 43283 picorv32.alu_out_q[28]
.sym 43284 $abc$36366$n3734
.sym 43286 basesoc_picorv323[0]
.sym 43287 $abc$36366$n2917
.sym 43288 $abc$36366$n4017_1
.sym 43289 basesoc_timer0_eventmanager_storage
.sym 43290 picorv32.latched_stalu
.sym 43297 basesoc_picorv327[1]
.sym 43298 picorv32.mem_wordsize[2]
.sym 43299 $abc$36366$n5514_1
.sym 43301 $abc$36366$n2982_1
.sym 43302 $abc$36366$n4745_1
.sym 43303 $abc$36366$n3423
.sym 43304 $abc$36366$n3429
.sym 43305 $abc$36366$n4746
.sym 43306 $abc$36366$n4760_1
.sym 43307 picorv32.latched_is_lu
.sym 43308 $abc$36366$n5526
.sym 43310 $abc$36366$n4762
.sym 43311 $abc$36366$n2908
.sym 43313 $abc$36366$n2917
.sym 43317 $abc$36366$n4839
.sym 43318 $abc$36366$n3829_1
.sym 43321 $abc$36366$n4789
.sym 43323 $abc$36366$n4776
.sym 43324 $abc$36366$n4790_1
.sym 43325 $abc$36366$n4802_1
.sym 43326 $abc$36366$n3829_1
.sym 43327 picorv32.mem_wordsize[0]
.sym 43329 $abc$36366$n4802_1
.sym 43330 $abc$36366$n3829_1
.sym 43331 $abc$36366$n4745_1
.sym 43332 $abc$36366$n4839
.sym 43335 $abc$36366$n4790_1
.sym 43336 $abc$36366$n4746
.sym 43337 $abc$36366$n4762
.sym 43338 $abc$36366$n2908
.sym 43341 $abc$36366$n4746
.sym 43342 $abc$36366$n4762
.sym 43343 $abc$36366$n4776
.sym 43344 $abc$36366$n2917
.sym 43347 $abc$36366$n3423
.sym 43348 picorv32.mem_wordsize[2]
.sym 43349 basesoc_picorv327[1]
.sym 43350 picorv32.mem_wordsize[0]
.sym 43353 picorv32.mem_wordsize[0]
.sym 43354 basesoc_picorv327[1]
.sym 43355 picorv32.mem_wordsize[2]
.sym 43356 $abc$36366$n3429
.sym 43359 $abc$36366$n2982_1
.sym 43360 picorv32.mem_wordsize[0]
.sym 43362 picorv32.latched_is_lu
.sym 43365 $abc$36366$n3829_1
.sym 43366 $abc$36366$n4760_1
.sym 43367 $abc$36366$n4745_1
.sym 43368 $abc$36366$n5514_1
.sym 43371 $abc$36366$n5526
.sym 43372 $abc$36366$n4745_1
.sym 43373 $abc$36366$n3829_1
.sym 43374 $abc$36366$n4789
.sym 43376 clk12_$glb_clk
.sym 43378 $abc$36366$n4845
.sym 43379 $abc$36366$n4796_1
.sym 43380 $abc$36366$n3989_1
.sym 43381 picorv32.mem_rdata_q[15]
.sym 43382 picorv32.reg_out[5]
.sym 43383 $abc$36366$n4802_1
.sym 43384 picorv32.mem_rdata_latched[15]
.sym 43385 $abc$36366$n3860_1
.sym 43390 basesoc_picorv328[20]
.sym 43391 basesoc_picorv327[1]
.sym 43392 basesoc_picorv328[27]
.sym 43393 picorv32.latched_is_lu
.sym 43394 picorv32.mem_wordsize[2]
.sym 43396 basesoc_picorv327[20]
.sym 43398 $abc$36366$n3836_1
.sym 43400 basesoc_picorv328[29]
.sym 43401 basesoc_picorv323[2]
.sym 43402 picorv32.mem_rdata_q[24]
.sym 43403 picorv32.latched_rd[3]
.sym 43405 $abc$36366$n4027_1
.sym 43406 picorv32.mem_wordsize[0]
.sym 43407 picorv32.alu_out_q[17]
.sym 43409 basesoc_picorv327[0]
.sym 43410 $abc$36366$n3876
.sym 43411 $abc$36366$n2978
.sym 43412 picorv32.alu_out_q[20]
.sym 43413 picorv32.mem_wordsize[0]
.sym 43420 picorv32.mem_wordsize[0]
.sym 43421 $abc$36366$n4833
.sym 43422 $abc$36366$n2978
.sym 43423 $abc$36366$n4746
.sym 43424 picorv32.mem_rdata_latched[24]
.sym 43425 $abc$36366$n2939
.sym 43426 $abc$36366$n2859
.sym 43429 $abc$36366$n4775_1
.sym 43430 $abc$36366$n5520_1
.sym 43431 $abc$36366$n4745_1
.sym 43433 $abc$36366$n4815
.sym 43436 $abc$36366$n4796_1
.sym 43438 picorv32.mem_rdata_latched[23]
.sym 43440 $abc$36366$n4802_1
.sym 43441 picorv32.latched_is_lu
.sym 43444 picorv32.mem_rdata_q[23]
.sym 43446 $abc$36366$n3829_1
.sym 43448 $abc$36366$n4802_1
.sym 43452 $abc$36366$n5520_1
.sym 43453 $abc$36366$n4775_1
.sym 43454 $abc$36366$n3829_1
.sym 43455 $abc$36366$n4745_1
.sym 43458 picorv32.mem_rdata_latched[23]
.sym 43464 $abc$36366$n3829_1
.sym 43465 $abc$36366$n4796_1
.sym 43466 $abc$36366$n4746
.sym 43467 $abc$36366$n4745_1
.sym 43470 $abc$36366$n2859
.sym 43471 picorv32.mem_rdata_q[23]
.sym 43472 $abc$36366$n2978
.sym 43477 picorv32.mem_rdata_latched[24]
.sym 43482 $abc$36366$n4815
.sym 43483 $abc$36366$n3829_1
.sym 43484 $abc$36366$n4745_1
.sym 43485 $abc$36366$n4802_1
.sym 43488 $abc$36366$n2939
.sym 43489 picorv32.mem_wordsize[0]
.sym 43490 picorv32.latched_is_lu
.sym 43494 $abc$36366$n4802_1
.sym 43495 $abc$36366$n4833
.sym 43496 $abc$36366$n4745_1
.sym 43497 $abc$36366$n3829_1
.sym 43499 clk12_$glb_clk
.sym 43501 $abc$36366$n3916_1
.sym 43502 $abc$36366$n7105
.sym 43503 $abc$36366$n3908_1
.sym 43504 $abc$36366$n3837
.sym 43505 $abc$36366$n4017_1
.sym 43506 $abc$36366$n4686
.sym 43507 picorv32.decoded_imm_uj[17]
.sym 43508 $abc$36366$n4844
.sym 43509 picorv32.mem_rdata_q[24]
.sym 43513 basesoc_picorv328[10]
.sym 43514 picorv32.mem_rdata_q[9]
.sym 43515 basesoc_picorv323[3]
.sym 43516 picorv32.mem_rdata_q[15]
.sym 43517 picorv32.mem_rdata_q[23]
.sym 43518 $abc$36366$n3829_1
.sym 43519 $abc$36366$n4746
.sym 43520 picorv32.latched_is_lh
.sym 43521 picorv32.mem_rdata_latched[23]
.sym 43522 $abc$36366$n2908
.sym 43524 picorv32.decoded_imm_uj[15]
.sym 43525 basesoc_picorv327[19]
.sym 43526 basesoc_picorv327[2]
.sym 43527 $abc$36366$n4724_1
.sym 43528 picorv32.decoded_imm[23]
.sym 43529 picorv32.latched_rd[3]
.sym 43530 picorv32.decoded_imm_uj[17]
.sym 43531 basesoc_picorv327[2]
.sym 43532 $abc$36366$n3836_1
.sym 43533 basesoc_picorv327[6]
.sym 43535 $abc$36366$n3860_1
.sym 43536 $abc$36366$n3868_1
.sym 43542 $abc$36366$n4696_1
.sym 43544 picorv32.cpu_state[4]
.sym 43545 $abc$36366$n2925_1
.sym 43546 $abc$36366$n7109
.sym 43547 picorv32.cpu_state[0]
.sym 43549 picorv32.cpuregs_rs1[2]
.sym 43550 $abc$36366$n4734
.sym 43551 picorv32.mem_rdata_q[17]
.sym 43552 $abc$36366$n2859
.sym 43554 $abc$36366$n3829_1
.sym 43555 $abc$36366$n4814
.sym 43556 $abc$36366$n4700
.sym 43557 picorv32.mem_wordsize[0]
.sym 43558 $abc$36366$n4703
.sym 43559 basesoc_picorv327[6]
.sym 43560 $abc$36366$n2956_1
.sym 43561 picorv32.latched_is_lu
.sym 43562 $abc$36366$n4728
.sym 43563 picorv32.cpu_state[3]
.sym 43564 picorv32.cpu_state[3]
.sym 43568 picorv32.mem_rdata_latched[17]
.sym 43569 picorv32.irq_pending[6]
.sym 43570 $abc$36366$n7121
.sym 43571 $abc$36366$n4735
.sym 43572 $abc$36366$n4816
.sym 43573 $abc$36366$n5508_1
.sym 43575 $abc$36366$n7109
.sym 43577 $abc$36366$n4735
.sym 43578 picorv32.cpu_state[3]
.sym 43581 picorv32.mem_rdata_latched[17]
.sym 43587 picorv32.mem_rdata_q[17]
.sym 43588 $abc$36366$n2859
.sym 43590 $abc$36366$n2925_1
.sym 43593 $abc$36366$n3829_1
.sym 43594 $abc$36366$n5508_1
.sym 43595 $abc$36366$n4734
.sym 43596 $abc$36366$n4728
.sym 43599 picorv32.mem_wordsize[0]
.sym 43601 $abc$36366$n2956_1
.sym 43602 picorv32.latched_is_lu
.sym 43605 picorv32.cpu_state[0]
.sym 43606 picorv32.cpu_state[4]
.sym 43607 basesoc_picorv327[6]
.sym 43608 picorv32.irq_pending[6]
.sym 43611 $abc$36366$n4814
.sym 43612 $abc$36366$n7121
.sym 43613 picorv32.cpu_state[3]
.sym 43614 $abc$36366$n4816
.sym 43617 $abc$36366$n4700
.sym 43618 $abc$36366$n4696_1
.sym 43619 picorv32.cpuregs_rs1[2]
.sym 43620 $abc$36366$n4703
.sym 43622 clk12_$glb_clk
.sym 43624 picorv32.latched_rd[3]
.sym 43625 $abc$36366$n4085_1
.sym 43626 $abc$36366$n4057_1
.sym 43627 $abc$36366$n4086_1
.sym 43628 $abc$36366$n4175
.sym 43629 $abc$36366$n4087_1
.sym 43630 $abc$36366$n4058_1
.sym 43631 $abc$36366$n4174
.sym 43632 picorv32.mem_rdata_latched[25]
.sym 43636 $abc$36366$n3896_1
.sym 43637 picorv32.decoded_imm[1]
.sym 43638 basesoc_picorv328[12]
.sym 43639 $abc$36366$n2841
.sym 43640 picorv32.instr_maskirq
.sym 43641 picorv32.mem_rdata_q[8]
.sym 43642 $abc$36366$n3829_1
.sym 43643 picorv32.decoded_imm[11]
.sym 43644 picorv32.mem_rdata_q[18]
.sym 43645 picorv32.mem_wordsize[0]
.sym 43646 basesoc_picorv323[7]
.sym 43647 $abc$36366$n2934
.sym 43649 $abc$36366$n3856_1
.sym 43650 $abc$36366$n3837
.sym 43651 picorv32.reg_next_pc[8]
.sym 43652 picorv32.mem_rdata_latched[22]
.sym 43653 $abc$36366$n208
.sym 43654 $abc$36366$n4686
.sym 43656 picorv32.reg_pc[2]
.sym 43657 $abc$36366$n3884_1
.sym 43658 $abc$36366$n3067
.sym 43659 $abc$36366$n5508_1
.sym 43665 basesoc_picorv327[3]
.sym 43666 $abc$36366$n4702_1
.sym 43667 picorv32.reg_pc[2]
.sym 43669 $abc$36366$n4795
.sym 43670 $abc$36366$n4037_1
.sym 43671 $abc$36366$n4832
.sym 43674 picorv32.decoded_imm[2]
.sym 43675 $abc$36366$n4710
.sym 43676 picorv32.cpuregs_rs1[3]
.sym 43677 picorv32.cpu_state[3]
.sym 43678 picorv32.irq_mask[2]
.sym 43679 $abc$36366$n4797
.sym 43681 picorv32.irq_pending[2]
.sym 43682 $abc$36366$n7124
.sym 43683 $abc$36366$n4057_1
.sym 43684 picorv32.irq_mask[3]
.sym 43685 $abc$36366$n4834
.sym 43686 basesoc_picorv327[2]
.sym 43687 picorv32.cpu_state[4]
.sym 43688 picorv32.cpu_state[0]
.sym 43692 $abc$36366$n4711_1
.sym 43693 $abc$36366$n3412
.sym 43694 picorv32.cpuregs_rs1[15]
.sym 43695 $abc$36366$n4703
.sym 43696 $abc$36366$n4701
.sym 43698 $abc$36366$n4832
.sym 43699 picorv32.cpu_state[3]
.sym 43700 $abc$36366$n4834
.sym 43701 $abc$36366$n7124
.sym 43704 basesoc_picorv327[2]
.sym 43705 picorv32.irq_pending[2]
.sym 43706 picorv32.cpu_state[0]
.sym 43707 picorv32.cpu_state[4]
.sym 43710 basesoc_picorv327[3]
.sym 43711 picorv32.irq_mask[3]
.sym 43712 picorv32.cpu_state[4]
.sym 43713 $abc$36366$n3412
.sym 43717 $abc$36366$n4057_1
.sym 43718 $abc$36366$n4037_1
.sym 43719 picorv32.cpuregs_rs1[3]
.sym 43722 $abc$36366$n4795
.sym 43723 $abc$36366$n4797
.sym 43724 picorv32.cpuregs_rs1[15]
.sym 43725 $abc$36366$n4703
.sym 43728 $abc$36366$n4710
.sym 43729 $abc$36366$n4711_1
.sym 43730 $abc$36366$n4703
.sym 43731 picorv32.cpuregs_rs1[3]
.sym 43734 $abc$36366$n4701
.sym 43735 $abc$36366$n4702_1
.sym 43736 picorv32.irq_mask[2]
.sym 43737 $abc$36366$n3412
.sym 43740 picorv32.cpu_state[3]
.sym 43741 picorv32.decoded_imm[2]
.sym 43743 picorv32.reg_pc[2]
.sym 43745 clk12_$glb_clk
.sym 43747 $abc$36366$n3900_1
.sym 43748 $abc$36366$n4173
.sym 43749 $abc$36366$n4009_1
.sym 43750 $abc$36366$n4898_1
.sym 43751 picorv32.irq_pending[1]
.sym 43752 $abc$36366$n4899_1
.sym 43753 $abc$36366$n4798
.sym 43754 $abc$36366$n3904_1
.sym 43756 picorv32.instr_maskirq
.sym 43759 picorv32.reg_out[21]
.sym 43761 $abc$36366$n4709
.sym 43762 $abc$36366$n3829_1
.sym 43763 $abc$36366$n3888_1
.sym 43764 $abc$36366$n3007_1
.sym 43765 picorv32.cpu_state[3]
.sym 43766 $abc$36366$n4037_1
.sym 43767 $abc$36366$n4056_1
.sym 43768 $abc$36366$n4085_1
.sym 43769 $abc$36366$n5516_1
.sym 43770 picorv32.decoded_imm[2]
.sym 43771 $abc$36366$n4834
.sym 43773 picorv32.cpu_state[4]
.sym 43774 picorv32.cpu_state[4]
.sym 43775 picorv32.alu_out_q[28]
.sym 43776 picorv32.latched_stalu
.sym 43777 basesoc_timer0_eventmanager_storage
.sym 43778 picorv32.reg_pc[15]
.sym 43779 picorv32.reg_next_pc[2]
.sym 43780 $abc$36366$n4799_1
.sym 43781 $abc$36366$n7108
.sym 43782 $abc$36366$n4029_1
.sym 43788 $abc$36366$n4688
.sym 43790 picorv32.cpu_state[4]
.sym 43791 picorv32.cpuregs_rs1[5]
.sym 43793 picorv32.irq_mask[5]
.sym 43794 picorv32.latched_compr
.sym 43795 basesoc_picorv327[1]
.sym 43796 $abc$36366$n4294_1
.sym 43797 picorv32.cpu_state[2]
.sym 43799 basesoc_picorv327[5]
.sym 43800 $abc$36366$n3412
.sym 43801 picorv32.irq_mask[1]
.sym 43802 $abc$36366$n4726
.sym 43803 $abc$36366$n207
.sym 43804 $abc$36366$n4693_1
.sym 43805 picorv32.reg_pc[2]
.sym 43806 $abc$36366$n4692
.sym 43807 $abc$36366$n4694
.sym 43808 picorv32.irq_pending[1]
.sym 43809 $abc$36366$n4293_1
.sym 43810 $abc$36366$n3837
.sym 43811 picorv32.decoded_imm[1]
.sym 43812 picorv32.instr_maskirq
.sym 43813 $abc$36366$n4703
.sym 43814 picorv32.cpu_state[0]
.sym 43815 picorv32.cpu_state[3]
.sym 43816 $abc$36366$n2845
.sym 43818 picorv32.cpuregs_rs1[1]
.sym 43819 $abc$36366$n4725
.sym 43821 picorv32.irq_mask[1]
.sym 43822 picorv32.instr_maskirq
.sym 43823 picorv32.cpu_state[2]
.sym 43824 picorv32.cpuregs_rs1[1]
.sym 43827 $abc$36366$n4726
.sym 43828 $abc$36366$n4703
.sym 43829 picorv32.cpuregs_rs1[5]
.sym 43830 $abc$36366$n4725
.sym 43833 $abc$36366$n4693_1
.sym 43834 $abc$36366$n4694
.sym 43835 picorv32.irq_pending[1]
.sym 43836 picorv32.cpu_state[0]
.sym 43839 basesoc_picorv327[1]
.sym 43840 picorv32.cpu_state[3]
.sym 43841 picorv32.decoded_imm[1]
.sym 43842 picorv32.cpu_state[4]
.sym 43845 $abc$36366$n4688
.sym 43847 $abc$36366$n4692
.sym 43851 picorv32.reg_pc[2]
.sym 43852 picorv32.latched_compr
.sym 43853 $abc$36366$n4294_1
.sym 43854 $abc$36366$n207
.sym 43858 $abc$36366$n2845
.sym 43859 $abc$36366$n3837
.sym 43860 $abc$36366$n4293_1
.sym 43863 picorv32.irq_mask[5]
.sym 43864 picorv32.cpu_state[4]
.sym 43865 $abc$36366$n3412
.sym 43866 basesoc_picorv327[5]
.sym 43868 clk12_$glb_clk
.sym 43870 $abc$36366$n4742_1
.sym 43871 $abc$36366$n4120
.sym 43872 $abc$36366$n4757_1
.sym 43873 $abc$36366$n4756
.sym 43874 $abc$36366$n4142
.sym 43875 $abc$36366$n4094
.sym 43876 $abc$36366$n4751_1
.sym 43877 $abc$36366$n4114
.sym 43882 basesoc_picorv327[3]
.sym 43883 picorv32.cpu_state[2]
.sym 43884 $abc$36366$n3836_1
.sym 43887 picorv32.cpuregs_rs1[4]
.sym 43888 picorv32.latched_stalu
.sym 43889 picorv32.irq_mask[1]
.sym 43890 picorv32.latched_is_lu
.sym 43891 basesoc_picorv327[1]
.sym 43892 picorv32.reg_out[1]
.sym 43894 picorv32.cpuregs_rs1[15]
.sym 43895 $abc$36366$n4037_1
.sym 43896 picorv32.irq_mask[3]
.sym 43897 basesoc_picorv327[8]
.sym 43898 picorv32.cpuregs_wrdata[3]
.sym 43899 $abc$36366$n4703
.sym 43900 picorv32.alu_out_q[17]
.sym 43901 $abc$36366$n4027_1
.sym 43902 $abc$36366$n3876
.sym 43904 $abc$36366$n2995
.sym 43905 picorv32.irq_state[0]
.sym 43911 picorv32.cpuregs_rs1[22]
.sym 43912 picorv32.irq_state[0]
.sym 43913 $abc$36366$n5525
.sym 43915 $abc$36366$n4304_1
.sym 43917 picorv32.cpu_state[3]
.sym 43918 picorv32.cpu_state[0]
.sym 43919 $abc$36366$n3856_1
.sym 43920 picorv32.cpuregs_rs1[9]
.sym 43921 picorv32.reg_pc[9]
.sym 43922 $abc$36366$n4841
.sym 43923 $abc$36366$n4703
.sym 43924 $abc$36366$n4840
.sym 43925 $abc$36366$n4793_1
.sym 43926 basesoc_picorv327[14]
.sym 43927 picorv32.irq_pending[2]
.sym 43928 picorv32.irq_state[1]
.sym 43929 $abc$36366$n4295_1
.sym 43930 $abc$36366$n4037_1
.sym 43931 $abc$36366$n4303_1
.sym 43932 picorv32.irq_pending[22]
.sym 43933 picorv32.irq_pending[5]
.sym 43934 picorv32.cpu_state[4]
.sym 43935 $abc$36366$n2845
.sym 43937 $abc$36366$n4842
.sym 43938 $abc$36366$n4080_1
.sym 43939 picorv32.reg_next_pc[2]
.sym 43940 picorv32.irq_mask[2]
.sym 43941 $abc$36366$n7108
.sym 43942 $abc$36366$n4838
.sym 43945 picorv32.irq_state[0]
.sym 43946 $abc$36366$n4295_1
.sym 43947 picorv32.reg_next_pc[2]
.sym 43950 picorv32.reg_pc[9]
.sym 43951 $abc$36366$n4080_1
.sym 43952 $abc$36366$n4037_1
.sym 43953 picorv32.cpuregs_rs1[9]
.sym 43956 picorv32.irq_mask[2]
.sym 43957 picorv32.irq_state[1]
.sym 43958 picorv32.irq_pending[2]
.sym 43962 $abc$36366$n4793_1
.sym 43963 basesoc_picorv327[14]
.sym 43964 picorv32.cpu_state[4]
.sym 43965 $abc$36366$n5525
.sym 43968 $abc$36366$n4304_1
.sym 43969 $abc$36366$n3856_1
.sym 43970 $abc$36366$n4303_1
.sym 43971 $abc$36366$n2845
.sym 43974 $abc$36366$n4842
.sym 43975 picorv32.cpuregs_rs1[22]
.sym 43976 $abc$36366$n4703
.sym 43977 $abc$36366$n4841
.sym 43980 picorv32.cpu_state[3]
.sym 43981 picorv32.cpu_state[0]
.sym 43982 picorv32.irq_pending[5]
.sym 43983 $abc$36366$n7108
.sym 43986 picorv32.cpu_state[0]
.sym 43987 $abc$36366$n4838
.sym 43988 picorv32.irq_pending[22]
.sym 43989 $abc$36366$n4840
.sym 43991 clk12_$glb_clk
.sym 43993 picorv32.cpuregs_wrdata[3]
.sym 43994 $abc$36366$n4160
.sym 43995 $abc$36366$n4842
.sym 43996 $abc$36366$n4196
.sym 43997 $abc$36366$n4799_1
.sym 43998 $abc$36366$n4195_1
.sym 43999 picorv32.reg_pc[2]
.sym 44000 $abc$36366$n5157
.sym 44002 $abc$36366$n4887
.sym 44005 basesoc_picorv327[17]
.sym 44006 $abc$36366$n4053_1
.sym 44007 picorv32.latched_rd[5]
.sym 44008 $abc$36366$n3924_1
.sym 44009 $abc$36366$n4102_1
.sym 44010 $abc$36366$n3021
.sym 44011 $abc$36366$n4037_1
.sym 44012 $abc$36366$n4742_1
.sym 44014 basesoc_picorv327[14]
.sym 44015 picorv32.reg_pc[11]
.sym 44017 $abc$36366$n3836_1
.sym 44018 basesoc_picorv327[9]
.sym 44019 $abc$36366$n3838_1
.sym 44020 basesoc_picorv327[19]
.sym 44021 $abc$36366$n2845
.sym 44022 picorv32.reg_pc[26]
.sym 44023 $abc$36366$n2845
.sym 44024 $abc$36366$n3836_1
.sym 44026 picorv32.cpuregs_wrdata[3]
.sym 44027 picorv32.decoded_imm[23]
.sym 44028 $abc$36366$n3868_1
.sym 44036 picorv32.irq_pending[14]
.sym 44037 picorv32.irq_state[1]
.sym 44038 $abc$36366$n4836
.sym 44039 $abc$36366$n7117
.sym 44040 $abc$36366$n4080_1
.sym 44042 $abc$36366$n4037_1
.sym 44043 picorv32.reg_pc[21]
.sym 44044 $abc$36366$n7106
.sym 44045 picorv32.cpu_state[4]
.sym 44046 picorv32.cpu_state[0]
.sym 44047 basesoc_picorv327[21]
.sym 44050 picorv32.cpu_state[3]
.sym 44051 picorv32.cpuregs_rs1[22]
.sym 44052 $abc$36366$n207
.sym 44053 picorv32.irq_pending[21]
.sym 44054 picorv32.reg_pc[22]
.sym 44055 picorv32.cpuregs_rs1[21]
.sym 44056 picorv32.irq_mask[3]
.sym 44057 $abc$36366$n4835
.sym 44058 $abc$36366$n5941
.sym 44059 $abc$36366$n4703
.sym 44060 picorv32.reg_next_pc[6]
.sym 44063 picorv32.irq_pending[3]
.sym 44065 picorv32.irq_state[0]
.sym 44067 $abc$36366$n4836
.sym 44068 picorv32.cpuregs_rs1[21]
.sym 44069 $abc$36366$n4703
.sym 44070 $abc$36366$n4835
.sym 44073 picorv32.reg_next_pc[6]
.sym 44074 picorv32.irq_state[0]
.sym 44075 $abc$36366$n5941
.sym 44076 $abc$36366$n207
.sym 44079 picorv32.cpu_state[4]
.sym 44080 picorv32.irq_pending[21]
.sym 44081 basesoc_picorv327[21]
.sym 44082 picorv32.cpu_state[0]
.sym 44085 picorv32.cpu_state[0]
.sym 44086 picorv32.irq_pending[3]
.sym 44087 $abc$36366$n7106
.sym 44088 picorv32.cpu_state[3]
.sym 44091 picorv32.reg_pc[21]
.sym 44092 picorv32.cpuregs_rs1[21]
.sym 44093 $abc$36366$n4080_1
.sym 44094 $abc$36366$n4037_1
.sym 44098 picorv32.irq_pending[3]
.sym 44099 picorv32.irq_state[1]
.sym 44100 picorv32.irq_mask[3]
.sym 44103 picorv32.irq_pending[14]
.sym 44104 picorv32.cpu_state[0]
.sym 44105 picorv32.cpu_state[3]
.sym 44106 $abc$36366$n7117
.sym 44109 picorv32.cpuregs_rs1[22]
.sym 44110 $abc$36366$n4080_1
.sym 44111 $abc$36366$n4037_1
.sym 44112 picorv32.reg_pc[22]
.sym 44116 $abc$36366$n4297_1
.sym 44117 $abc$36366$n4209_1
.sym 44118 $abc$36366$n4232
.sym 44119 $abc$36366$n4027_1
.sym 44120 $abc$36366$n4309_1
.sym 44121 $abc$36366$n4884_1
.sym 44122 $abc$36366$n4824
.sym 44123 $abc$36366$n3952_1
.sym 44124 $abc$36366$n3024
.sym 44125 basesoc_picorv327[23]
.sym 44127 user_btn2
.sym 44129 picorv32.reg_pc[2]
.sym 44130 $abc$36366$n7106
.sym 44131 picorv32.cpu_state[3]
.sym 44132 picorv32.irq_pending[15]
.sym 44133 $abc$36366$n5157
.sym 44134 basesoc_picorv327[22]
.sym 44135 basesoc_picorv327[24]
.sym 44136 picorv32.cpuregs_rs1[23]
.sym 44137 $abc$36366$n3007_1
.sym 44138 $abc$36366$n4181
.sym 44139 $abc$36366$n3008_1
.sym 44140 $abc$36366$n3860_1
.sym 44143 picorv32.reg_next_pc[8]
.sym 44144 picorv32.mem_rdata_latched[22]
.sym 44148 picorv32.reg_pc[2]
.sym 44149 $abc$36366$n3884_1
.sym 44150 $abc$36366$n5959
.sym 44157 $abc$36366$n5959
.sym 44158 picorv32.cpuregs_rs1[26]
.sym 44160 picorv32.reg_next_pc[5]
.sym 44162 picorv32.irq_state[0]
.sym 44163 $abc$36366$n5523
.sym 44164 $abc$36366$n2845
.sym 44167 $abc$36366$n4037_1
.sym 44168 $abc$36366$n5939
.sym 44170 $abc$36366$n5523
.sym 44171 $abc$36366$n5945
.sym 44172 picorv32.reg_next_pc[21]
.sym 44173 $abc$36366$n5949
.sym 44174 $abc$36366$n3876
.sym 44176 $abc$36366$n5947
.sym 44177 picorv32.reg_next_pc[9]
.sym 44179 $abc$36366$n3868_1
.sym 44182 picorv32.reg_pc[26]
.sym 44183 $abc$36366$n5971
.sym 44184 $abc$36366$n4080_1
.sym 44185 $abc$36366$n5973
.sym 44186 $abc$36366$n3924_1
.sym 44187 $abc$36366$n3896_1
.sym 44188 $abc$36366$n207
.sym 44190 $abc$36366$n207
.sym 44191 picorv32.irq_state[0]
.sym 44192 picorv32.reg_next_pc[21]
.sym 44193 $abc$36366$n5971
.sym 44196 $abc$36366$n4037_1
.sym 44197 picorv32.reg_pc[26]
.sym 44198 picorv32.cpuregs_rs1[26]
.sym 44199 $abc$36366$n4080_1
.sym 44202 $abc$36366$n207
.sym 44203 picorv32.irq_state[0]
.sym 44204 $abc$36366$n5939
.sym 44205 picorv32.reg_next_pc[5]
.sym 44208 $abc$36366$n5973
.sym 44209 $abc$36366$n5523
.sym 44210 $abc$36366$n2845
.sym 44211 $abc$36366$n3924_1
.sym 44214 $abc$36366$n5523
.sym 44215 $abc$36366$n3896_1
.sym 44216 $abc$36366$n5959
.sym 44217 $abc$36366$n2845
.sym 44220 $abc$36366$n5945
.sym 44221 $abc$36366$n5523
.sym 44222 $abc$36366$n2845
.sym 44223 $abc$36366$n3868_1
.sym 44226 $abc$36366$n207
.sym 44227 $abc$36366$n5947
.sym 44228 picorv32.reg_next_pc[9]
.sym 44229 picorv32.irq_state[0]
.sym 44232 $abc$36366$n3876
.sym 44233 $abc$36366$n5523
.sym 44234 $abc$36366$n2845
.sym 44235 $abc$36366$n5949
.sym 44239 $abc$36366$n4860
.sym 44240 $abc$36366$n5175
.sym 44241 picorv32.reg_pc[8]
.sym 44242 $abc$36366$n4854
.sym 44243 $abc$36366$n4866
.sym 44244 $abc$36366$n5193
.sym 44245 $abc$36366$n4300_1
.sym 44246 $abc$36366$n4324_1
.sym 44248 picorv32.cpu_state[3]
.sym 44251 $abc$36366$n7117
.sym 44252 picorv32.irq_state[1]
.sym 44253 $abc$36366$n4037_1
.sym 44254 picorv32.reg_next_pc[5]
.sym 44256 basesoc_picorv327[29]
.sym 44257 $abc$36366$n3008_1
.sym 44258 $abc$36366$n5523
.sym 44259 $abc$36366$n5141
.sym 44260 $abc$36366$n2845
.sym 44261 picorv32.alu_out_q[29]
.sym 44262 picorv32.latched_stalu
.sym 44263 basesoc_picorv327[26]
.sym 44264 picorv32.latched_stalu
.sym 44266 $abc$36366$n4029_1
.sym 44267 picorv32.alu_out_q[28]
.sym 44268 picorv32.latched_stalu
.sym 44269 $abc$36366$n5971
.sym 44270 picorv32.cpu_state[4]
.sym 44271 $abc$36366$n5973
.sym 44274 picorv32.reg_pc[15]
.sym 44281 picorv32.reg_pc[3]
.sym 44285 picorv32.reg_pc[7]
.sym 44287 picorv32.reg_pc[9]
.sym 44288 picorv32.reg_pc[5]
.sym 44293 $abc$36366$n6750
.sym 44298 picorv32.reg_pc[8]
.sym 44304 picorv32.reg_pc[4]
.sym 44307 picorv32.reg_pc[6]
.sym 44308 picorv32.reg_pc[2]
.sym 44312 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 44314 picorv32.reg_pc[2]
.sym 44315 $abc$36366$n6750
.sym 44318 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 44321 picorv32.reg_pc[3]
.sym 44322 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 44324 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 44326 picorv32.reg_pc[4]
.sym 44328 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 44330 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 44333 picorv32.reg_pc[5]
.sym 44334 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 44336 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 44339 picorv32.reg_pc[6]
.sym 44340 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 44342 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 44345 picorv32.reg_pc[7]
.sym 44346 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 44348 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 44351 picorv32.reg_pc[8]
.sym 44352 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 44354 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 44357 picorv32.reg_pc[9]
.sym 44358 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 44362 picorv32.reg_pc[4]
.sym 44363 picorv32.reg_pc[14]
.sym 44364 $abc$36366$n5169
.sym 44365 picorv32.reg_pc[6]
.sym 44366 $abc$36366$n3932_1
.sym 44367 $abc$36366$n5163
.sym 44368 $abc$36366$n4878_1
.sym 44369 $abc$36366$n5181
.sym 44375 basesoc_picorv327[24]
.sym 44376 $abc$36366$n2845
.sym 44377 picorv32.reg_pc[11]
.sym 44379 $abc$36366$n5523
.sym 44380 $abc$36366$n3836_1
.sym 44381 picorv32.decoded_imm[22]
.sym 44382 $abc$36366$n5523
.sym 44383 $abc$36366$n5175
.sym 44384 $abc$36366$n7121
.sym 44385 picorv32.reg_pc[3]
.sym 44387 $abc$36366$n3876
.sym 44390 picorv32.irq_state[0]
.sym 44392 $abc$36366$n5193
.sym 44395 picorv32.reg_next_pc[14]
.sym 44396 picorv32.irq_state[0]
.sym 44398 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 44405 picorv32.reg_pc[13]
.sym 44406 picorv32.reg_pc[10]
.sym 44417 picorv32.reg_pc[12]
.sym 44420 picorv32.reg_pc[16]
.sym 44427 picorv32.reg_pc[11]
.sym 44428 picorv32.reg_pc[14]
.sym 44429 picorv32.reg_pc[17]
.sym 44434 picorv32.reg_pc[15]
.sym 44435 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 44437 picorv32.reg_pc[10]
.sym 44439 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 44441 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 44444 picorv32.reg_pc[11]
.sym 44445 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 44447 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 44449 picorv32.reg_pc[12]
.sym 44451 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 44453 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 44455 picorv32.reg_pc[13]
.sym 44457 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 44459 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 44462 picorv32.reg_pc[14]
.sym 44463 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 44465 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 44467 picorv32.reg_pc[15]
.sym 44469 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 44471 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 44473 picorv32.reg_pc[16]
.sym 44475 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 44477 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 44480 picorv32.reg_pc[17]
.sym 44481 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 44485 $abc$36366$n3948_1
.sym 44486 $abc$36366$n4029_1
.sym 44487 $abc$36366$n4025_1
.sym 44488 $abc$36366$n4364
.sym 44489 $abc$36366$n5223
.sym 44490 picorv32.reg_pc[24]
.sym 44491 $abc$36366$n3936_1
.sym 44492 $abc$36366$n4345_1
.sym 44497 $abc$36366$n3032
.sym 44498 picorv32.reg_next_pc[7]
.sym 44499 $abc$36366$n7130
.sym 44500 picorv32.reg_next_pc[9]
.sym 44502 picorv32.reg_next_pc[4]
.sym 44504 picorv32.decoded_imm_uj[2]
.sym 44505 picorv32.cpu_state[4]
.sym 44508 picorv32.reg_next_pc[11]
.sym 44509 $abc$36366$n3836_1
.sym 44511 $abc$36366$n3838_1
.sym 44514 picorv32.reg_pc[27]
.sym 44515 $abc$36366$n2845
.sym 44516 picorv32.reg_out[25]
.sym 44517 $abc$36366$n3838_1
.sym 44518 picorv32.reg_pc[26]
.sym 44519 $abc$36366$n5181
.sym 44521 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 44530 picorv32.reg_pc[21]
.sym 44531 picorv32.reg_pc[23]
.sym 44536 picorv32.reg_pc[22]
.sym 44541 picorv32.reg_pc[19]
.sym 44547 picorv32.reg_pc[24]
.sym 44551 picorv32.reg_pc[25]
.sym 44555 picorv32.reg_pc[18]
.sym 44556 picorv32.reg_pc[20]
.sym 44558 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 44561 picorv32.reg_pc[18]
.sym 44562 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 44564 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 44566 picorv32.reg_pc[19]
.sym 44568 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 44570 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 44572 picorv32.reg_pc[20]
.sym 44574 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 44576 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 44578 picorv32.reg_pc[21]
.sym 44580 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 44582 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 44584 picorv32.reg_pc[22]
.sym 44586 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 44588 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 44591 picorv32.reg_pc[23]
.sym 44592 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 44594 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 44596 picorv32.reg_pc[24]
.sym 44598 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 44600 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 44602 picorv32.reg_pc[25]
.sym 44604 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 44608 picorv32.reg_next_pc[20]
.sym 44609 $abc$36366$n5211
.sym 44610 $abc$36366$n5205
.sym 44611 $abc$36366$n5232
.sym 44612 picorv32.reg_next_pc[14]
.sym 44613 picorv32.reg_pc[18]
.sym 44614 picorv32.reg_pc[20]
.sym 44615 $abc$36366$n5202
.sym 44616 user_btn2
.sym 44620 $abc$36366$n3896_1
.sym 44621 picorv32.irq_state[1]
.sym 44622 picorv32.cpu_state[0]
.sym 44624 picorv32.reg_pc[22]
.sym 44626 picorv32.reg_pc[21]
.sym 44627 picorv32.cpu_state[0]
.sym 44628 $abc$36366$n5199
.sym 44629 picorv32.reg_pc[19]
.sym 44631 picorv32.irq_state[0]
.sym 44633 picorv32.reg_next_pc[14]
.sym 44634 picorv32.reg_next_pc[24]
.sym 44635 picorv32.reg_next_pc[27]
.sym 44638 picorv32.reg_pc[28]
.sym 44639 picorv32.reg_out[30]
.sym 44644 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 44650 $abc$36366$n5983
.sym 44651 picorv32.reg_pc[30]
.sym 44654 picorv32.reg_pc[31]
.sym 44655 picorv32.reg_pc[29]
.sym 44656 picorv32.reg_next_pc[29]
.sym 44659 picorv32.reg_next_pc[27]
.sym 44662 picorv32.irq_state[0]
.sym 44664 $abc$36366$n207
.sym 44666 picorv32.reg_pc[28]
.sym 44668 $abc$36366$n5987
.sym 44674 picorv32.reg_pc[27]
.sym 44677 picorv32.reg_pc[26]
.sym 44681 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 44683 picorv32.reg_pc[26]
.sym 44685 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 44687 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 44689 picorv32.reg_pc[27]
.sym 44691 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 44693 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 44695 picorv32.reg_pc[28]
.sym 44697 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 44699 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 44701 picorv32.reg_pc[29]
.sym 44703 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 44705 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 44708 picorv32.reg_pc[30]
.sym 44709 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 44712 picorv32.reg_pc[31]
.sym 44715 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 44718 picorv32.irq_state[0]
.sym 44719 $abc$36366$n5983
.sym 44720 $abc$36366$n207
.sym 44721 picorv32.reg_next_pc[27]
.sym 44724 $abc$36366$n5987
.sym 44725 picorv32.irq_state[0]
.sym 44726 picorv32.reg_next_pc[29]
.sym 44727 $abc$36366$n207
.sym 44731 $abc$36366$n5235
.sym 44732 picorv32.reg_pc[28]
.sym 44733 $abc$36366$n5244
.sym 44735 picorv32.reg_pc[26]
.sym 44736 $abc$36366$n5229
.sym 44738 picorv32.reg_next_pc[24]
.sym 44743 $abc$36366$n5981
.sym 44744 $abc$36366$n3836_1
.sym 44746 $abc$36366$n3894_1
.sym 44747 picorv32.reg_pc[17]
.sym 44748 $abc$36366$n5202
.sym 44750 $abc$36366$n3006
.sym 44751 picorv32.reg_pc[29]
.sym 44752 picorv32.reg_next_pc[23]
.sym 44754 $abc$36366$n5205
.sym 44757 $abc$36366$n5232
.sym 44758 $abc$36366$n3846_1
.sym 44762 $abc$36366$n5991
.sym 44855 picorv32.reg_next_pc[27]
.sym 44866 picorv32.reg_pc[31]
.sym 44868 $abc$36366$n3960_1
.sym 44870 picorv32.reg_pc[30]
.sym 44875 picorv32.reg_pc[28]
.sym 44876 picorv32.reg_pc[25]
.sym 44886 $abc$36366$n3940_1
.sym 45077 basesoc_timer0_load_storage[19]
.sym 45084 basesoc_timer0_load_storage[22]
.sym 45096 $abc$36366$n3236
.sym 45101 array_muxed0[14]
.sym 45130 $abc$36366$n2871
.sym 45148 basesoc_dat_w[3]
.sym 45176 basesoc_dat_w[3]
.sym 45198 $abc$36366$n2871
.sym 45199 clk12_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45205 basesoc_timer0_value[14]
.sym 45206 basesoc_timer0_value[7]
.sym 45207 $abc$36366$n5019
.sym 45208 basesoc_timer0_value[15]
.sym 45209 $abc$36366$n5028
.sym 45210 basesoc_timer0_value[10]
.sym 45211 $abc$36366$n5181_1
.sym 45212 $abc$36366$n5029_1
.sym 45220 $abc$36366$n2871
.sym 45249 $abc$36366$n2867
.sym 45250 basesoc_timer0_eventmanager_status_w
.sym 45254 basesoc_timer0_value[7]
.sym 45255 basesoc_dat_w[5]
.sym 45261 $abc$36366$n6477
.sym 45265 $abc$36366$n3083
.sym 45267 basesoc_dat_w[1]
.sym 45268 $abc$36366$n3296
.sym 45269 basesoc_timer0_value[14]
.sym 45270 basesoc_dat_w[3]
.sym 45271 basesoc_dat_w[7]
.sym 45284 $abc$36366$n2873
.sym 45285 $abc$36366$n6477
.sym 45288 basesoc_dat_w[6]
.sym 45290 sys_rst
.sym 45292 $abc$36366$n6492
.sym 45296 basesoc_dat_w[2]
.sym 45298 basesoc_timer0_reload_storage[10]
.sym 45299 basesoc_timer0_eventmanager_status_w
.sym 45300 basesoc_dat_w[7]
.sym 45302 $abc$36366$n3303
.sym 45303 $abc$36366$n3289
.sym 45310 basesoc_ctrl_reset_reset_r
.sym 45311 basesoc_dat_w[5]
.sym 45313 basesoc_timer0_reload_storage[15]
.sym 45316 basesoc_dat_w[2]
.sym 45321 $abc$36366$n6477
.sym 45322 basesoc_timer0_reload_storage[10]
.sym 45323 basesoc_timer0_eventmanager_status_w
.sym 45329 basesoc_dat_w[6]
.sym 45333 $abc$36366$n6492
.sym 45335 basesoc_timer0_eventmanager_status_w
.sym 45336 basesoc_timer0_reload_storage[15]
.sym 45340 basesoc_ctrl_reset_reset_r
.sym 45345 $abc$36366$n3289
.sym 45347 sys_rst
.sym 45348 $abc$36366$n3303
.sym 45353 basesoc_dat_w[5]
.sym 45358 basesoc_dat_w[7]
.sym 45361 $abc$36366$n2873
.sym 45362 clk12_$glb_clk
.sym 45363 sys_rst_$glb_sr
.sym 45364 basesoc_timer0_value_status[15]
.sym 45365 basesoc_timer0_value_status[18]
.sym 45366 $abc$36366$n5167_1
.sym 45367 basesoc_timer0_value_status[14]
.sym 45368 $abc$36366$n4982
.sym 45369 basesoc_timer0_value_status[10]
.sym 45370 basesoc_timer0_value_status[7]
.sym 45371 $abc$36366$n5543
.sym 45372 array_muxed0[5]
.sym 45375 array_muxed0[5]
.sym 45377 $abc$36366$n3289
.sym 45378 $abc$36366$n2873
.sym 45381 basesoc_dat_w[6]
.sym 45382 basesoc_timer0_load_storage[1]
.sym 45383 basesoc_timer0_load_storage[15]
.sym 45388 basesoc_timer0_reload_storage[23]
.sym 45391 interface3_bank_bus_dat_r[6]
.sym 45395 $abc$36366$n3298
.sym 45398 basesoc_timer0_reload_storage[23]
.sym 45399 basesoc_timer0_value[23]
.sym 45405 basesoc_timer0_reload_storage[10]
.sym 45406 sys_rst
.sym 45407 $abc$36366$n4981_1
.sym 45409 basesoc_dat_w[2]
.sym 45413 basesoc_timer0_reload_storage[3]
.sym 45414 basesoc_timer0_eventmanager_status_w
.sym 45419 $abc$36366$n4961
.sym 45420 $abc$36366$n3289
.sym 45421 basesoc_timer0_load_storage[18]
.sym 45423 $abc$36366$n2867
.sym 45425 $abc$36366$n4982
.sym 45426 basesoc_timer0_value_status[10]
.sym 45428 $abc$36366$n3303
.sym 45430 basesoc_ctrl_reset_reset_r
.sym 45432 basesoc_dat_w[1]
.sym 45433 $abc$36366$n3296
.sym 45435 $abc$36366$n6456
.sym 45436 basesoc_dat_w[7]
.sym 45438 basesoc_dat_w[2]
.sym 45444 sys_rst
.sym 45446 $abc$36366$n3296
.sym 45447 $abc$36366$n3289
.sym 45450 basesoc_timer0_load_storage[18]
.sym 45451 $abc$36366$n3296
.sym 45452 basesoc_timer0_reload_storage[10]
.sym 45453 $abc$36366$n3303
.sym 45459 basesoc_dat_w[1]
.sym 45462 $abc$36366$n4981_1
.sym 45463 $abc$36366$n4961
.sym 45464 $abc$36366$n4982
.sym 45465 basesoc_timer0_value_status[10]
.sym 45469 basesoc_dat_w[7]
.sym 45474 basesoc_ctrl_reset_reset_r
.sym 45480 basesoc_timer0_reload_storage[3]
.sym 45481 basesoc_timer0_eventmanager_status_w
.sym 45482 $abc$36366$n6456
.sym 45484 $abc$36366$n2867
.sym 45485 clk12_$glb_clk
.sym 45486 sys_rst_$glb_sr
.sym 45487 $abc$36366$n5025
.sym 45488 $abc$36366$n5022_1
.sym 45489 $abc$36366$n5544
.sym 45490 $abc$36366$n5024
.sym 45491 $abc$36366$n2877
.sym 45492 basesoc_timer0_load_storage[6]
.sym 45493 $abc$36366$n5018
.sym 45494 $abc$36366$n5026
.sym 45500 slave_sel_r[2]
.sym 45501 basesoc_timer0_en_storage
.sym 45503 basesoc_timer0_load_storage[12]
.sym 45504 $abc$36366$n2685
.sym 45505 adr[0]
.sym 45507 $abc$36366$n4961
.sym 45510 sys_rst
.sym 45512 array_muxed1[21]
.sym 45514 $abc$36366$n5542_1
.sym 45515 basesoc_dat_w[2]
.sym 45516 $abc$36366$n4980_1
.sym 45517 array_muxed1[19]
.sym 45518 $abc$36366$n2881
.sym 45521 $abc$36366$n4959_1
.sym 45522 $abc$36366$n5159
.sym 45528 $abc$36366$n6501
.sym 45530 $abc$36366$n3306
.sym 45531 $abc$36366$n6465
.sym 45533 basesoc_timer0_load_storage[23]
.sym 45536 basesoc_timer0_load_storage[18]
.sym 45537 basesoc_timer0_reload_storage[6]
.sym 45538 $abc$36366$n5199_1
.sym 45540 $abc$36366$n3296
.sym 45541 $abc$36366$n5165
.sym 45544 basesoc_timer0_load_storage[31]
.sym 45545 basesoc_timer0_eventmanager_status_w
.sym 45546 $abc$36366$n4959_1
.sym 45547 $abc$36366$n6516
.sym 45548 basesoc_timer0_reload_storage[23]
.sym 45549 basesoc_timer0_value_status[2]
.sym 45550 $abc$36366$n5189
.sym 45551 basesoc_timer0_en_storage
.sym 45552 basesoc_timer0_reload_storage[18]
.sym 45555 $abc$36366$n3298
.sym 45557 basesoc_timer0_load_storage[6]
.sym 45559 basesoc_timer0_en_storage
.sym 45562 basesoc_timer0_en_storage
.sym 45563 $abc$36366$n5189
.sym 45564 basesoc_timer0_load_storage[18]
.sym 45568 basesoc_timer0_load_storage[6]
.sym 45569 basesoc_timer0_en_storage
.sym 45570 $abc$36366$n5165
.sym 45574 basesoc_timer0_eventmanager_status_w
.sym 45575 basesoc_timer0_reload_storage[23]
.sym 45576 $abc$36366$n6516
.sym 45579 $abc$36366$n5199_1
.sym 45581 basesoc_timer0_load_storage[23]
.sym 45582 basesoc_timer0_en_storage
.sym 45585 basesoc_timer0_load_storage[31]
.sym 45586 basesoc_timer0_load_storage[23]
.sym 45587 $abc$36366$n3298
.sym 45588 $abc$36366$n3296
.sym 45591 $abc$36366$n6465
.sym 45593 basesoc_timer0_eventmanager_status_w
.sym 45594 basesoc_timer0_reload_storage[6]
.sym 45597 $abc$36366$n6501
.sym 45598 basesoc_timer0_eventmanager_status_w
.sym 45600 basesoc_timer0_reload_storage[18]
.sym 45603 basesoc_timer0_reload_storage[18]
.sym 45604 $abc$36366$n3306
.sym 45605 basesoc_timer0_value_status[2]
.sym 45606 $abc$36366$n4959_1
.sym 45608 clk12_$glb_clk
.sym 45609 sys_rst_$glb_sr
.sym 45610 $abc$36366$n5027
.sym 45611 interface3_bank_bus_dat_r[6]
.sym 45612 $abc$36366$n5010_1
.sym 45613 basesoc_timer0_value[19]
.sym 45614 interface3_bank_bus_dat_r[7]
.sym 45615 $abc$36366$n5191_1
.sym 45616 $abc$36366$n2871
.sym 45617 interface3_bank_bus_dat_r[5]
.sym 45622 basesoc_dat_w[5]
.sym 45623 $abc$36366$n5020
.sym 45625 basesoc_ctrl_reset_reset_r
.sym 45626 $abc$36366$n3289
.sym 45628 $abc$36366$n4961
.sym 45629 spram_wren0
.sym 45630 basesoc_timer0_value[23]
.sym 45631 $abc$36366$n3289
.sym 45632 basesoc_dat_w[3]
.sym 45634 $abc$36366$n3309
.sym 45635 $abc$36366$n3300
.sym 45636 basesoc_dat_w[5]
.sym 45638 basesoc_timer0_reload_storage[18]
.sym 45640 array_muxed1[31]
.sym 45641 $abc$36366$n3290
.sym 45642 $abc$36366$n4962_1
.sym 45643 array_muxed0[12]
.sym 45644 array_muxed1[26]
.sym 45645 basesoc_timer0_value[3]
.sym 45651 $abc$36366$n3300
.sym 45652 $abc$36366$n4992_1
.sym 45657 $abc$36366$n4991
.sym 45658 basesoc_timer0_value[30]
.sym 45659 basesoc_timer0_reload_storage[6]
.sym 45661 basesoc_timer0_value[22]
.sym 45662 $abc$36366$n5014
.sym 45663 basesoc_timer0_reload_storage[3]
.sym 45665 basesoc_timer0_value_status[22]
.sym 45666 $abc$36366$n4993_1
.sym 45669 $abc$36366$n4962_1
.sym 45670 basesoc_timer0_value[19]
.sym 45671 $abc$36366$n4954_1
.sym 45672 basesoc_timer0_value_status[30]
.sym 45673 basesoc_timer0_reload_storage[27]
.sym 45675 basesoc_timer0_value_status[19]
.sym 45677 $abc$36366$n4989_1
.sym 45678 $abc$36366$n2881
.sym 45681 $abc$36366$n3309
.sym 45687 basesoc_timer0_value[19]
.sym 45690 $abc$36366$n4992_1
.sym 45691 $abc$36366$n4993_1
.sym 45692 $abc$36366$n4989_1
.sym 45693 $abc$36366$n4991
.sym 45696 $abc$36366$n4962_1
.sym 45699 basesoc_timer0_value_status[19]
.sym 45702 basesoc_timer0_reload_storage[6]
.sym 45703 $abc$36366$n3300
.sym 45704 basesoc_timer0_value_status[22]
.sym 45705 $abc$36366$n4962_1
.sym 45708 $abc$36366$n4954_1
.sym 45710 $abc$36366$n5014
.sym 45711 basesoc_timer0_value_status[30]
.sym 45714 basesoc_timer0_value[30]
.sym 45723 basesoc_timer0_value[22]
.sym 45726 basesoc_timer0_reload_storage[3]
.sym 45727 $abc$36366$n3300
.sym 45728 $abc$36366$n3309
.sym 45729 basesoc_timer0_reload_storage[27]
.sym 45730 $abc$36366$n2881
.sym 45731 clk12_$glb_clk
.sym 45732 sys_rst_$glb_sr
.sym 45733 basesoc_timer0_reload_storage[18]
.sym 45734 $abc$36366$n5542_1
.sym 45735 $abc$36366$n4962_1
.sym 45736 basesoc_timer0_reload_storage[21]
.sym 45737 basesoc_timer0_reload_storage[16]
.sym 45738 basesoc_timer0_reload_storage[20]
.sym 45739 $abc$36366$n3309
.sym 45740 $abc$36366$n5249
.sym 45743 $abc$36366$n3681_1
.sym 45744 basesoc_picorv323[1]
.sym 45745 basesoc_timer0_reload_storage[6]
.sym 45746 $abc$36366$n2871
.sym 45747 $abc$36366$n9
.sym 45749 sys_rst
.sym 45750 $abc$36366$n5004_1
.sym 45752 basesoc_timer0_eventmanager_status_w
.sym 45754 $abc$36366$n3218
.sym 45755 $abc$36366$n5539_1
.sym 45756 basesoc_dat_w[7]
.sym 45757 $abc$36366$n4954_1
.sym 45758 $abc$36366$n2850_1
.sym 45760 interface2_bank_bus_dat_r[2]
.sym 45761 $abc$36366$n3300
.sym 45762 $abc$36366$n3309
.sym 45764 basesoc_dat_w[1]
.sym 45765 $abc$36366$n2871
.sym 45766 basesoc_dat_w[3]
.sym 45767 basesoc_ctrl_reset_reset_r
.sym 45768 basesoc_dat_w[7]
.sym 45775 $abc$36366$n5540
.sym 45777 basesoc_timer0_load_storage[3]
.sym 45778 $abc$36366$n6537
.sym 45779 $abc$36366$n3329_1
.sym 45780 $abc$36366$n3292
.sym 45781 basesoc_timer0_reload_storage[30]
.sym 45782 $abc$36366$n2852
.sym 45783 basesoc_adr[4]
.sym 45784 basesoc_timer0_value_status[3]
.sym 45785 basesoc_timer0_eventmanager_status_w
.sym 45786 $abc$36366$n4980_1
.sym 45787 $abc$36366$n4990_1
.sym 45788 $abc$36366$n4983_1
.sym 45789 basesoc_timer0_en_storage
.sym 45791 basesoc_timer0_load_storage[30]
.sym 45792 $abc$36366$n5159
.sym 45795 $abc$36366$n5539_1
.sym 45796 $abc$36366$n4977_1
.sym 45798 $abc$36366$n5213
.sym 45800 $abc$36366$n3218
.sym 45801 $abc$36366$n3290
.sym 45803 $abc$36366$n4959_1
.sym 45807 basesoc_timer0_eventmanager_status_w
.sym 45808 basesoc_timer0_reload_storage[30]
.sym 45809 $abc$36366$n6537
.sym 45813 basesoc_timer0_value_status[3]
.sym 45814 $abc$36366$n3292
.sym 45815 basesoc_timer0_load_storage[3]
.sym 45816 $abc$36366$n4959_1
.sym 45819 $abc$36366$n3290
.sym 45820 $abc$36366$n5540
.sym 45821 $abc$36366$n4990_1
.sym 45822 $abc$36366$n5539_1
.sym 45826 basesoc_timer0_en_storage
.sym 45827 basesoc_timer0_load_storage[3]
.sym 45828 $abc$36366$n5159
.sym 45831 $abc$36366$n4977_1
.sym 45832 $abc$36366$n4983_1
.sym 45833 $abc$36366$n3290
.sym 45834 $abc$36366$n4980_1
.sym 45837 $abc$36366$n3329_1
.sym 45838 basesoc_adr[4]
.sym 45839 $abc$36366$n3218
.sym 45843 basesoc_adr[4]
.sym 45844 $abc$36366$n2852
.sym 45846 $abc$36366$n3329_1
.sym 45849 $abc$36366$n5213
.sym 45850 basesoc_timer0_en_storage
.sym 45851 basesoc_timer0_load_storage[30]
.sym 45854 clk12_$glb_clk
.sym 45855 sys_rst_$glb_sr
.sym 45856 $abc$36366$n3300
.sym 45857 $abc$36366$n5234
.sym 45858 $abc$36366$n5534
.sym 45859 basesoc_bus_wishbone_dat_r[7]
.sym 45860 $abc$36366$n5535
.sym 45861 interface3_bank_bus_dat_r[0]
.sym 45862 $abc$36366$n4954_1
.sym 45863 $abc$36366$n3298
.sym 45865 array_muxed0[6]
.sym 45866 array_muxed0[6]
.sym 45868 basesoc_dat_w[6]
.sym 45869 adr[1]
.sym 45870 $abc$36366$n7
.sym 45871 basesoc_timer0_reload_storage[21]
.sym 45872 $abc$36366$n3303
.sym 45873 $abc$36366$n3289
.sym 45874 $abc$36366$n6537
.sym 45875 basesoc_ctrl_storage[7]
.sym 45876 $abc$36366$n3292
.sym 45877 interface3_bank_bus_dat_r[1]
.sym 45879 $abc$36366$n4962_1
.sym 45880 adr[2]
.sym 45881 basesoc_timer0_eventmanager_pending_w
.sym 45883 $abc$36366$n3218
.sym 45884 interface3_bank_bus_dat_r[6]
.sym 45885 $abc$36366$n4954_1
.sym 45886 $abc$36366$n3380
.sym 45887 $abc$36366$n3298
.sym 45888 $abc$36366$n3309
.sym 45889 $abc$36366$n4961
.sym 45891 $abc$36366$n2851_1
.sym 45897 basesoc_adr[4]
.sym 45899 $abc$36366$n2863
.sym 45900 interface2_bank_bus_dat_r[3]
.sym 45901 interface3_bank_bus_dat_r[2]
.sym 45902 $abc$36366$n3329_1
.sym 45904 $abc$36366$n3289
.sym 45905 basesoc_adr[4]
.sym 45906 sys_rst
.sym 45907 interface3_bank_bus_dat_r[3]
.sym 45908 $abc$36366$n5549
.sym 45909 $abc$36366$n5550
.sym 45911 basesoc_ctrl_reset_reset_r
.sym 45912 $abc$36366$n3328
.sym 45913 basesoc_adr[3]
.sym 45916 interface4_bank_bus_dat_r[2]
.sym 45917 interface5_bank_bus_dat_r[2]
.sym 45919 adr[2]
.sym 45920 interface2_bank_bus_dat_r[2]
.sym 45922 interface5_bank_bus_dat_r[3]
.sym 45924 interface4_bank_bus_dat_r[3]
.sym 45926 basesoc_dat_w[3]
.sym 45927 basesoc_ctrl_reset_reset_r
.sym 45928 $abc$36366$n3212
.sym 45930 sys_rst
.sym 45931 basesoc_ctrl_reset_reset_r
.sym 45932 $abc$36366$n3328
.sym 45933 $abc$36366$n3289
.sym 45936 interface2_bank_bus_dat_r[3]
.sym 45937 interface5_bank_bus_dat_r[3]
.sym 45938 interface3_bank_bus_dat_r[3]
.sym 45939 interface4_bank_bus_dat_r[3]
.sym 45942 $abc$36366$n5549
.sym 45943 $abc$36366$n5550
.sym 45944 basesoc_adr[4]
.sym 45945 $abc$36366$n3329_1
.sym 45949 basesoc_dat_w[3]
.sym 45954 interface5_bank_bus_dat_r[2]
.sym 45955 interface4_bank_bus_dat_r[2]
.sym 45956 interface3_bank_bus_dat_r[2]
.sym 45957 interface2_bank_bus_dat_r[2]
.sym 45961 adr[2]
.sym 45963 basesoc_adr[3]
.sym 45969 basesoc_ctrl_reset_reset_r
.sym 45972 $abc$36366$n3329_1
.sym 45973 $abc$36366$n3212
.sym 45974 basesoc_adr[4]
.sym 45976 $abc$36366$n2863
.sym 45977 clk12_$glb_clk
.sym 45978 sys_rst_$glb_sr
.sym 45979 $abc$36366$n2850_1
.sym 45980 basesoc_timer0_zero_old_trigger
.sym 45981 $abc$36366$n3376
.sym 45982 $abc$36366$n5251
.sym 45983 $abc$36366$n3311
.sym 45984 slave_sel_r[1]
.sym 45985 adr[2]
.sym 45987 $abc$36366$n5241_1
.sym 45990 basesoc_picorv323[2]
.sym 45991 basesoc_timer0_eventmanager_storage
.sym 45992 $abc$36366$n4954_1
.sym 45993 sys_rst
.sym 45994 interface2_bank_bus_dat_r[3]
.sym 45995 $abc$36366$n5244_1
.sym 45996 $abc$36366$n3298
.sym 45998 interface2_bank_bus_dat_r[0]
.sym 45999 $abc$36366$n11
.sym 46000 $abc$36366$n3380
.sym 46001 $abc$36366$n3215
.sym 46002 $abc$36366$n2942
.sym 46004 $abc$36366$n3311
.sym 46006 interface1_bank_bus_dat_r[7]
.sym 46007 basesoc_picorv323[3]
.sym 46008 adr[2]
.sym 46009 array_muxed1[24]
.sym 46010 $abc$36366$n2948
.sym 46011 array_muxed1[21]
.sym 46012 array_muxed1[16]
.sym 46013 array_muxed1[19]
.sym 46014 $abc$36366$n3212
.sym 46020 $abc$36366$n3327
.sym 46022 $abc$36366$n2885
.sym 46024 basesoc_adr[13]
.sym 46028 $abc$36366$n3237
.sym 46030 basesoc_adr[9]
.sym 46033 basesoc_we
.sym 46035 basesoc_timer0_eventmanager_status_w
.sym 46036 $abc$36366$n2884
.sym 46038 $abc$36366$n3212
.sym 46041 $abc$36366$n3215
.sym 46044 sys_rst
.sym 46045 basesoc_timer0_zero_old_trigger
.sym 46046 $abc$36366$n3236
.sym 46050 basesoc_timer0_eventmanager_pending_w
.sym 46053 basesoc_timer0_zero_old_trigger
.sym 46055 basesoc_timer0_eventmanager_status_w
.sym 46060 $abc$36366$n3327
.sym 46062 $abc$36366$n2884
.sym 46066 $abc$36366$n3237
.sym 46067 basesoc_adr[13]
.sym 46068 basesoc_adr[9]
.sym 46071 sys_rst
.sym 46072 basesoc_we
.sym 46073 $abc$36366$n3236
.sym 46074 $abc$36366$n3212
.sym 46077 $abc$36366$n3212
.sym 46078 basesoc_timer0_eventmanager_pending_w
.sym 46079 basesoc_timer0_eventmanager_status_w
.sym 46080 $abc$36366$n3215
.sym 46083 basesoc_adr[9]
.sym 46084 basesoc_adr[13]
.sym 46085 $abc$36366$n3237
.sym 46091 $abc$36366$n2884
.sym 46099 $abc$36366$n2885
.sym 46100 clk12_$glb_clk
.sym 46101 sys_rst_$glb_sr
.sym 46103 array_muxed1[24]
.sym 46104 array_muxed1[21]
.sym 46105 array_muxed1[19]
.sym 46107 $abc$36366$n2851_1
.sym 46108 $abc$36366$n4268_1
.sym 46109 array_muxed1[23]
.sym 46112 $abc$36366$n4526_1
.sym 46113 picorv32.reg_next_pc[14]
.sym 46115 basesoc_uart_phy_rx_busy
.sym 46116 basesoc_adr[9]
.sym 46117 $abc$36366$n2869
.sym 46118 spiflash_i
.sym 46119 basesoc_timer0_eventmanager_status_w
.sym 46120 interface5_bank_bus_dat_r[1]
.sym 46121 array_muxed0[12]
.sym 46122 interface1_bank_bus_dat_r[6]
.sym 46123 basesoc_dat_w[5]
.sym 46124 $abc$36366$n3237
.sym 46125 $abc$36366$n2874
.sym 46127 basesoc_picorv328[24]
.sym 46128 array_muxed1[26]
.sym 46129 $abc$36366$n3681_1
.sym 46130 array_muxed0[12]
.sym 46132 slave_sel_r[1]
.sym 46133 basesoc_picorv323[0]
.sym 46135 array_muxed0[7]
.sym 46136 array_muxed1[31]
.sym 46137 slave_sel[1]
.sym 46145 $abc$36366$n3253
.sym 46146 basesoc_uart_phy_uart_clk_rxen
.sym 46148 basesoc_dat_w[6]
.sym 46152 basesoc_uart_phy_rx_busy
.sym 46158 $abc$36366$n3380
.sym 46160 $abc$36366$n2948
.sym 46164 sys_rst
.sym 46174 spiflash_i
.sym 46182 sys_rst
.sym 46185 spiflash_i
.sym 46190 $abc$36366$n3380
.sym 46191 $abc$36366$n2948
.sym 46194 basesoc_uart_phy_uart_clk_rxen
.sym 46195 $abc$36366$n3253
.sym 46196 sys_rst
.sym 46197 basesoc_uart_phy_rx_busy
.sym 46218 sys_rst
.sym 46220 basesoc_dat_w[6]
.sym 46225 $abc$36366$n4282_1
.sym 46226 $abc$36366$n4272_1
.sym 46227 $abc$36366$n4280_1
.sym 46228 array_muxed1[31]
.sym 46229 array_muxed1[16]
.sym 46230 array_muxed1[30]
.sym 46231 array_muxed1[27]
.sym 46232 array_muxed1[26]
.sym 46233 $PACKER_VCC_NET
.sym 46234 basesoc_dat_w[1]
.sym 46237 basesoc_adr[3]
.sym 46238 basesoc_uart_phy_rx_busy
.sym 46239 $abc$36366$n3253
.sym 46240 basesoc_uart_phy_uart_clk_rxen
.sym 46241 array_muxed0[18]
.sym 46242 spiflash_miso
.sym 46243 $abc$36366$n2950
.sym 46244 basesoc_uart_tx_fifo_wrport_we
.sym 46245 $abc$36366$n3429
.sym 46246 $abc$36366$n3254
.sym 46247 basesoc_uart_phy_rx_busy
.sym 46249 array_muxed0[14]
.sym 46250 basesoc_picorv327[12]
.sym 46251 basesoc_picorv328[8]
.sym 46252 eventmanager_status_w[2]
.sym 46253 picorv32.mem_wordsize[0]
.sym 46255 basesoc_picorv328[19]
.sym 46256 basesoc_picorv327[1]
.sym 46259 $abc$36366$n3972_1
.sym 46260 basesoc_picorv328[10]
.sym 46267 spiflash_bus_dat_r[8]
.sym 46268 $abc$36366$n2950
.sym 46270 $abc$36366$n3380
.sym 46271 basesoc_picorv327[6]
.sym 46272 basesoc_picorv327[1]
.sym 46275 $abc$36366$n3973_1
.sym 46276 spiflash_bus_dat_r[9]
.sym 46280 basesoc_picorv323[0]
.sym 46283 picorv32.mem_wordsize[0]
.sym 46284 array_muxed0[8]
.sym 46286 spiflash_bus_dat_r[9]
.sym 46287 basesoc_picorv327[0]
.sym 46289 $abc$36366$n2818
.sym 46292 slave_sel_r[1]
.sym 46293 basesoc_picorv327[7]
.sym 46295 array_muxed0[7]
.sym 46297 picorv32.mem_wordsize[2]
.sym 46305 $abc$36366$n2818
.sym 46306 $abc$36366$n3973_1
.sym 46307 slave_sel_r[1]
.sym 46308 spiflash_bus_dat_r[9]
.sym 46311 array_muxed0[7]
.sym 46312 spiflash_bus_dat_r[8]
.sym 46313 $abc$36366$n3380
.sym 46324 basesoc_picorv327[6]
.sym 46325 basesoc_picorv327[7]
.sym 46326 basesoc_picorv323[0]
.sym 46335 array_muxed0[8]
.sym 46337 $abc$36366$n3380
.sym 46338 spiflash_bus_dat_r[9]
.sym 46341 basesoc_picorv327[0]
.sym 46342 basesoc_picorv327[1]
.sym 46343 picorv32.mem_wordsize[0]
.sym 46344 picorv32.mem_wordsize[2]
.sym 46345 $abc$36366$n2950
.sym 46346 clk12_$glb_clk
.sym 46347 sys_rst_$glb_sr
.sym 46348 $abc$36366$n4408_1
.sym 46349 array_muxed1[20]
.sym 46350 slave_sel[2]
.sym 46351 $abc$36366$n4406
.sym 46352 array_muxed1[18]
.sym 46353 slave_sel[1]
.sym 46354 slave_sel[0]
.sym 46355 array_muxed1[22]
.sym 46357 $abc$36366$n3973_1
.sym 46358 picorv32.alu_out_q[4]
.sym 46360 array_muxed1[29]
.sym 46361 $abc$36366$n208
.sym 46362 basesoc_dat_w[4]
.sym 46363 $abc$36366$n3975_1
.sym 46365 picorv32.mem_wordsize[2]
.sym 46366 array_muxed0[3]
.sym 46367 basesoc_picorv327[6]
.sym 46368 basesoc_picorv323[0]
.sym 46369 basesoc_we
.sym 46370 array_muxed0[14]
.sym 46371 $abc$36366$n2929
.sym 46372 basesoc_picorv328[18]
.sym 46373 basesoc_timer0_eventmanager_pending_w
.sym 46375 basesoc_picorv327[15]
.sym 46376 array_muxed0[28]
.sym 46377 basesoc_picorv327[2]
.sym 46378 basesoc_picorv328[31]
.sym 46379 basesoc_picorv328[16]
.sym 46380 basesoc_picorv327[10]
.sym 46381 spiflash_bus_dat_r[10]
.sym 46382 basesoc_picorv323[7]
.sym 46383 $abc$36366$n3681_1
.sym 46389 basesoc_picorv327[8]
.sym 46391 basesoc_picorv327[15]
.sym 46393 $abc$36366$n4413_1
.sym 46394 basesoc_picorv327[9]
.sym 46400 $abc$36366$n4468_1
.sym 46401 basesoc_picorv327[14]
.sym 46402 $abc$36366$n4409_1
.sym 46403 $abc$36366$n4465_1
.sym 46405 $abc$36366$n4405_1
.sym 46407 $abc$36366$n4466_1
.sym 46408 $abc$36366$n4406
.sym 46409 basesoc_picorv323[1]
.sym 46411 basesoc_picorv323[0]
.sym 46412 eventmanager_status_w[2]
.sym 46413 $abc$36366$n4408_1
.sym 46417 basesoc_picorv323[1]
.sym 46419 basesoc_picorv323[2]
.sym 46420 basesoc_picorv323[2]
.sym 46422 basesoc_picorv323[0]
.sym 46424 basesoc_picorv327[8]
.sym 46425 basesoc_picorv327[9]
.sym 46428 basesoc_picorv323[2]
.sym 46429 $abc$36366$n4468_1
.sym 46431 $abc$36366$n4466_1
.sym 46434 $abc$36366$n4405_1
.sym 46435 basesoc_picorv323[1]
.sym 46436 $abc$36366$n4413_1
.sym 46440 $abc$36366$n4408_1
.sym 46442 $abc$36366$n4406
.sym 46443 basesoc_picorv323[1]
.sym 46447 basesoc_picorv323[1]
.sym 46448 $abc$36366$n4409_1
.sym 46449 $abc$36366$n4408_1
.sym 46452 basesoc_picorv327[14]
.sym 46453 basesoc_picorv327[15]
.sym 46455 basesoc_picorv323[0]
.sym 46458 $abc$36366$n4466_1
.sym 46460 basesoc_picorv323[2]
.sym 46461 $abc$36366$n4465_1
.sym 46466 eventmanager_status_w[2]
.sym 46469 clk12_$glb_clk
.sym 46470 sys_rst_$glb_sr
.sym 46471 $abc$36366$n4478_1
.sym 46472 $abc$36366$n4561
.sym 46473 picorv32.alu_out_q[2]
.sym 46474 $abc$36366$n4470
.sym 46475 $abc$36366$n4462_1
.sym 46476 $abc$36366$n4614_1
.sym 46477 $abc$36366$n4390_1
.sym 46478 $abc$36366$n5503_1
.sym 46482 $abc$36366$n4009_1
.sym 46484 slave_sel[0]
.sym 46485 picorv32.mem_wordsize[2]
.sym 46486 sys_rst
.sym 46487 sys_rst
.sym 46489 array_muxed0[9]
.sym 46490 basesoc_uart_phy_rx_busy
.sym 46491 array_muxed0[6]
.sym 46492 basesoc_picorv323[0]
.sym 46494 $abc$36366$n2735
.sym 46495 array_muxed0[26]
.sym 46497 array_muxed0[8]
.sym 46498 picorv32.alu_out_q[6]
.sym 46499 basesoc_picorv323[3]
.sym 46500 $abc$36366$n4417_1
.sym 46502 basesoc_picorv323[4]
.sym 46503 array_muxed0[27]
.sym 46505 basesoc_picorv323[2]
.sym 46506 $PACKER_GND_NET
.sym 46514 basesoc_picorv323[2]
.sym 46515 basesoc_picorv327[16]
.sym 46516 basesoc_picorv327[7]
.sym 46517 $abc$36366$n4409_1
.sym 46518 $abc$36366$n3870
.sym 46519 $abc$36366$n4473
.sym 46520 $abc$36366$n4472_1
.sym 46521 $abc$36366$n3997_1
.sym 46522 basesoc_picorv323[2]
.sym 46523 $abc$36366$n4468_1
.sym 46524 $abc$36366$n3870
.sym 46525 basesoc_picorv323[3]
.sym 46526 $abc$36366$n4464
.sym 46527 $abc$36366$n4469_1
.sym 46531 basesoc_picorv323[1]
.sym 46532 $abc$36366$n4467
.sym 46537 $abc$36366$n4390_1
.sym 46538 $abc$36366$n3991_1
.sym 46539 $abc$36366$n3002
.sym 46540 basesoc_picorv327[10]
.sym 46543 $abc$36366$n4009_1
.sym 46545 $abc$36366$n4009_1
.sym 46547 $abc$36366$n3870
.sym 46548 basesoc_picorv327[16]
.sym 46552 $abc$36366$n4469_1
.sym 46553 $abc$36366$n4472_1
.sym 46554 basesoc_picorv323[2]
.sym 46558 $abc$36366$n3991_1
.sym 46559 basesoc_picorv327[7]
.sym 46560 $abc$36366$n3870
.sym 46563 $abc$36366$n4472_1
.sym 46564 basesoc_picorv323[2]
.sym 46565 $abc$36366$n4473
.sym 46569 $abc$36366$n4468_1
.sym 46571 $abc$36366$n4469_1
.sym 46572 basesoc_picorv323[2]
.sym 46575 basesoc_picorv327[10]
.sym 46577 $abc$36366$n3870
.sym 46578 $abc$36366$n3997_1
.sym 46581 basesoc_picorv323[3]
.sym 46583 $abc$36366$n4467
.sym 46584 $abc$36366$n4464
.sym 46587 $abc$36366$n4409_1
.sym 46589 basesoc_picorv323[1]
.sym 46590 $abc$36366$n4390_1
.sym 46591 $abc$36366$n3002
.sym 46592 clk12_$glb_clk
.sym 46594 $abc$36366$n4510_1
.sym 46595 $abc$36366$n4274_1
.sym 46596 por_rst
.sym 46597 rst1
.sym 46598 $abc$36366$n4653
.sym 46599 $abc$36366$n4560
.sym 46600 $abc$36366$n4562
.sym 46601 $abc$36366$n4386_1
.sym 46603 basesoc_ctrl_reset_reset_r
.sym 46604 basesoc_picorv327[28]
.sym 46606 array_muxed0[15]
.sym 46607 $abc$36366$n4479
.sym 46608 basesoc_picorv327[7]
.sym 46609 $abc$36366$n3965_1
.sym 46610 picorv32.mem_wordsize[2]
.sym 46611 $abc$36366$n4511
.sym 46612 basesoc_picorv327[7]
.sym 46613 basesoc_picorv327[7]
.sym 46616 $abc$36366$n4467
.sym 46617 $abc$36366$n4442_1
.sym 46618 picorv32.alu_out_q[2]
.sym 46619 array_muxed0[5]
.sym 46620 basesoc_picorv323[0]
.sym 46621 $abc$36366$n3681_1
.sym 46622 array_muxed0[12]
.sym 46623 basesoc_picorv328[19]
.sym 46624 $abc$36366$n4614_1
.sym 46625 $abc$36366$n3002
.sym 46626 basesoc_picorv328[24]
.sym 46627 basesoc_picorv328[20]
.sym 46629 $abc$36366$n4456_1
.sym 46637 $abc$36366$n4400_1
.sym 46638 $abc$36366$n5506_1
.sym 46639 $abc$36366$n4476_1
.sym 46640 $abc$36366$n4394_1
.sym 46641 basesoc_picorv327[28]
.sym 46642 $abc$36366$n5503_1
.sym 46643 $abc$36366$n4475
.sym 46646 basesoc_picorv327[26]
.sym 46647 basesoc_picorv327[27]
.sym 46649 basesoc_picorv323[0]
.sym 46650 basesoc_picorv327[24]
.sym 46651 $abc$36366$n4510_1
.sym 46653 basesoc_picorv327[29]
.sym 46654 $abc$36366$n4398_1
.sym 46655 basesoc_picorv323[2]
.sym 46658 basesoc_picorv327[25]
.sym 46661 basesoc_picorv323[1]
.sym 46663 basesoc_picorv323[2]
.sym 46664 $abc$36366$n4397_1
.sym 46666 $abc$36366$n4473
.sym 46668 $abc$36366$n4400_1
.sym 46669 basesoc_picorv323[1]
.sym 46671 $abc$36366$n4398_1
.sym 46674 $abc$36366$n5503_1
.sym 46676 $abc$36366$n5506_1
.sym 46677 $abc$36366$n4510_1
.sym 46680 basesoc_picorv327[28]
.sym 46681 basesoc_picorv323[0]
.sym 46682 basesoc_picorv327[29]
.sym 46686 basesoc_picorv327[27]
.sym 46688 basesoc_picorv323[0]
.sym 46689 basesoc_picorv327[26]
.sym 46692 $abc$36366$n4476_1
.sym 46693 basesoc_picorv323[2]
.sym 46695 $abc$36366$n4475
.sym 46698 basesoc_picorv323[0]
.sym 46700 basesoc_picorv327[25]
.sym 46701 basesoc_picorv327[24]
.sym 46704 $abc$36366$n4473
.sym 46705 $abc$36366$n4475
.sym 46706 basesoc_picorv323[2]
.sym 46710 $abc$36366$n4394_1
.sym 46711 $abc$36366$n4397_1
.sym 46712 basesoc_picorv323[1]
.sym 46715 clk12_$glb_clk
.sym 46717 $abc$36366$n4532
.sym 46718 picorv32.alu_out_q[6]
.sym 46719 $abc$36366$n4549
.sym 46720 $abc$36366$n4589
.sym 46721 $abc$36366$n4591_1
.sym 46722 picorv32.alu_out_q[8]
.sym 46723 $abc$36366$n4550
.sym 46724 $abc$36366$n4643
.sym 46727 $abc$36366$n3860_1
.sym 46728 $abc$36366$n4025_1
.sym 46729 basesoc_uart_tx_fifo_do_read
.sym 46732 $abc$36366$n2802
.sym 46733 sys_rst
.sym 46734 basesoc_uart_tx_fifo_do_read
.sym 46735 basesoc_picorv323[2]
.sym 46736 basesoc_picorv327[18]
.sym 46737 basesoc_picorv327[5]
.sym 46738 $abc$36366$n5476
.sym 46739 $abc$36366$n3870
.sym 46740 por_rst
.sym 46742 $abc$36366$n4402
.sym 46743 basesoc_picorv328[8]
.sym 46744 basesoc_picorv328[21]
.sym 46745 picorv32.mem_wordsize[0]
.sym 46746 basesoc_picorv328[19]
.sym 46747 $abc$36366$n3972_1
.sym 46748 basesoc_picorv328[8]
.sym 46749 $abc$36366$n3688_1
.sym 46750 basesoc_picorv327[30]
.sym 46751 $abc$36366$n4604
.sym 46752 basesoc_picorv327[29]
.sym 46758 $abc$36366$n4417_1
.sym 46759 basesoc_picorv327[29]
.sym 46760 $abc$36366$n4527
.sym 46767 $abc$36366$n4528_1
.sym 46771 basesoc_picorv323[3]
.sym 46772 $abc$36366$n4529_1
.sym 46775 basesoc_picorv323[4]
.sym 46776 $abc$36366$n4027_1
.sym 46778 $abc$36366$n4604
.sym 46779 $abc$36366$n4526_1
.sym 46780 $abc$36366$n3870
.sym 46781 $abc$36366$n4025_1
.sym 46783 basesoc_picorv323[2]
.sym 46784 $abc$36366$n4525
.sym 46785 $abc$36366$n3002
.sym 46786 $abc$36366$n4476_1
.sym 46787 basesoc_picorv327[28]
.sym 46788 $abc$36366$n4530
.sym 46789 $abc$36366$n4456_1
.sym 46791 basesoc_picorv327[28]
.sym 46792 $abc$36366$n4025_1
.sym 46793 $abc$36366$n3870
.sym 46797 $abc$36366$n4529_1
.sym 46799 $abc$36366$n4530
.sym 46800 basesoc_picorv323[3]
.sym 46803 basesoc_picorv323[3]
.sym 46804 $abc$36366$n4526_1
.sym 46805 $abc$36366$n4527
.sym 46810 $abc$36366$n4604
.sym 46811 basesoc_picorv323[4]
.sym 46812 $abc$36366$n4528_1
.sym 46815 $abc$36366$n4027_1
.sym 46816 basesoc_picorv327[29]
.sym 46817 $abc$36366$n3870
.sym 46822 basesoc_picorv323[3]
.sym 46823 $abc$36366$n4529_1
.sym 46824 $abc$36366$n4527
.sym 46827 $abc$36366$n4456_1
.sym 46829 basesoc_picorv323[2]
.sym 46830 $abc$36366$n4476_1
.sym 46833 basesoc_picorv323[4]
.sym 46834 $abc$36366$n4417_1
.sym 46835 $abc$36366$n4525
.sym 46836 $abc$36366$n4528_1
.sym 46837 $abc$36366$n3002
.sym 46838 clk12_$glb_clk
.sym 46840 $abc$36366$n4673
.sym 46841 $abc$36366$n4671
.sym 46842 picorv32.alu_out_q[24]
.sym 46843 $abc$36366$n4672_1
.sym 46844 picorv32.alu_out_q[30]
.sym 46845 picorv32.alu_out_q[21]
.sym 46846 $abc$36366$n4615_1
.sym 46847 picorv32.alu_out_q[18]
.sym 46850 $abc$36366$n3892_1
.sym 46852 basesoc_picorv327[6]
.sym 46854 $abc$36366$n2818
.sym 46855 basesoc_picorv323[4]
.sym 46856 picorv32.alu_out_q[14]
.sym 46857 $abc$36366$n2913
.sym 46859 $abc$36366$n4420_1
.sym 46860 $abc$36366$n4633_1
.sym 46861 $abc$36366$n4551
.sym 46862 basesoc_picorv323[0]
.sym 46863 $abc$36366$n4605_1
.sym 46864 basesoc_picorv323[1]
.sym 46865 basesoc_timer0_eventmanager_pending_w
.sym 46866 basesoc_picorv328[16]
.sym 46867 basesoc_picorv327[20]
.sym 46868 array_muxed0[28]
.sym 46869 basesoc_picorv328[31]
.sym 46870 basesoc_picorv323[6]
.sym 46871 $abc$36366$n3681_1
.sym 46872 picorv32.decoded_imm[26]
.sym 46873 basesoc_picorv323[7]
.sym 46874 $abc$36366$n4005_1
.sym 46875 basesoc_picorv328[18]
.sym 46881 $abc$36366$n4005_1
.sym 46883 basesoc_picorv327[20]
.sym 46884 $abc$36366$n4017_1
.sym 46885 $abc$36366$n4029_1
.sym 46886 $abc$36366$n4714_1
.sym 46887 basesoc_picorv327[8]
.sym 46891 basesoc_picorv327[14]
.sym 46893 $abc$36366$n2879_1
.sym 46894 $abc$36366$n2874
.sym 46899 $abc$36366$n3002
.sym 46900 $abc$36366$n3870
.sym 46902 $abc$36366$n3681_1
.sym 46903 $abc$36366$n4505
.sym 46904 $abc$36366$n3993_1
.sym 46905 $abc$36366$n3989_1
.sym 46906 basesoc_picorv327[6]
.sym 46908 basesoc_picorv323[4]
.sym 46910 basesoc_picorv327[30]
.sym 46911 $abc$36366$n4604
.sym 46912 $abc$36366$n2818
.sym 46915 $abc$36366$n3681_1
.sym 46916 $abc$36366$n2818
.sym 46917 $abc$36366$n2879_1
.sym 46920 $abc$36366$n4714_1
.sym 46921 $abc$36366$n2818
.sym 46922 $abc$36366$n3681_1
.sym 46923 $abc$36366$n2874
.sym 46926 $abc$36366$n4005_1
.sym 46927 basesoc_picorv327[14]
.sym 46929 $abc$36366$n3870
.sym 46932 $abc$36366$n3870
.sym 46934 $abc$36366$n3993_1
.sym 46935 basesoc_picorv327[8]
.sym 46938 basesoc_picorv327[6]
.sym 46939 $abc$36366$n3989_1
.sym 46941 $abc$36366$n3870
.sym 46944 $abc$36366$n4604
.sym 46945 basesoc_picorv323[4]
.sym 46947 $abc$36366$n4505
.sym 46950 basesoc_picorv327[30]
.sym 46951 $abc$36366$n3870
.sym 46952 $abc$36366$n4029_1
.sym 46956 $abc$36366$n3870
.sym 46958 $abc$36366$n4017_1
.sym 46959 basesoc_picorv327[20]
.sym 46960 $abc$36366$n3002
.sym 46961 clk12_$glb_clk
.sym 46963 $abc$36366$n4722
.sym 46964 basesoc_picorv328[21]
.sym 46965 basesoc_picorv328[19]
.sym 46966 basesoc_picorv328[26]
.sym 46967 $abc$36366$n3864_1
.sym 46968 basesoc_picorv328[17]
.sym 46969 $abc$36366$n4720
.sym 46970 basesoc_picorv328[16]
.sym 46971 array_muxed0[4]
.sym 46972 $abc$36366$n4644
.sym 46973 $abc$36366$n3851_1
.sym 46974 $abc$36366$n3916_1
.sym 46976 $abc$36366$n4629
.sym 46977 $abc$36366$n4624
.sym 46978 $abc$36366$n4421
.sym 46980 picorv32.alu_out_q[18]
.sym 46982 $abc$36366$n4419_1
.sym 46983 basesoc_picorv323[0]
.sym 46985 $abc$36366$n5470
.sym 46987 picorv32.alu_out_q[24]
.sym 46988 basesoc_picorv328[15]
.sym 46989 picorv32.decoded_imm[17]
.sym 46990 basesoc_picorv323[3]
.sym 46991 $abc$36366$n3989_1
.sym 46992 $abc$36366$n4720
.sym 46993 picorv32.reg_next_pc[4]
.sym 46994 basesoc_picorv323[4]
.sym 46995 picorv32.alu_out_q[16]
.sym 46996 basesoc_picorv323[2]
.sym 46997 picorv32.reg_next_pc[10]
.sym 46998 picorv32.alu_out_q[6]
.sym 47004 $abc$36366$n4716
.sym 47005 $abc$36366$n4713
.sym 47009 $abc$36366$n3829_1
.sym 47010 $abc$36366$n4740
.sym 47011 $abc$36366$n3836_1
.sym 47012 $abc$36366$n2978
.sym 47014 $abc$36366$n4251_1
.sym 47015 $abc$36366$n4738
.sym 47017 $abc$36366$n3965_1
.sym 47019 picorv32.reg_next_pc[4]
.sym 47020 $abc$36366$n4737
.sym 47021 $abc$36366$n3688_1
.sym 47022 picorv32.reg_out[7]
.sym 47023 basesoc_picorv327[0]
.sym 47025 $abc$36366$n4739_1
.sym 47027 picorv32.latched_stalu
.sym 47028 picorv32.reg_next_pc[7]
.sym 47029 picorv32.reg_out[4]
.sym 47031 $abc$36366$n3681_1
.sym 47033 picorv32.alu_out_q[4]
.sym 47035 $abc$36366$n4746
.sym 47038 $abc$36366$n4251_1
.sym 47039 $abc$36366$n4738
.sym 47040 basesoc_picorv327[0]
.sym 47043 $abc$36366$n3829_1
.sym 47044 $abc$36366$n4716
.sym 47045 $abc$36366$n4713
.sym 47049 $abc$36366$n4737
.sym 47050 $abc$36366$n4739_1
.sym 47051 $abc$36366$n4740
.sym 47052 $abc$36366$n3829_1
.sym 47056 picorv32.reg_out[4]
.sym 47057 picorv32.latched_stalu
.sym 47058 picorv32.alu_out_q[4]
.sym 47061 picorv32.reg_out[4]
.sym 47062 $abc$36366$n3836_1
.sym 47063 picorv32.reg_next_pc[4]
.sym 47067 $abc$36366$n3688_1
.sym 47068 $abc$36366$n3965_1
.sym 47069 $abc$36366$n2978
.sym 47070 $abc$36366$n3681_1
.sym 47073 $abc$36366$n4737
.sym 47074 $abc$36366$n4739_1
.sym 47075 $abc$36366$n4746
.sym 47079 picorv32.reg_next_pc[7]
.sym 47081 $abc$36366$n3836_1
.sym 47082 picorv32.reg_out[7]
.sym 47084 clk12_$glb_clk
.sym 47086 basesoc_picorv328[29]
.sym 47087 basesoc_picorv328[27]
.sym 47088 basesoc_picorv328[31]
.sym 47089 basesoc_picorv328[23]
.sym 47090 basesoc_picorv328[20]
.sym 47091 basesoc_picorv328[18]
.sym 47092 basesoc_picorv328[22]
.sym 47093 basesoc_picorv328[24]
.sym 47095 basesoc_picorv328[17]
.sym 47096 $abc$36366$n3904_1
.sym 47097 picorv32.reg_next_pc[20]
.sym 47098 $abc$36366$n3681_1
.sym 47099 picorv32.mem_rdata_q[24]
.sym 47100 picorv32.alu_out_q[17]
.sym 47101 picorv32.alu_out_q[20]
.sym 47102 $abc$36366$n4783
.sym 47103 picorv32.decoded_imm[19]
.sym 47105 $abc$36366$n3764_1
.sym 47106 $abc$36366$n3681_1
.sym 47107 basesoc_picorv328[21]
.sym 47108 $abc$36366$n3985_1
.sym 47109 basesoc_picorv328[19]
.sym 47110 basesoc_picorv328[19]
.sym 47111 basesoc_picorv328[20]
.sym 47112 picorv32.decoded_imm[22]
.sym 47113 $abc$36366$n3740
.sym 47114 $abc$36366$n2859
.sym 47115 picorv32.alu_out_q[2]
.sym 47116 basesoc_picorv323[0]
.sym 47117 basesoc_picorv328[24]
.sym 47118 picorv32.decoded_imm[1]
.sym 47119 $abc$36366$n4745_1
.sym 47120 picorv32.reg_next_pc[6]
.sym 47121 $abc$36366$n3760_1
.sym 47127 $abc$36366$n2929
.sym 47130 $abc$36366$n3836_1
.sym 47131 basesoc_picorv327[1]
.sym 47132 picorv32.alu_out_q[14]
.sym 47133 picorv32.reg_out[10]
.sym 47137 picorv32.decoded_imm[2]
.sym 47142 picorv32.reg_out[14]
.sym 47144 picorv32.decoded_imm[1]
.sym 47145 picorv32.latched_stalu
.sym 47146 $abc$36366$n2900
.sym 47147 $abc$36366$n3734
.sym 47149 $abc$36366$n3730
.sym 47150 picorv32.is_lui_auipc_jal
.sym 47153 picorv32.alu_out_q[10]
.sym 47154 $abc$36366$n3736_1
.sym 47155 picorv32.decoded_imm[0]
.sym 47156 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47157 picorv32.reg_next_pc[10]
.sym 47158 picorv32.reg_next_pc[14]
.sym 47160 $abc$36366$n3734
.sym 47161 picorv32.is_lui_auipc_jal
.sym 47162 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47163 picorv32.decoded_imm[1]
.sym 47166 picorv32.alu_out_q[14]
.sym 47167 picorv32.reg_out[14]
.sym 47169 picorv32.latched_stalu
.sym 47172 $abc$36366$n3736_1
.sym 47173 picorv32.decoded_imm[2]
.sym 47174 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47175 picorv32.is_lui_auipc_jal
.sym 47178 $abc$36366$n2900
.sym 47179 $abc$36366$n2929
.sym 47181 basesoc_picorv327[1]
.sym 47185 $abc$36366$n3836_1
.sym 47186 picorv32.reg_out[10]
.sym 47187 picorv32.reg_next_pc[10]
.sym 47191 picorv32.reg_next_pc[14]
.sym 47192 $abc$36366$n3836_1
.sym 47193 picorv32.reg_out[14]
.sym 47196 picorv32.reg_out[10]
.sym 47198 picorv32.latched_stalu
.sym 47199 picorv32.alu_out_q[10]
.sym 47202 picorv32.decoded_imm[0]
.sym 47203 $abc$36366$n3730
.sym 47204 picorv32.is_lui_auipc_jal
.sym 47205 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47206 $abc$36366$n3083_$glb_ce
.sym 47207 clk12_$glb_clk
.sym 47209 basesoc_picorv328[15]
.sym 47210 basesoc_picorv323[3]
.sym 47211 basesoc_picorv328[14]
.sym 47212 basesoc_picorv323[4]
.sym 47213 basesoc_picorv328[10]
.sym 47214 basesoc_picorv323[6]
.sym 47215 $abc$36366$n4746
.sym 47216 basesoc_picorv328[30]
.sym 47218 basesoc_picorv328[18]
.sym 47220 $abc$36366$n3908_1
.sym 47221 basesoc_picorv323[1]
.sym 47222 basesoc_picorv328[22]
.sym 47223 picorv32.decoded_imm[2]
.sym 47224 basesoc_picorv328[23]
.sym 47225 picorv32.decoded_imm[20]
.sym 47226 basesoc_picorv328[24]
.sym 47227 picorv32.decoded_imm[29]
.sym 47228 $abc$36366$n3983_1
.sym 47229 $abc$36366$n3870
.sym 47230 picorv32.decoded_imm[23]
.sym 47231 $abc$36366$n3880_1
.sym 47232 basesoc_picorv328[31]
.sym 47233 picorv32.mem_rdata_latched[25]
.sym 47234 picorv32.reg_out[15]
.sym 47235 basesoc_picorv328[8]
.sym 47236 basesoc_picorv327[29]
.sym 47237 picorv32.mem_rdata_latched[15]
.sym 47238 $abc$36366$n4746
.sym 47239 picorv32.alu_out_q[10]
.sym 47240 basesoc_picorv328[30]
.sym 47241 picorv32.decoded_imm[0]
.sym 47242 $abc$36366$n3908_1
.sym 47244 picorv32.reg_next_pc[15]
.sym 47250 picorv32.latched_is_lh
.sym 47252 picorv32.mem_wordsize[2]
.sym 47253 $abc$36366$n4738
.sym 47256 $abc$36366$n3829_1
.sym 47257 picorv32.latched_stalu
.sym 47258 $abc$36366$n2929
.sym 47261 picorv32.mem_rdata_q[15]
.sym 47262 $abc$36366$n4720
.sym 47263 $abc$36366$n2929
.sym 47264 picorv32.mem_rdata_latched[15]
.sym 47266 $abc$36366$n2978
.sym 47267 $abc$36366$n4796_1
.sym 47268 picorv32.alu_out_q[6]
.sym 47269 $abc$36366$n3836_1
.sym 47271 picorv32.mem_wordsize[0]
.sym 47272 $abc$36366$n4724_1
.sym 47274 $abc$36366$n2859
.sym 47276 picorv32.latched_is_lu
.sym 47277 picorv32.reg_out[6]
.sym 47280 picorv32.reg_next_pc[6]
.sym 47284 picorv32.latched_is_lu
.sym 47285 $abc$36366$n2978
.sym 47286 picorv32.mem_wordsize[0]
.sym 47289 picorv32.mem_wordsize[0]
.sym 47290 picorv32.mem_wordsize[2]
.sym 47291 $abc$36366$n4738
.sym 47292 $abc$36366$n2929
.sym 47296 picorv32.reg_next_pc[6]
.sym 47297 picorv32.reg_out[6]
.sym 47298 $abc$36366$n3836_1
.sym 47301 picorv32.mem_rdata_latched[15]
.sym 47307 $abc$36366$n3829_1
.sym 47308 $abc$36366$n4720
.sym 47309 $abc$36366$n4724_1
.sym 47313 $abc$36366$n4796_1
.sym 47314 picorv32.latched_is_lh
.sym 47320 $abc$36366$n2929
.sym 47321 picorv32.mem_rdata_q[15]
.sym 47322 $abc$36366$n2859
.sym 47325 picorv32.latched_stalu
.sym 47326 picorv32.alu_out_q[6]
.sym 47328 picorv32.reg_out[6]
.sym 47330 clk12_$glb_clk
.sym 47332 basesoc_picorv323[7]
.sym 47333 basesoc_picorv328[12]
.sym 47334 basesoc_picorv328[11]
.sym 47335 basesoc_picorv323[5]
.sym 47336 $abc$36366$n3896_1
.sym 47337 $abc$36366$n4007_1
.sym 47338 picorv32.mem_rdata_latched[25]
.sym 47339 basesoc_picorv328[8]
.sym 47340 picorv32.reg_out[5]
.sym 47341 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 47342 $abc$36366$n3837
.sym 47344 $abc$36366$n3856_1
.sym 47345 picorv32.cpu_state[2]
.sym 47346 picorv32.mem_wordsize[2]
.sym 47347 basesoc_picorv323[4]
.sym 47348 $abc$36366$n3884_1
.sym 47349 picorv32.decoded_imm[15]
.sym 47350 $abc$36366$n3987_1
.sym 47351 picorv32.mem_rdata_latched[24]
.sym 47352 basesoc_picorv328[13]
.sym 47353 picorv32.decoded_imm[10]
.sym 47354 picorv32.mem_rdata_latched[16]
.sym 47355 basesoc_picorv328[14]
.sym 47356 picorv32.decoded_imm[26]
.sym 47357 basesoc_timer0_eventmanager_pending_w
.sym 47358 picorv32.reg_out[17]
.sym 47359 basesoc_picorv327[20]
.sym 47361 picorv32.decoded_imm[12]
.sym 47362 basesoc_picorv323[6]
.sym 47363 picorv32.decoded_imm[7]
.sym 47364 picorv32.cpu_state[0]
.sym 47365 basesoc_picorv323[7]
.sym 47366 $abc$36366$n3843_1
.sym 47367 picorv32.decoded_imm[14]
.sym 47373 picorv32.cpu_state[3]
.sym 47374 $abc$36366$n3829_1
.sym 47375 picorv32.latched_stalu
.sym 47376 basesoc_picorv327[0]
.sym 47379 picorv32.alu_out_q[20]
.sym 47381 $abc$36366$n4845
.sym 47383 picorv32.mem_rdata_latched[17]
.sym 47384 picorv32.alu_out_q[18]
.sym 47385 picorv32.alu_out_q[2]
.sym 47386 $abc$36366$n4802_1
.sym 47387 picorv32.reg_out[18]
.sym 47388 picorv32.reg_out[2]
.sym 47389 $abc$36366$n4745_1
.sym 47390 $abc$36366$n7105
.sym 47392 picorv32.reg_out[20]
.sym 47395 $abc$36366$n3836_1
.sym 47400 picorv32.reg_next_pc[20]
.sym 47401 picorv32.decoded_imm[0]
.sym 47404 picorv32.cpu_state[4]
.sym 47406 picorv32.latched_stalu
.sym 47407 picorv32.reg_out[20]
.sym 47408 picorv32.alu_out_q[20]
.sym 47412 picorv32.decoded_imm[0]
.sym 47418 picorv32.alu_out_q[18]
.sym 47419 picorv32.reg_out[18]
.sym 47420 picorv32.latched_stalu
.sym 47424 picorv32.alu_out_q[2]
.sym 47425 picorv32.reg_out[2]
.sym 47427 picorv32.latched_stalu
.sym 47430 picorv32.reg_next_pc[20]
.sym 47431 picorv32.reg_out[20]
.sym 47432 $abc$36366$n3836_1
.sym 47436 $abc$36366$n7105
.sym 47437 picorv32.cpu_state[3]
.sym 47438 basesoc_picorv327[0]
.sym 47439 picorv32.cpu_state[4]
.sym 47443 picorv32.mem_rdata_latched[17]
.sym 47448 $abc$36366$n4845
.sym 47449 $abc$36366$n4802_1
.sym 47450 $abc$36366$n3829_1
.sym 47451 $abc$36366$n4745_1
.sym 47452 $abc$36366$n3006_$glb_ce
.sym 47453 clk12_$glb_clk
.sym 47455 picorv32.reg_out[23]
.sym 47456 $abc$36366$n4049_1
.sym 47457 $abc$36366$n4050_1
.sym 47458 $abc$36366$n4051_1
.sym 47459 $abc$36366$n4052_1
.sym 47460 picorv32.mem_rdata_q[25]
.sym 47461 $abc$36366$n5517_1
.sym 47462 $abc$36366$n3920_1
.sym 47463 picorv32.mem_rdata_q[29]
.sym 47467 $abc$36366$n4013_1
.sym 47469 picorv32.latched_stalu
.sym 47470 basesoc_picorv323[5]
.sym 47471 $abc$36366$n3742
.sym 47472 basesoc_picorv328[8]
.sym 47473 $abc$36366$n2934
.sym 47474 picorv32.reg_out[18]
.sym 47475 $abc$36366$n3746
.sym 47476 picorv32.instr_jal
.sym 47477 picorv32.cpu_state[3]
.sym 47478 picorv32.is_sb_sh_sw
.sym 47479 picorv32.reg_pc[20]
.sym 47480 $abc$36366$n3748
.sym 47481 picorv32.reg_next_pc[10]
.sym 47483 picorv32.alu_out_q[16]
.sym 47484 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 47485 picorv32.reg_next_pc[4]
.sym 47486 basesoc_picorv327[4]
.sym 47487 picorv32.alu_out_q[24]
.sym 47489 $abc$36366$n4080_1
.sym 47490 $abc$36366$n2821
.sym 47496 $abc$36366$n4037_1
.sym 47497 $abc$36366$n3149
.sym 47498 basesoc_picorv327[2]
.sym 47499 $abc$36366$n2995
.sym 47500 basesoc_picorv327[19]
.sym 47501 $abc$36366$n4036_1
.sym 47502 $abc$36366$n3007_1
.sym 47506 basesoc_picorv327[8]
.sym 47507 picorv32.decoded_rd[3]
.sym 47508 $abc$36366$n4175
.sym 47509 $abc$36366$n4036_1
.sym 47510 basesoc_picorv327[4]
.sym 47512 picorv32.latched_rd[3]
.sym 47514 $abc$36366$n3012
.sym 47515 $abc$36366$n4086_1
.sym 47516 basesoc_picorv327[21]
.sym 47517 $abc$36366$n4087_1
.sym 47518 picorv32.cpuregs_rs1[7]
.sym 47520 $abc$36366$n3147
.sym 47524 basesoc_picorv327[6]
.sym 47526 $abc$36366$n4058_1
.sym 47529 picorv32.decoded_rd[3]
.sym 47530 $abc$36366$n3149
.sym 47531 picorv32.latched_rd[3]
.sym 47532 $abc$36366$n3147
.sym 47536 $abc$36366$n4037_1
.sym 47537 $abc$36366$n4086_1
.sym 47538 picorv32.cpuregs_rs1[7]
.sym 47541 $abc$36366$n3007_1
.sym 47542 basesoc_picorv327[4]
.sym 47543 $abc$36366$n4036_1
.sym 47544 $abc$36366$n4058_1
.sym 47547 basesoc_picorv327[8]
.sym 47548 $abc$36366$n4036_1
.sym 47549 $abc$36366$n4087_1
.sym 47550 $abc$36366$n3007_1
.sym 47554 $abc$36366$n2995
.sym 47555 basesoc_picorv327[19]
.sym 47559 $abc$36366$n2995
.sym 47561 basesoc_picorv327[6]
.sym 47565 basesoc_picorv327[2]
.sym 47568 $abc$36366$n2995
.sym 47571 $abc$36366$n4175
.sym 47572 basesoc_picorv327[21]
.sym 47573 $abc$36366$n4036_1
.sym 47574 $abc$36366$n3007_1
.sym 47575 $abc$36366$n3012
.sym 47576 clk12_$glb_clk
.sym 47578 $abc$36366$n4011_1
.sym 47579 $abc$36366$n4064_1
.sym 47580 $abc$36366$n4830
.sym 47581 $abc$36366$n4063_1
.sym 47582 $abc$36366$n4135
.sym 47583 $abc$36366$n4772_1
.sym 47584 $abc$36366$n4065_1
.sym 47585 $abc$36366$n5472_1
.sym 47586 $abc$36366$n2995
.sym 47587 $abc$36366$n3149
.sym 47589 picorv32.reg_next_pc[14]
.sym 47590 $abc$36366$n4037_1
.sym 47591 basesoc_picorv327[0]
.sym 47593 $abc$36366$n2995
.sym 47594 basesoc_picorv327[8]
.sym 47595 picorv32.decoded_rd[3]
.sym 47596 basesoc_picorv327[0]
.sym 47597 picorv32.mem_wordsize[0]
.sym 47598 picorv32.instr_jal
.sym 47599 $abc$36366$n4049_1
.sym 47600 picorv32.decoded_imm[16]
.sym 47601 picorv32.instr_lui
.sym 47602 basesoc_picorv327[21]
.sym 47603 picorv32.decoded_imm[22]
.sym 47604 picorv32.reg_pc[2]
.sym 47605 picorv32.reg_pc[14]
.sym 47606 $abc$36366$n3147
.sym 47607 picorv32.cpu_state[3]
.sym 47608 $abc$36366$n4846
.sym 47609 picorv32.reg_pc[12]
.sym 47610 $abc$36366$n3900_1
.sym 47611 picorv32.reg_next_pc[6]
.sym 47612 picorv32.decoded_imm[18]
.sym 47613 picorv32.decoded_imm[5]
.sym 47620 picorv32.latched_stalu
.sym 47622 picorv32.cpuregs_rs1[20]
.sym 47623 picorv32.cpu_state[2]
.sym 47624 basesoc_picorv327[15]
.sym 47625 $abc$36366$n3067
.sym 47626 $abc$36366$n3836_1
.sym 47627 basesoc_timer0_eventmanager_pending_w
.sym 47628 picorv32.latched_stalu
.sym 47631 picorv32.irq_pending[1]
.sym 47632 $abc$36366$n4899_1
.sym 47634 $abc$36366$n4174
.sym 47635 $abc$36366$n4799_1
.sym 47636 picorv32.cpu_state[0]
.sym 47637 picorv32.irq_mask[1]
.sym 47638 $abc$36366$n4898_1
.sym 47640 picorv32.irq_state[1]
.sym 47641 picorv32.reg_out[16]
.sym 47643 picorv32.alu_out_q[16]
.sym 47645 picorv32.alu_out_q[17]
.sym 47646 picorv32.cpu_state[4]
.sym 47647 picorv32.reg_out[17]
.sym 47648 $abc$36366$n4037_1
.sym 47649 picorv32.reg_next_pc[16]
.sym 47650 basesoc_timer0_eventmanager_storage
.sym 47653 picorv32.latched_stalu
.sym 47654 picorv32.reg_out[16]
.sym 47655 picorv32.alu_out_q[16]
.sym 47658 picorv32.cpuregs_rs1[20]
.sym 47659 $abc$36366$n4037_1
.sym 47661 $abc$36366$n4174
.sym 47665 $abc$36366$n3836_1
.sym 47666 picorv32.reg_out[16]
.sym 47667 picorv32.reg_next_pc[16]
.sym 47670 picorv32.irq_pending[1]
.sym 47671 $abc$36366$n3067
.sym 47672 basesoc_timer0_eventmanager_pending_w
.sym 47673 basesoc_timer0_eventmanager_storage
.sym 47678 $abc$36366$n4899_1
.sym 47679 $abc$36366$n4898_1
.sym 47682 picorv32.irq_state[1]
.sym 47683 picorv32.cpu_state[2]
.sym 47684 picorv32.cpu_state[0]
.sym 47685 picorv32.irq_mask[1]
.sym 47688 picorv32.cpu_state[4]
.sym 47689 basesoc_picorv327[15]
.sym 47690 $abc$36366$n4799_1
.sym 47694 picorv32.alu_out_q[17]
.sym 47695 picorv32.latched_stalu
.sym 47696 picorv32.reg_out[17]
.sym 47699 clk12_$glb_clk
.sym 47700 $abc$36366$n208_$glb_sr
.sym 47701 $abc$36366$n5523_1
.sym 47702 $abc$36366$n4786
.sym 47703 $abc$36366$n5455_1
.sym 47704 $abc$36366$n4079_1
.sym 47705 $abc$36366$n4779
.sym 47706 $abc$36366$n4134
.sym 47707 $abc$36366$n4133
.sym 47708 $abc$36366$n4812
.sym 47709 $abc$36366$n5431_1
.sym 47713 basesoc_picorv327[5]
.sym 47714 basesoc_picorv327[11]
.sym 47715 picorv32.decoded_imm_uj[17]
.sym 47716 $abc$36366$n2845
.sym 47717 picorv32.decoded_imm[20]
.sym 47718 $abc$36366$n5472_1
.sym 47719 basesoc_picorv327[6]
.sym 47720 $abc$36366$n2845
.sym 47721 basesoc_picorv327[9]
.sym 47722 basesoc_picorv327[2]
.sym 47723 basesoc_picorv327[19]
.sym 47724 $abc$36366$n4830
.sym 47725 $abc$36366$n4080_1
.sym 47726 $abc$36366$n7113
.sym 47727 $abc$36366$n7124
.sym 47728 picorv32.reg_next_pc[15]
.sym 47729 picorv32.alu_out_q[25]
.sym 47730 $abc$36366$n7115
.sym 47731 picorv32.reg_pc[18]
.sym 47732 picorv32.decoded_imm[3]
.sym 47733 picorv32.cpuregs_rs1[11]
.sym 47734 $abc$36366$n3908_1
.sym 47735 basesoc_picorv327[29]
.sym 47736 picorv32.decoded_imm[9]
.sym 47743 $abc$36366$n4080_1
.sym 47744 picorv32.cpuregs_rs1[11]
.sym 47747 picorv32.reg_pc[11]
.sym 47748 picorv32.cpu_state[4]
.sym 47751 $abc$36366$n4037_1
.sym 47752 $abc$36366$n4757_1
.sym 47753 picorv32.reg_pc[15]
.sym 47754 basesoc_picorv327[7]
.sym 47756 picorv32.cpu_state[4]
.sym 47759 picorv32.cpuregs_rs1[15]
.sym 47760 picorv32.irq_pending[9]
.sym 47761 $abc$36366$n4080_1
.sym 47763 basesoc_picorv327[9]
.sym 47764 $abc$36366$n7111
.sym 47765 $abc$36366$n7112
.sym 47766 picorv32.reg_pc[8]
.sym 47767 picorv32.cpu_state[3]
.sym 47768 basesoc_picorv327[8]
.sym 47769 picorv32.reg_pc[12]
.sym 47770 picorv32.cpu_state[0]
.sym 47771 $abc$36366$n7110
.sym 47772 picorv32.cpuregs_rs1[12]
.sym 47773 picorv32.cpuregs_rs1[8]
.sym 47775 $abc$36366$n7110
.sym 47776 picorv32.cpu_state[4]
.sym 47777 picorv32.cpu_state[3]
.sym 47778 basesoc_picorv327[7]
.sym 47781 picorv32.cpuregs_rs1[12]
.sym 47782 picorv32.reg_pc[12]
.sym 47783 $abc$36366$n4080_1
.sym 47784 $abc$36366$n4037_1
.sym 47787 picorv32.irq_pending[9]
.sym 47788 $abc$36366$n7112
.sym 47789 picorv32.cpu_state[3]
.sym 47790 picorv32.cpu_state[0]
.sym 47793 basesoc_picorv327[9]
.sym 47794 picorv32.cpu_state[4]
.sym 47795 $abc$36366$n4757_1
.sym 47799 picorv32.reg_pc[15]
.sym 47800 picorv32.cpuregs_rs1[15]
.sym 47801 $abc$36366$n4037_1
.sym 47802 $abc$36366$n4080_1
.sym 47805 picorv32.reg_pc[8]
.sym 47806 picorv32.cpuregs_rs1[8]
.sym 47807 $abc$36366$n4080_1
.sym 47808 $abc$36366$n4037_1
.sym 47811 $abc$36366$n7111
.sym 47812 picorv32.cpu_state[4]
.sym 47813 picorv32.cpu_state[3]
.sym 47814 basesoc_picorv327[8]
.sym 47817 $abc$36366$n4080_1
.sym 47818 $abc$36366$n4037_1
.sym 47819 picorv32.reg_pc[11]
.sym 47820 picorv32.cpuregs_rs1[11]
.sym 47825 $abc$36366$n7106
.sym 47826 $abc$36366$n7107
.sym 47827 $abc$36366$n7108
.sym 47828 $abc$36366$n7109
.sym 47829 $abc$36366$n7110
.sym 47830 $abc$36366$n7111
.sym 47831 $abc$36366$n7112
.sym 47832 $abc$36366$n4143
.sym 47836 picorv32.alu_out_q[22]
.sym 47837 $abc$36366$n5141
.sym 47838 $abc$36366$n4094
.sym 47839 $abc$36366$n4079_1
.sym 47840 $abc$36366$n4120
.sym 47841 $abc$36366$n4900
.sym 47842 basesoc_picorv327[7]
.sym 47843 picorv32.latched_rd[5]
.sym 47844 $abc$36366$n3067
.sym 47845 basesoc_picorv327[12]
.sym 47846 $abc$36366$n4142
.sym 47847 picorv32.cpuregs_rs1[17]
.sym 47849 picorv32.reg_pc[25]
.sym 47850 picorv32.decoded_imm[7]
.sym 47851 $abc$36366$n3843_1
.sym 47852 picorv32.reg_pc[8]
.sym 47853 $abc$36366$n3904_1
.sym 47854 picorv32.cpuregs_rs1[6]
.sym 47855 picorv32.reg_pc[29]
.sym 47856 picorv32.cpu_state[0]
.sym 47857 $abc$36366$n7125
.sym 47858 picorv32.cpuregs_rs1[12]
.sym 47859 picorv32.decoded_imm[26]
.sym 47865 basesoc_picorv327[24]
.sym 47866 basesoc_picorv327[22]
.sym 47867 $abc$36366$n3843_1
.sym 47868 picorv32.cpu_state[4]
.sym 47869 picorv32.cpuregs_rs1[18]
.sym 47870 $abc$36366$n4298_1
.sym 47871 picorv32.cpu_state[3]
.sym 47872 picorv32.irq_pending[15]
.sym 47873 $abc$36366$n4297_1
.sym 47875 $abc$36366$n3007_1
.sym 47876 picorv32.cpuregs_rs1[23]
.sym 47877 picorv32.reg_next_pc[2]
.sym 47878 $abc$36366$n4037_1
.sym 47879 $abc$36366$n2995
.sym 47880 $abc$36366$n5157
.sym 47881 $abc$36366$n7125
.sym 47882 $abc$36366$n3836_1
.sym 47884 $abc$36366$n4196
.sym 47886 $abc$36366$n7118
.sym 47887 $abc$36366$n3837
.sym 47888 $abc$36366$n4080_1
.sym 47890 picorv32.cpu_state[0]
.sym 47891 picorv32.reg_pc[18]
.sym 47892 $abc$36366$n3838_1
.sym 47894 $abc$36366$n4036_1
.sym 47896 $abc$36366$n2845
.sym 47898 $abc$36366$n2845
.sym 47899 $abc$36366$n4297_1
.sym 47900 $abc$36366$n3843_1
.sym 47901 $abc$36366$n4298_1
.sym 47904 $abc$36366$n4080_1
.sym 47905 picorv32.cpuregs_rs1[18]
.sym 47906 picorv32.reg_pc[18]
.sym 47907 $abc$36366$n4037_1
.sym 47910 $abc$36366$n7125
.sym 47911 basesoc_picorv327[22]
.sym 47912 picorv32.cpu_state[3]
.sym 47913 picorv32.cpu_state[4]
.sym 47916 $abc$36366$n2995
.sym 47917 basesoc_picorv327[24]
.sym 47918 basesoc_picorv327[22]
.sym 47919 $abc$36366$n4036_1
.sym 47922 picorv32.cpu_state[3]
.sym 47923 $abc$36366$n7118
.sym 47924 picorv32.cpu_state[0]
.sym 47925 picorv32.irq_pending[15]
.sym 47928 $abc$36366$n3007_1
.sym 47929 picorv32.cpuregs_rs1[23]
.sym 47930 $abc$36366$n4196
.sym 47931 $abc$36366$n4037_1
.sym 47936 $abc$36366$n5157
.sym 47940 $abc$36366$n3836_1
.sym 47941 $abc$36366$n3838_1
.sym 47942 picorv32.reg_next_pc[2]
.sym 47943 $abc$36366$n3837
.sym 47944 $abc$36366$n3020_$glb_ce
.sym 47945 clk12_$glb_clk
.sym 47946 $abc$36366$n208_$glb_sr
.sym 47947 $abc$36366$n7113
.sym 47948 $abc$36366$n7114
.sym 47949 $abc$36366$n7115
.sym 47950 $abc$36366$n7116
.sym 47951 $abc$36366$n7117
.sym 47952 $abc$36366$n7118
.sym 47953 $abc$36366$n7119
.sym 47954 $abc$36366$n7120
.sym 47960 basesoc_picorv327[26]
.sym 47961 $abc$36366$n4195_1
.sym 47962 $abc$36366$n7108
.sym 47963 $abc$36366$n4160
.sym 47964 picorv32.cpu_state[4]
.sym 47965 picorv32.reg_next_pc[2]
.sym 47966 picorv32.decoded_imm[4]
.sym 47967 picorv32.cpu_state[4]
.sym 47968 picorv32.cpuregs_rs1[16]
.sym 47969 picorv32.cpuregs_rs1[30]
.sym 47970 $abc$36366$n2845
.sym 47971 picorv32.reg_pc[4]
.sym 47972 picorv32.alu_out_q[24]
.sym 47973 picorv32.reg_next_pc[10]
.sym 47974 $abc$36366$n2821
.sym 47975 picorv32.reg_pc[20]
.sym 47976 picorv32.reg_next_pc[4]
.sym 47977 picorv32.reg_pc[6]
.sym 47978 $abc$36366$n7132
.sym 47980 $abc$36366$n4036_1
.sym 47981 $abc$36366$n207
.sym 47982 $abc$36366$n5157
.sym 47989 picorv32.cpu_state[4]
.sym 47990 picorv32.cpu_state[3]
.sym 47991 $abc$36366$n3836_1
.sym 47992 picorv32.latched_stalu
.sym 47993 picorv32.alu_out_q[29]
.sym 47994 basesoc_picorv327[29]
.sym 47995 basesoc_picorv327[19]
.sym 47996 $abc$36366$n5523
.sym 47998 $abc$36366$n2845
.sym 47999 picorv32.reg_next_pc[3]
.sym 48000 picorv32.cpuregs_rs1[29]
.sym 48001 picorv32.irq_state[0]
.sym 48002 $abc$36366$n7132
.sym 48003 $abc$36366$n4037_1
.sym 48005 $abc$36366$n5935
.sym 48006 picorv32.reg_next_pc[29]
.sym 48007 $abc$36366$n207
.sym 48008 picorv32.cpuregs_rs1[25]
.sym 48009 picorv32.reg_pc[25]
.sym 48010 $abc$36366$n3864_1
.sym 48012 picorv32.reg_out[29]
.sym 48013 $abc$36366$n7122
.sym 48015 picorv32.reg_pc[29]
.sym 48017 $abc$36366$n5943
.sym 48018 $abc$36366$n4080_1
.sym 48021 picorv32.reg_next_pc[3]
.sym 48022 $abc$36366$n5935
.sym 48023 picorv32.irq_state[0]
.sym 48024 $abc$36366$n207
.sym 48027 picorv32.reg_pc[25]
.sym 48028 $abc$36366$n4037_1
.sym 48029 $abc$36366$n4080_1
.sym 48030 picorv32.cpuregs_rs1[25]
.sym 48033 picorv32.reg_pc[29]
.sym 48034 $abc$36366$n4080_1
.sym 48035 $abc$36366$n4037_1
.sym 48036 picorv32.cpuregs_rs1[29]
.sym 48039 picorv32.reg_out[29]
.sym 48041 $abc$36366$n3836_1
.sym 48042 picorv32.reg_next_pc[29]
.sym 48045 $abc$36366$n5943
.sym 48046 $abc$36366$n2845
.sym 48047 $abc$36366$n3864_1
.sym 48048 $abc$36366$n5523
.sym 48051 picorv32.cpu_state[4]
.sym 48052 picorv32.cpu_state[3]
.sym 48053 $abc$36366$n7132
.sym 48054 basesoc_picorv327[29]
.sym 48057 picorv32.cpu_state[3]
.sym 48058 picorv32.cpu_state[4]
.sym 48059 $abc$36366$n7122
.sym 48060 basesoc_picorv327[19]
.sym 48063 picorv32.alu_out_q[29]
.sym 48065 picorv32.reg_out[29]
.sym 48066 picorv32.latched_stalu
.sym 48070 $abc$36366$n7121
.sym 48071 $abc$36366$n7122
.sym 48072 $abc$36366$n7123
.sym 48073 $abc$36366$n7124
.sym 48074 $abc$36366$n7125
.sym 48075 $abc$36366$n7126
.sym 48076 $abc$36366$n7127
.sym 48077 $abc$36366$n7128
.sym 48079 basesoc_picorv327[28]
.sym 48082 picorv32.cpuregs_rs1[19]
.sym 48083 picorv32.cpu_state[4]
.sym 48085 picorv32.reg_pc[13]
.sym 48086 $abc$36366$n4209_1
.sym 48087 picorv32.reg_next_pc[3]
.sym 48088 $abc$36366$n4232
.sym 48089 picorv32.irq_state[0]
.sym 48090 picorv32.decoded_imm[15]
.sym 48091 basesoc_picorv327[30]
.sym 48092 $abc$36366$n2995
.sym 48093 picorv32.decoded_imm[10]
.sym 48094 picorv32.cpuregs_rs1[25]
.sym 48096 picorv32.reg_pc[12]
.sym 48097 $abc$36366$n5181
.sym 48098 $abc$36366$n3900_1
.sym 48099 picorv32.cpu_state[3]
.sym 48100 picorv32.decoded_imm[18]
.sym 48101 picorv32.reg_pc[14]
.sym 48102 picorv32.reg_pc[26]
.sym 48103 picorv32.reg_next_pc[6]
.sym 48104 picorv32.reg_pc[24]
.sym 48105 picorv32.reg_pc[22]
.sym 48113 $abc$36366$n5937
.sym 48114 $abc$36366$n3838_1
.sym 48115 basesoc_picorv327[24]
.sym 48116 picorv32.cpu_state[3]
.sym 48117 $abc$36366$n5523
.sym 48118 $abc$36366$n2845
.sym 48119 basesoc_picorv327[25]
.sym 48120 $abc$36366$n3836_1
.sym 48121 $abc$36366$n3868_1
.sym 48124 $abc$36366$n3884_1
.sym 48125 $abc$36366$n5523
.sym 48126 picorv32.reg_next_pc[8]
.sym 48128 $abc$36366$n5175
.sym 48129 $abc$36366$n5953
.sym 48132 $abc$36366$n3851_1
.sym 48133 picorv32.cpu_state[4]
.sym 48135 $abc$36366$n7129
.sym 48136 basesoc_picorv327[26]
.sym 48137 $abc$36366$n3892_1
.sym 48140 picorv32.reg_next_pc[14]
.sym 48141 $abc$36366$n7127
.sym 48142 $abc$36366$n7128
.sym 48144 $abc$36366$n7128
.sym 48145 basesoc_picorv327[25]
.sym 48146 picorv32.cpu_state[4]
.sym 48147 picorv32.cpu_state[3]
.sym 48150 $abc$36366$n3868_1
.sym 48151 picorv32.reg_next_pc[8]
.sym 48152 $abc$36366$n3838_1
.sym 48153 $abc$36366$n3836_1
.sym 48157 $abc$36366$n5175
.sym 48162 $abc$36366$n7127
.sym 48163 basesoc_picorv327[24]
.sym 48164 picorv32.cpu_state[3]
.sym 48165 picorv32.cpu_state[4]
.sym 48168 picorv32.cpu_state[4]
.sym 48169 $abc$36366$n7129
.sym 48170 basesoc_picorv327[26]
.sym 48171 picorv32.cpu_state[3]
.sym 48174 $abc$36366$n3892_1
.sym 48175 $abc$36366$n3836_1
.sym 48176 $abc$36366$n3838_1
.sym 48177 picorv32.reg_next_pc[14]
.sym 48180 $abc$36366$n5523
.sym 48181 $abc$36366$n2845
.sym 48182 $abc$36366$n5937
.sym 48183 $abc$36366$n3851_1
.sym 48186 $abc$36366$n2845
.sym 48187 $abc$36366$n5953
.sym 48188 $abc$36366$n5523
.sym 48189 $abc$36366$n3884_1
.sym 48190 $abc$36366$n3020_$glb_ce
.sym 48191 clk12_$glb_clk
.sym 48192 $abc$36366$n208_$glb_sr
.sym 48193 $abc$36366$n7129
.sym 48194 $abc$36366$n7130
.sym 48195 $abc$36366$n7131
.sym 48196 $abc$36366$n7132
.sym 48197 $abc$36366$n7133
.sym 48198 $abc$36366$n7134
.sym 48199 picorv32.reg_pc[9]
.sym 48200 picorv32.reg_pc[12]
.sym 48204 $abc$36366$n4025_1
.sym 48205 picorv32.decoded_imm[24]
.sym 48206 $abc$36366$n3836_1
.sym 48207 picorv32.latched_compr
.sym 48208 picorv32.decoded_imm[23]
.sym 48209 $abc$36366$n5175
.sym 48210 $abc$36366$n3838_1
.sym 48211 picorv32.reg_next_pc[13]
.sym 48212 picorv32.cpu_state[3]
.sym 48213 picorv32.decoded_imm[19]
.sym 48214 $abc$36366$n2845
.sym 48215 basesoc_picorv327[25]
.sym 48216 sys_rst
.sym 48217 picorv32.reg_pc[21]
.sym 48218 picorv32.reg_next_pc[30]
.sym 48219 $abc$36366$n7124
.sym 48221 picorv32.alu_out_q[25]
.sym 48222 $abc$36366$n3952_1
.sym 48224 picorv32.reg_next_pc[15]
.sym 48225 picorv32.reg_pc[20]
.sym 48226 picorv32.reg_next_pc[10]
.sym 48227 picorv32.reg_pc[18]
.sym 48228 picorv32.reg_pc[17]
.sym 48235 $abc$36366$n3860_1
.sym 48236 $abc$36366$n5169
.sym 48239 $abc$36366$n5193
.sym 48242 picorv32.alu_out_q[24]
.sym 48243 picorv32.latched_stalu
.sym 48245 picorv32.cpu_state[4]
.sym 48248 picorv32.reg_next_pc[4]
.sym 48250 picorv32.reg_next_pc[10]
.sym 48251 picorv32.reg_out[24]
.sym 48252 $abc$36366$n3851_1
.sym 48253 basesoc_picorv327[28]
.sym 48254 $abc$36366$n3836_1
.sym 48255 picorv32.irq_state[0]
.sym 48256 $abc$36366$n3838_1
.sym 48258 $abc$36366$n3876
.sym 48259 picorv32.cpu_state[3]
.sym 48260 $abc$36366$n7131
.sym 48262 picorv32.reg_next_pc[6]
.sym 48263 $abc$36366$n5163
.sym 48264 $abc$36366$n3838_1
.sym 48269 $abc$36366$n5163
.sym 48275 $abc$36366$n5193
.sym 48279 $abc$36366$n3838_1
.sym 48280 $abc$36366$n3860_1
.sym 48281 $abc$36366$n3836_1
.sym 48282 picorv32.reg_next_pc[6]
.sym 48286 $abc$36366$n5169
.sym 48291 $abc$36366$n3836_1
.sym 48292 picorv32.alu_out_q[24]
.sym 48293 picorv32.latched_stalu
.sym 48294 picorv32.reg_out[24]
.sym 48297 picorv32.irq_state[0]
.sym 48298 $abc$36366$n3836_1
.sym 48299 picorv32.reg_next_pc[4]
.sym 48300 $abc$36366$n3851_1
.sym 48303 picorv32.cpu_state[3]
.sym 48304 $abc$36366$n7131
.sym 48305 picorv32.cpu_state[4]
.sym 48306 basesoc_picorv327[28]
.sym 48309 $abc$36366$n3876
.sym 48310 picorv32.reg_next_pc[10]
.sym 48311 $abc$36366$n3838_1
.sym 48312 $abc$36366$n3836_1
.sym 48313 $abc$36366$n3020_$glb_ce
.sym 48314 clk12_$glb_clk
.sym 48315 $abc$36366$n208_$glb_sr
.sym 48316 picorv32.reg_pc[15]
.sym 48317 $abc$36366$n5214
.sym 48318 picorv32.reg_pc[16]
.sym 48319 $abc$36366$n5196
.sym 48320 picorv32.reg_next_pc[6]
.sym 48321 picorv32.reg_pc[22]
.sym 48322 picorv32.reg_pc[21]
.sym 48323 $abc$36366$n5199
.sym 48328 $abc$36366$n5187
.sym 48329 $abc$36366$n5178
.sym 48330 $abc$36366$n5163
.sym 48332 $abc$36366$n5208
.sym 48334 $abc$36366$n5169
.sym 48335 picorv32.mem_rdata_latched[22]
.sym 48337 picorv32.reg_pc[28]
.sym 48338 $abc$36366$n3884_1
.sym 48339 picorv32.reg_next_pc[8]
.sym 48340 $abc$36366$n5223
.sym 48341 picorv32.reg_pc[25]
.sym 48342 picorv32.reg_pc[29]
.sym 48343 picorv32.reg_next_pc[19]
.sym 48344 $abc$36366$n3936_1
.sym 48345 picorv32.decoded_imm[26]
.sym 48346 $abc$36366$n4345_1
.sym 48347 picorv32.reg_pc[27]
.sym 48348 $abc$36366$n3948_1
.sym 48349 picorv32.reg_pc[31]
.sym 48351 picorv32.reg_pc[30]
.sym 48361 $abc$36366$n3932_1
.sym 48362 picorv32.alu_out_q[28]
.sym 48363 picorv32.irq_state[0]
.sym 48365 picorv32.latched_stalu
.sym 48366 $abc$36366$n5967
.sym 48367 picorv32.reg_next_pc[19]
.sym 48374 $abc$36366$n3838_1
.sym 48376 $abc$36366$n207
.sym 48378 picorv32.reg_next_pc[30]
.sym 48379 picorv32.reg_out[25]
.sym 48380 picorv32.reg_next_pc[28]
.sym 48381 picorv32.alu_out_q[25]
.sym 48382 $abc$36366$n3836_1
.sym 48384 picorv32.reg_out[30]
.sym 48385 $abc$36366$n5223
.sym 48386 picorv32.reg_out[28]
.sym 48387 picorv32.reg_next_pc[24]
.sym 48388 $abc$36366$n2845
.sym 48390 $abc$36366$n3836_1
.sym 48391 picorv32.latched_stalu
.sym 48392 picorv32.reg_out[28]
.sym 48393 picorv32.alu_out_q[28]
.sym 48397 picorv32.reg_out[30]
.sym 48398 picorv32.reg_next_pc[30]
.sym 48399 $abc$36366$n3836_1
.sym 48402 $abc$36366$n3836_1
.sym 48403 picorv32.reg_next_pc[28]
.sym 48404 picorv32.reg_out[28]
.sym 48408 picorv32.latched_stalu
.sym 48409 picorv32.reg_out[25]
.sym 48410 picorv32.alu_out_q[25]
.sym 48411 $abc$36366$n2845
.sym 48415 $abc$36366$n3838_1
.sym 48416 $abc$36366$n3932_1
.sym 48417 picorv32.reg_next_pc[24]
.sym 48422 $abc$36366$n5223
.sym 48426 picorv32.reg_out[25]
.sym 48427 picorv32.alu_out_q[25]
.sym 48428 $abc$36366$n3836_1
.sym 48429 picorv32.latched_stalu
.sym 48432 $abc$36366$n207
.sym 48433 $abc$36366$n5967
.sym 48434 picorv32.reg_next_pc[19]
.sym 48435 picorv32.irq_state[0]
.sym 48436 $abc$36366$n3020_$glb_ce
.sym 48437 clk12_$glb_clk
.sym 48438 $abc$36366$n208_$glb_sr
.sym 48439 $abc$36366$n3956_1
.sym 48440 picorv32.reg_next_pc[16]
.sym 48441 picorv32.reg_next_pc[17]
.sym 48442 picorv32.reg_next_pc[15]
.sym 48443 picorv32.reg_next_pc[10]
.sym 48444 picorv32.reg_pc[17]
.sym 48445 $abc$36366$n5238
.sym 48446 picorv32.reg_pc[29]
.sym 48450 $abc$36366$n3916_1
.sym 48452 $abc$36366$n3862
.sym 48455 $abc$36366$n3846_1
.sym 48456 user_btn2
.sym 48457 $abc$36366$n5220
.sym 48458 picorv32.reg_pc[15]
.sym 48460 $abc$36366$n5214
.sym 48461 $abc$36366$n5223
.sym 48463 picorv32.reg_pc[16]
.sym 48464 picorv32.reg_next_pc[10]
.sym 48466 picorv32.reg_next_pc[28]
.sym 48467 picorv32.reg_pc[20]
.sym 48471 picorv32.reg_next_pc[28]
.sym 48472 picorv32.reg_out[28]
.sym 48474 picorv32.reg_next_pc[16]
.sym 48480 $abc$36366$n3918_1
.sym 48481 $abc$36366$n5211
.sym 48482 $abc$36366$n5205
.sym 48483 picorv32.irq_state[0]
.sym 48486 $abc$36366$n3838_1
.sym 48488 $abc$36366$n3836_1
.sym 48492 $abc$36366$n3836_1
.sym 48494 $abc$36366$n3894_1
.sym 48495 $abc$36366$n5193
.sym 48498 picorv32.reg_next_pc[17]
.sym 48499 picorv32.reg_next_pc[18]
.sym 48503 $abc$36366$n3846_1
.sym 48504 picorv32.reg_next_pc[20]
.sym 48505 $abc$36366$n3904_1
.sym 48506 picorv32.reg_next_pc[27]
.sym 48507 $abc$36366$n3908_1
.sym 48508 $abc$36366$n3944_1
.sym 48511 $abc$36366$n3916_1
.sym 48513 $abc$36366$n3918_1
.sym 48514 $abc$36366$n5211
.sym 48516 $abc$36366$n3846_1
.sym 48519 $abc$36366$n3836_1
.sym 48520 $abc$36366$n3838_1
.sym 48521 picorv32.reg_next_pc[20]
.sym 48522 $abc$36366$n3916_1
.sym 48525 $abc$36366$n3908_1
.sym 48526 $abc$36366$n3836_1
.sym 48527 $abc$36366$n3838_1
.sym 48528 picorv32.reg_next_pc[18]
.sym 48531 $abc$36366$n3944_1
.sym 48533 picorv32.reg_next_pc[27]
.sym 48534 $abc$36366$n3838_1
.sym 48537 $abc$36366$n5193
.sym 48538 $abc$36366$n3894_1
.sym 48540 $abc$36366$n3846_1
.sym 48544 $abc$36366$n5205
.sym 48550 $abc$36366$n5211
.sym 48555 picorv32.irq_state[0]
.sym 48556 picorv32.reg_next_pc[17]
.sym 48557 $abc$36366$n3836_1
.sym 48558 $abc$36366$n3904_1
.sym 48559 $abc$36366$n3020_$glb_ce
.sym 48560 clk12_$glb_clk
.sym 48561 $abc$36366$n208_$glb_sr
.sym 48562 picorv32.reg_pc[25]
.sym 48563 picorv32.reg_next_pc[26]
.sym 48564 $abc$36366$n5226
.sym 48565 picorv32.reg_pc[27]
.sym 48566 picorv32.reg_pc[31]
.sym 48567 picorv32.reg_pc[30]
.sym 48568 picorv32.reg_next_pc[30]
.sym 48569 $abc$36366$n5241
.sym 48574 $abc$36366$n3836_1
.sym 48575 $abc$36366$n5238
.sym 48577 $abc$36366$n3902_1
.sym 48578 $abc$36366$n5211
.sym 48580 $abc$36366$n5205
.sym 48581 $abc$36366$n3836_1
.sym 48582 $abc$36366$n5232
.sym 48583 $abc$36366$n5193
.sym 48584 $abc$36366$n3918_1
.sym 48585 $abc$36366$n5384
.sym 48586 picorv32.reg_pc[26]
.sym 48587 picorv32.reg_pc[31]
.sym 48597 picorv32.reg_next_pc[26]
.sym 48604 $abc$36366$n3838_1
.sym 48612 $abc$36366$n5223
.sym 48614 $abc$36366$n3838_1
.sym 48618 $abc$36366$n3960_1
.sym 48619 $abc$36366$n5235
.sym 48620 $abc$36366$n3948_1
.sym 48621 $abc$36366$n3846_1
.sym 48623 $abc$36366$n3940_1
.sym 48624 $abc$36366$n5229
.sym 48626 picorv32.reg_next_pc[31]
.sym 48628 picorv32.reg_next_pc[26]
.sym 48631 picorv32.reg_next_pc[28]
.sym 48633 $abc$36366$n3934_1
.sym 48636 $abc$36366$n3838_1
.sym 48637 $abc$36366$n3948_1
.sym 48639 picorv32.reg_next_pc[28]
.sym 48645 $abc$36366$n5235
.sym 48649 $abc$36366$n3838_1
.sym 48650 $abc$36366$n3960_1
.sym 48651 picorv32.reg_next_pc[31]
.sym 48663 $abc$36366$n5229
.sym 48666 $abc$36366$n3838_1
.sym 48667 picorv32.reg_next_pc[26]
.sym 48669 $abc$36366$n3940_1
.sym 48679 $abc$36366$n3846_1
.sym 48680 $abc$36366$n3934_1
.sym 48681 $abc$36366$n5223
.sym 48682 $abc$36366$n3020_$glb_ce
.sym 48683 clk12_$glb_clk
.sym 48684 $abc$36366$n208_$glb_sr
.sym 48692 picorv32.reg_next_pc[31]
.sym 48697 $abc$36366$n5235
.sym 48698 picorv32.reg_next_pc[30]
.sym 48699 $abc$36366$n5229
.sym 48700 picorv32.reg_pc[27]
.sym 48702 $abc$36366$n5241
.sym 48703 $abc$36366$n5244
.sym 48704 $abc$36366$n5181
.sym 48705 $abc$36366$n5387
.sym 48707 sys_rst
.sym 48708 $abc$36366$n3838_1
.sym 48717 picorv32.reg_next_pc[30]
.sym 48727 $abc$36366$n3946_1
.sym 48740 $abc$36366$n5232
.sym 48741 $abc$36366$n3846_1
.sym 48765 $abc$36366$n5232
.sym 48766 $abc$36366$n3846_1
.sym 48767 $abc$36366$n3946_1
.sym 48805 $abc$36366$n3020_$glb_ce
.sym 48806 clk12_$glb_clk
.sym 48807 $abc$36366$n208_$glb_sr
.sym 48810 clk12
.sym 48827 $abc$36366$n3946_1
.sym 48882 $abc$36366$n3083
.sym 48893 $abc$36366$n3083
.sym 48972 basesoc_dat_w[3]
.sym 48974 basesoc_dat_w[6]
.sym 48977 $abc$36366$n2867
.sym 48983 basesoc_dat_w[3]
.sym 49025 basesoc_dat_w[6]
.sym 49029 $abc$36366$n2867
.sym 49030 clk12_$glb_clk
.sym 49031 sys_rst_$glb_sr
.sym 49034 serial_rx
.sym 49036 $abc$36366$n2863
.sym 49039 $abc$36366$n2865
.sym 49041 basesoc_timer0_load_storage[2]
.sym 49042 basesoc_timer0_load_storage[1]
.sym 49043 basesoc_timer0_load_storage[7]
.sym 49065 $abc$36366$n2863
.sym 49067 basesoc_timer0_load_storage[22]
.sym 49069 basesoc_timer0_load_storage[19]
.sym 49076 $abc$36366$n3303
.sym 49079 sys_rst
.sym 49082 $abc$36366$n5167_1
.sym 49084 basesoc_timer0_value[7]
.sym 49085 basesoc_timer0_load_storage[22]
.sym 49089 $abc$36366$n3292
.sym 49098 basesoc_dat_w[1]
.sym 49100 $abc$36366$n2863
.sym 49102 basesoc_timer0_reload_storage[7]
.sym 49114 $abc$36366$n5173_1
.sym 49115 basesoc_timer0_load_storage[14]
.sym 49119 $abc$36366$n5181_1
.sym 49120 $abc$36366$n5029_1
.sym 49121 basesoc_timer0_load_storage[15]
.sym 49122 basesoc_timer0_eventmanager_status_w
.sym 49123 basesoc_timer0_reload_storage[14]
.sym 49124 $abc$36366$n5183
.sym 49128 basesoc_timer0_reload_storage[15]
.sym 49130 basesoc_timer0_en_storage
.sym 49131 $abc$36366$n3303
.sym 49133 basesoc_timer0_load_storage[10]
.sym 49134 $abc$36366$n6489
.sym 49136 $abc$36366$n3294
.sym 49137 $abc$36366$n5167_1
.sym 49138 $abc$36366$n3303
.sym 49143 $abc$36366$n3292
.sym 49144 basesoc_timer0_load_storage[7]
.sym 49146 basesoc_timer0_load_storage[14]
.sym 49148 $abc$36366$n5181_1
.sym 49149 basesoc_timer0_en_storage
.sym 49152 $abc$36366$n5167_1
.sym 49153 basesoc_timer0_load_storage[7]
.sym 49154 basesoc_timer0_en_storage
.sym 49158 $abc$36366$n3303
.sym 49159 basesoc_timer0_reload_storage[14]
.sym 49160 basesoc_timer0_load_storage[14]
.sym 49161 $abc$36366$n3294
.sym 49164 basesoc_timer0_load_storage[15]
.sym 49165 $abc$36366$n5183
.sym 49166 basesoc_timer0_en_storage
.sym 49170 basesoc_timer0_load_storage[7]
.sym 49171 $abc$36366$n3292
.sym 49173 $abc$36366$n5029_1
.sym 49176 basesoc_timer0_en_storage
.sym 49178 $abc$36366$n5173_1
.sym 49179 basesoc_timer0_load_storage[10]
.sym 49182 basesoc_timer0_eventmanager_status_w
.sym 49183 $abc$36366$n6489
.sym 49185 basesoc_timer0_reload_storage[14]
.sym 49188 $abc$36366$n3294
.sym 49189 $abc$36366$n3303
.sym 49190 basesoc_timer0_load_storage[15]
.sym 49191 basesoc_timer0_reload_storage[15]
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49196 basesoc_timer0_en_storage
.sym 49207 array_muxed2[2]
.sym 49208 basesoc_timer0_load_storage[1]
.sym 49210 $abc$36366$n2865
.sym 49211 basesoc_timer0_load_storage[14]
.sym 49214 basesoc_dat_w[2]
.sym 49215 basesoc_timer0_load_storage[12]
.sym 49219 $abc$36366$n2852
.sym 49220 $abc$36366$n5019
.sym 49222 $abc$36366$n3294
.sym 49223 $abc$36366$n6799
.sym 49224 $abc$36366$n5028
.sym 49228 array_muxed1[17]
.sym 49229 basesoc_dat_w[6]
.sym 49230 basesoc_timer0_en_storage
.sym 49236 basesoc_timer0_value[14]
.sym 49237 basesoc_timer0_value[7]
.sym 49239 $abc$36366$n4961
.sym 49241 basesoc_timer0_value[10]
.sym 49245 $abc$36366$n4962_1
.sym 49246 $abc$36366$n3294
.sym 49247 basesoc_timer0_value[15]
.sym 49249 $abc$36366$n6468
.sym 49251 basesoc_timer0_load_storage[22]
.sym 49253 basesoc_timer0_value_status[18]
.sym 49254 $abc$36366$n3296
.sym 49255 basesoc_timer0_value_status[14]
.sym 49260 basesoc_timer0_value[18]
.sym 49262 basesoc_timer0_eventmanager_status_w
.sym 49263 $abc$36366$n2881
.sym 49265 basesoc_timer0_load_storage[10]
.sym 49267 basesoc_timer0_reload_storage[7]
.sym 49269 basesoc_timer0_value[15]
.sym 49275 basesoc_timer0_value[18]
.sym 49281 $abc$36366$n6468
.sym 49283 basesoc_timer0_reload_storage[7]
.sym 49284 basesoc_timer0_eventmanager_status_w
.sym 49288 basesoc_timer0_value[14]
.sym 49293 basesoc_timer0_load_storage[10]
.sym 49294 $abc$36366$n3294
.sym 49295 $abc$36366$n4962_1
.sym 49296 basesoc_timer0_value_status[18]
.sym 49301 basesoc_timer0_value[10]
.sym 49306 basesoc_timer0_value[7]
.sym 49311 $abc$36366$n4961
.sym 49312 $abc$36366$n3296
.sym 49313 basesoc_timer0_value_status[14]
.sym 49314 basesoc_timer0_load_storage[22]
.sym 49315 $abc$36366$n2881
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49319 basesoc_timer0_value_status[5]
.sym 49320 $abc$36366$n3296
.sym 49321 basesoc_timer0_value_status[11]
.sym 49322 $abc$36366$n2879
.sym 49323 $abc$36366$n3306
.sym 49324 $abc$36366$n2852
.sym 49325 basesoc_timer0_value_status[23]
.sym 49328 array_muxed0[2]
.sym 49332 $abc$36366$n2942
.sym 49335 basesoc_dat_w[5]
.sym 49341 $abc$36366$n4962_1
.sym 49342 $abc$36366$n3307
.sym 49344 $abc$36366$n2863
.sym 49346 adr[0]
.sym 49347 basesoc_timer0_load_storage[19]
.sym 49351 $abc$36366$n3970_1
.sym 49353 $abc$36366$n3303
.sym 49359 basesoc_timer0_value_status[15]
.sym 49360 $abc$36366$n4961
.sym 49361 $abc$36366$n3289
.sym 49363 $abc$36366$n5020
.sym 49364 sys_rst
.sym 49365 basesoc_timer0_value_status[7]
.sym 49366 $abc$36366$n5543
.sym 49367 $abc$36366$n5027
.sym 49370 $abc$36366$n2863
.sym 49371 $abc$36366$n5023
.sym 49372 basesoc_timer0_load_storage[6]
.sym 49373 basesoc_timer0_reload_storage[23]
.sym 49375 $abc$36366$n5025
.sym 49377 $abc$36366$n5542_1
.sym 49378 $abc$36366$n4959_1
.sym 49379 $abc$36366$n4962_1
.sym 49380 $abc$36366$n5019
.sym 49381 $abc$36366$n3292
.sym 49382 basesoc_timer0_value_status[23]
.sym 49383 basesoc_adr[4]
.sym 49384 basesoc_timer0_reload_storage[31]
.sym 49387 $abc$36366$n3309
.sym 49388 $abc$36366$n3306
.sym 49389 basesoc_dat_w[6]
.sym 49390 $abc$36366$n5026
.sym 49392 $abc$36366$n3306
.sym 49393 basesoc_timer0_reload_storage[23]
.sym 49394 $abc$36366$n5026
.sym 49398 $abc$36366$n5023
.sym 49399 basesoc_timer0_value_status[15]
.sym 49400 $abc$36366$n4961
.sym 49404 $abc$36366$n5542_1
.sym 49405 $abc$36366$n5543
.sym 49406 $abc$36366$n5020
.sym 49407 basesoc_adr[4]
.sym 49410 $abc$36366$n5027
.sym 49411 $abc$36366$n4962_1
.sym 49412 basesoc_timer0_value_status[23]
.sym 49413 $abc$36366$n5025
.sym 49417 sys_rst
.sym 49418 $abc$36366$n3289
.sym 49419 $abc$36366$n3309
.sym 49422 basesoc_dat_w[6]
.sym 49428 basesoc_timer0_load_storage[6]
.sym 49429 $abc$36366$n5019
.sym 49430 $abc$36366$n3292
.sym 49434 $abc$36366$n4959_1
.sym 49435 basesoc_timer0_value_status[7]
.sym 49436 $abc$36366$n3309
.sym 49437 basesoc_timer0_reload_storage[31]
.sym 49438 $abc$36366$n2863
.sym 49439 clk12_$glb_clk
.sym 49440 sys_rst_$glb_sr
.sym 49441 $abc$36366$n5539_1
.sym 49442 $abc$36366$n3294
.sym 49443 $abc$36366$n2875
.sym 49445 basesoc_timer0_reload_storage[6]
.sym 49446 basesoc_timer0_reload_storage[7]
.sym 49447 $abc$36366$n5538
.sym 49453 adr[1]
.sym 49454 basesoc_dat_w[1]
.sym 49455 sys_rst
.sym 49456 basesoc_dat_w[3]
.sym 49459 $abc$36366$n3083
.sym 49460 basesoc_ctrl_reset_reset_r
.sym 49461 basesoc_dat_w[1]
.sym 49462 $abc$36366$n5085_1
.sym 49463 interface2_bank_bus_dat_r[2]
.sym 49464 $abc$36366$n3296
.sym 49465 $abc$36366$n2881
.sym 49467 $abc$36366$n3292
.sym 49468 $abc$36366$n5249
.sym 49469 $abc$36366$n2879
.sym 49470 basesoc_ctrl_reset_reset_r
.sym 49472 array_muxed1[20]
.sym 49473 $abc$36366$n2852
.sym 49476 array_muxed0[10]
.sym 49482 basesoc_timer0_eventmanager_status_w
.sym 49483 basesoc_timer0_value_status[5]
.sym 49485 $abc$36366$n5024
.sym 49486 $abc$36366$n5013
.sym 49487 $abc$36366$n5191_1
.sym 49488 $abc$36366$n5004_1
.sym 49489 sys_rst
.sym 49490 $abc$36366$n5007
.sym 49491 $abc$36366$n5022_1
.sym 49492 $abc$36366$n5544
.sym 49493 basesoc_timer0_reload_storage[21]
.sym 49494 $abc$36366$n5028
.sym 49495 $abc$36366$n3306
.sym 49496 $abc$36366$n5018
.sym 49498 $abc$36366$n3300
.sym 49500 basesoc_timer0_en_storage
.sym 49501 $abc$36366$n6504
.sym 49503 $abc$36366$n4959_1
.sym 49504 $abc$36366$n3290
.sym 49506 $abc$36366$n3300
.sym 49507 basesoc_timer0_load_storage[19]
.sym 49508 $abc$36366$n5010_1
.sym 49509 basesoc_timer0_reload_storage[19]
.sym 49510 $abc$36366$n4954_1
.sym 49511 basesoc_timer0_reload_storage[7]
.sym 49512 $abc$36366$n3289
.sym 49513 basesoc_timer0_value_status[31]
.sym 49515 basesoc_timer0_value_status[31]
.sym 49516 $abc$36366$n4954_1
.sym 49517 basesoc_timer0_reload_storage[7]
.sym 49518 $abc$36366$n3300
.sym 49521 $abc$36366$n5544
.sym 49522 $abc$36366$n3290
.sym 49523 $abc$36366$n5018
.sym 49524 $abc$36366$n5013
.sym 49527 $abc$36366$n3306
.sym 49528 basesoc_timer0_value_status[5]
.sym 49529 basesoc_timer0_reload_storage[21]
.sym 49530 $abc$36366$n4959_1
.sym 49534 basesoc_timer0_load_storage[19]
.sym 49535 $abc$36366$n5191_1
.sym 49536 basesoc_timer0_en_storage
.sym 49539 $abc$36366$n5022_1
.sym 49540 $abc$36366$n5024
.sym 49541 $abc$36366$n3290
.sym 49542 $abc$36366$n5028
.sym 49545 $abc$36366$n6504
.sym 49546 basesoc_timer0_eventmanager_status_w
.sym 49548 basesoc_timer0_reload_storage[19]
.sym 49552 sys_rst
.sym 49553 $abc$36366$n3300
.sym 49554 $abc$36366$n3289
.sym 49557 $abc$36366$n5010_1
.sym 49558 $abc$36366$n3290
.sym 49559 $abc$36366$n5007
.sym 49560 $abc$36366$n5004_1
.sym 49562 clk12_$glb_clk
.sym 49563 sys_rst_$glb_sr
.sym 49564 $abc$36366$n3211
.sym 49565 $abc$36366$n3313
.sym 49567 basesoc_timer0_reload_storage[19]
.sym 49568 $abc$36366$n3209
.sym 49569 $abc$36366$n3303
.sym 49570 $abc$36366$n2881
.sym 49571 $abc$36366$n3292
.sym 49574 basesoc_picorv328[21]
.sym 49576 $abc$36366$n5007
.sym 49580 $abc$36366$n3218
.sym 49585 $abc$36366$n3380
.sym 49586 $abc$36366$n4961
.sym 49588 array_muxed0[9]
.sym 49589 $abc$36366$n3209
.sym 49591 array_muxed0[11]
.sym 49593 interface3_bank_bus_dat_r[7]
.sym 49594 basesoc_timer0_reload_storage[7]
.sym 49596 $abc$36366$n3311
.sym 49598 basesoc_dat_w[3]
.sym 49599 basesoc_bus_wishbone_dat_r[7]
.sym 49605 $abc$36366$n3212
.sym 49607 $abc$36366$n2875
.sym 49611 basesoc_dat_w[5]
.sym 49618 basesoc_dat_w[2]
.sym 49619 interface1_bank_bus_dat_r[5]
.sym 49620 interface3_bank_bus_dat_r[5]
.sym 49621 basesoc_adr[4]
.sym 49622 interface5_bank_bus_dat_r[5]
.sym 49625 $abc$36366$n3209
.sym 49626 adr[2]
.sym 49627 interface4_bank_bus_dat_r[5]
.sym 49628 basesoc_adr[3]
.sym 49629 $abc$36366$n2850_1
.sym 49630 basesoc_ctrl_reset_reset_r
.sym 49631 basesoc_timer0_reload_storage[30]
.sym 49632 basesoc_timer0_load_storage[30]
.sym 49633 $abc$36366$n3209
.sym 49636 basesoc_dat_w[4]
.sym 49638 basesoc_dat_w[2]
.sym 49644 basesoc_timer0_reload_storage[30]
.sym 49645 $abc$36366$n3209
.sym 49646 $abc$36366$n2850_1
.sym 49647 basesoc_timer0_load_storage[30]
.sym 49650 basesoc_adr[4]
.sym 49651 basesoc_adr[3]
.sym 49652 $abc$36366$n3212
.sym 49653 adr[2]
.sym 49659 basesoc_dat_w[5]
.sym 49664 basesoc_ctrl_reset_reset_r
.sym 49671 basesoc_dat_w[4]
.sym 49676 basesoc_adr[4]
.sym 49677 $abc$36366$n3209
.sym 49680 interface1_bank_bus_dat_r[5]
.sym 49681 interface4_bank_bus_dat_r[5]
.sym 49682 interface5_bank_bus_dat_r[5]
.sym 49683 interface3_bank_bus_dat_r[5]
.sym 49684 $abc$36366$n2875
.sym 49685 clk12_$glb_clk
.sym 49686 sys_rst_$glb_sr
.sym 49688 $abc$36366$n2887
.sym 49689 $abc$36366$n3301
.sym 49691 basesoc_timer0_eventmanager_storage
.sym 49693 $abc$36366$n3290
.sym 49697 basesoc_picorv328[27]
.sym 49698 basesoc_picorv328[15]
.sym 49699 $abc$36366$n3311
.sym 49700 $abc$36366$n2881
.sym 49701 basesoc_timer0_reload_storage[20]
.sym 49703 interface1_bank_bus_dat_r[7]
.sym 49705 $abc$36366$n3212
.sym 49706 $abc$36366$n3211
.sym 49708 basesoc_adr[3]
.sym 49709 $abc$36366$n3212
.sym 49710 adr[2]
.sym 49711 $abc$36366$n2852
.sym 49712 adr[2]
.sym 49713 interface4_bank_bus_dat_r[7]
.sym 49714 basesoc_adr[3]
.sym 49715 $abc$36366$n6799
.sym 49716 interface4_bank_bus_dat_r[6]
.sym 49718 basesoc_timer0_en_storage
.sym 49719 $abc$36366$n4955
.sym 49721 interface5_bank_bus_dat_r[6]
.sym 49722 basesoc_adr[3]
.sym 49728 interface2_bank_bus_dat_r[0]
.sym 49730 basesoc_adr[3]
.sym 49731 interface4_bank_bus_dat_r[7]
.sym 49733 $abc$36366$n3215
.sym 49734 basesoc_timer0_en_storage
.sym 49736 $abc$36366$n2850_1
.sym 49738 $abc$36366$n5551_1
.sym 49739 basesoc_adr[4]
.sym 49740 $abc$36366$n3311
.sym 49742 adr[2]
.sym 49744 interface5_bank_bus_dat_r[0]
.sym 49745 $abc$36366$n4955
.sym 49746 $abc$36366$n5534
.sym 49748 $abc$36366$n5535
.sym 49749 interface3_bank_bus_dat_r[0]
.sym 49750 $abc$36366$n3290
.sym 49751 interface4_bank_bus_dat_r[0]
.sym 49752 interface5_bank_bus_dat_r[7]
.sym 49753 interface3_bank_bus_dat_r[7]
.sym 49754 $abc$36366$n3301
.sym 49756 basesoc_timer0_eventmanager_storage
.sym 49757 basesoc_timer0_reload_storage[0]
.sym 49759 interface1_bank_bus_dat_r[7]
.sym 49761 basesoc_adr[4]
.sym 49764 $abc$36366$n3301
.sym 49767 interface3_bank_bus_dat_r[0]
.sym 49768 interface2_bank_bus_dat_r[0]
.sym 49769 interface4_bank_bus_dat_r[0]
.sym 49770 interface5_bank_bus_dat_r[0]
.sym 49773 basesoc_timer0_en_storage
.sym 49774 $abc$36366$n3311
.sym 49775 basesoc_timer0_reload_storage[0]
.sym 49776 $abc$36366$n3301
.sym 49779 interface4_bank_bus_dat_r[7]
.sym 49780 interface3_bank_bus_dat_r[7]
.sym 49781 interface5_bank_bus_dat_r[7]
.sym 49782 interface1_bank_bus_dat_r[7]
.sym 49785 basesoc_adr[4]
.sym 49786 $abc$36366$n2850_1
.sym 49787 $abc$36366$n5534
.sym 49788 basesoc_timer0_eventmanager_storage
.sym 49791 $abc$36366$n4955
.sym 49792 $abc$36366$n5535
.sym 49793 $abc$36366$n5551_1
.sym 49794 $abc$36366$n3290
.sym 49797 basesoc_adr[3]
.sym 49798 adr[2]
.sym 49799 basesoc_adr[4]
.sym 49800 $abc$36366$n3215
.sym 49804 basesoc_adr[4]
.sym 49805 $abc$36366$n2850_1
.sym 49808 clk12_$glb_clk
.sym 49809 sys_rst_$glb_sr
.sym 49810 $abc$36366$n3237
.sym 49811 basesoc_adr[9]
.sym 49812 basesoc_adr[13]
.sym 49813 basesoc_adr[10]
.sym 49814 $abc$36366$n2849
.sym 49815 spiflash_i
.sym 49816 basesoc_adr[12]
.sym 49817 $abc$36366$n3291
.sym 49820 basesoc_picorv323[3]
.sym 49821 picorv32.alu_out_q[30]
.sym 49822 $abc$36366$n3300
.sym 49823 $abc$36366$n3290
.sym 49824 basesoc_dat_w[5]
.sym 49826 $abc$36366$n5234
.sym 49828 $abc$36366$n2942
.sym 49830 $abc$36366$n3289
.sym 49831 $abc$36366$n2887
.sym 49832 $abc$36366$n5
.sym 49833 $abc$36366$n3301
.sym 49836 slave_sel_r[1]
.sym 49838 basesoc_picorv328[14]
.sym 49839 $abc$36366$n3970_1
.sym 49842 $abc$36366$n2850_1
.sym 49844 $abc$36366$n3212
.sym 49851 interface3_bank_bus_dat_r[6]
.sym 49854 interface1_bank_bus_dat_r[6]
.sym 49856 $abc$36366$n2851_1
.sym 49865 basesoc_timer0_eventmanager_status_w
.sym 49873 array_muxed0[2]
.sym 49874 slave_sel[1]
.sym 49876 interface4_bank_bus_dat_r[6]
.sym 49880 spiflash_i
.sym 49881 interface5_bank_bus_dat_r[6]
.sym 49882 basesoc_adr[3]
.sym 49884 basesoc_adr[3]
.sym 49885 $abc$36366$n2851_1
.sym 49890 basesoc_timer0_eventmanager_status_w
.sym 49896 spiflash_i
.sym 49897 slave_sel[1]
.sym 49902 interface5_bank_bus_dat_r[6]
.sym 49903 interface3_bank_bus_dat_r[6]
.sym 49904 interface1_bank_bus_dat_r[6]
.sym 49905 interface4_bank_bus_dat_r[6]
.sym 49909 $abc$36366$n2851_1
.sym 49910 basesoc_adr[3]
.sym 49914 slave_sel[1]
.sym 49922 array_muxed0[2]
.sym 49931 clk12_$glb_clk
.sym 49932 sys_rst_$glb_sr
.sym 49933 spiflash_miso1
.sym 49934 $abc$36366$n3253
.sym 49935 $abc$36366$n2955
.sym 49943 picorv32.alu_out_q[21]
.sym 49945 $abc$36366$n7
.sym 49946 array_muxed0[14]
.sym 49947 slave_sel_r[1]
.sym 49949 $abc$36366$n3333
.sym 49952 basesoc_dat_w[7]
.sym 49953 $abc$36366$n5251
.sym 49954 eventmanager_status_w[2]
.sym 49955 basesoc_dat_w[3]
.sym 49956 $abc$36366$n3215
.sym 49958 $abc$36366$n3376
.sym 49959 array_muxed1[20]
.sym 49960 array_muxed0[10]
.sym 49961 basesoc_picorv328[30]
.sym 49964 slave_sel_r[1]
.sym 49965 sys_rst
.sym 49967 basesoc_picorv323[5]
.sym 49974 basesoc_picorv323[5]
.sym 49978 basesoc_picorv323[7]
.sym 49980 adr[2]
.sym 49982 basesoc_picorv323[3]
.sym 49983 $abc$36366$n2852
.sym 49985 $abc$36366$n2988
.sym 49988 $abc$36366$n4268_1
.sym 49990 picorv32.mem_wordsize[0]
.sym 49991 basesoc_picorv328[21]
.sym 49992 basesoc_picorv328[19]
.sym 49995 picorv32.mem_wordsize[2]
.sym 49996 basesoc_picorv323[0]
.sym 49998 basesoc_picorv328[24]
.sym 50002 basesoc_picorv328[23]
.sym 50004 basesoc_picorv328[8]
.sym 50013 basesoc_picorv328[24]
.sym 50014 picorv32.mem_wordsize[0]
.sym 50015 $abc$36366$n4268_1
.sym 50019 picorv32.mem_wordsize[0]
.sym 50020 picorv32.mem_wordsize[2]
.sym 50021 basesoc_picorv323[5]
.sym 50022 basesoc_picorv328[21]
.sym 50025 picorv32.mem_wordsize[2]
.sym 50026 basesoc_picorv328[19]
.sym 50027 basesoc_picorv323[3]
.sym 50028 picorv32.mem_wordsize[0]
.sym 50038 $abc$36366$n2852
.sym 50040 adr[2]
.sym 50043 picorv32.mem_wordsize[0]
.sym 50044 basesoc_picorv328[8]
.sym 50045 basesoc_picorv323[0]
.sym 50046 picorv32.mem_wordsize[2]
.sym 50049 basesoc_picorv328[23]
.sym 50050 picorv32.mem_wordsize[0]
.sym 50051 picorv32.mem_wordsize[2]
.sym 50052 basesoc_picorv323[7]
.sym 50053 $abc$36366$n2988
.sym 50054 clk12_$glb_clk
.sym 50060 array_muxed1[29]
.sym 50064 basesoc_picorv328[11]
.sym 50066 basesoc_picorv323[4]
.sym 50067 basesoc_picorv328[11]
.sym 50069 spiflash_bus_dat_r[10]
.sym 50070 $abc$36366$n3251
.sym 50071 $abc$36366$n2988
.sym 50074 basesoc_picorv323[7]
.sym 50078 basesoc_uart_tx_fifo_wrport_we
.sym 50079 $PACKER_VCC_NET
.sym 50080 array_muxed0[9]
.sym 50081 $abc$36366$n4015_1
.sym 50083 $abc$36366$n2988
.sym 50084 $abc$36366$n4419_1
.sym 50086 basesoc_picorv328[26]
.sym 50087 $abc$36366$n2988
.sym 50089 slave_sel[2]
.sym 50090 array_muxed0[11]
.sym 50091 basesoc_picorv327[22]
.sym 50097 $abc$36366$n4282_1
.sym 50100 basesoc_picorv323[0]
.sym 50104 basesoc_picorv328[26]
.sym 50106 $abc$36366$n4272_1
.sym 50107 $abc$36366$n4280_1
.sym 50108 $abc$36366$n2988
.sym 50109 basesoc_picorv323[2]
.sym 50110 basesoc_picorv328[14]
.sym 50111 picorv32.mem_wordsize[2]
.sym 50113 basesoc_picorv328[15]
.sym 50115 basesoc_picorv328[10]
.sym 50119 $abc$36366$n4274_1
.sym 50120 basesoc_picorv323[6]
.sym 50121 basesoc_picorv328[30]
.sym 50123 basesoc_picorv328[31]
.sym 50124 basesoc_picorv328[16]
.sym 50126 picorv32.mem_wordsize[0]
.sym 50127 basesoc_picorv323[7]
.sym 50128 basesoc_picorv328[11]
.sym 50130 picorv32.mem_wordsize[0]
.sym 50131 picorv32.mem_wordsize[2]
.sym 50132 basesoc_picorv328[15]
.sym 50133 basesoc_picorv323[7]
.sym 50136 basesoc_picorv323[2]
.sym 50137 basesoc_picorv328[10]
.sym 50138 picorv32.mem_wordsize[2]
.sym 50139 picorv32.mem_wordsize[0]
.sym 50142 picorv32.mem_wordsize[0]
.sym 50143 picorv32.mem_wordsize[2]
.sym 50144 basesoc_picorv328[14]
.sym 50145 basesoc_picorv323[6]
.sym 50149 $abc$36366$n4282_1
.sym 50150 basesoc_picorv328[31]
.sym 50151 picorv32.mem_wordsize[0]
.sym 50154 basesoc_picorv328[16]
.sym 50155 basesoc_picorv323[0]
.sym 50156 picorv32.mem_wordsize[0]
.sym 50157 picorv32.mem_wordsize[2]
.sym 50160 basesoc_picorv328[30]
.sym 50162 $abc$36366$n4280_1
.sym 50163 picorv32.mem_wordsize[0]
.sym 50166 basesoc_picorv328[11]
.sym 50167 picorv32.mem_wordsize[2]
.sym 50168 $abc$36366$n4274_1
.sym 50173 $abc$36366$n4272_1
.sym 50174 basesoc_picorv328[26]
.sym 50175 picorv32.mem_wordsize[0]
.sym 50176 $abc$36366$n2988
.sym 50177 clk12_$glb_clk
.sym 50179 $abc$36366$n4278_1
.sym 50180 array_muxed0[10]
.sym 50182 array_muxed0[11]
.sym 50185 array_muxed0[9]
.sym 50186 $abc$36366$n2924
.sym 50190 basesoc_picorv328[10]
.sym 50194 $abc$36366$n2988
.sym 50196 array_muxed0[8]
.sym 50197 basesoc_picorv323[2]
.sym 50202 $abc$36366$n5416
.sym 50203 basesoc_picorv327[19]
.sym 50204 $abc$36366$n4011_1
.sym 50205 $abc$36366$n4274_1
.sym 50206 array_muxed0[21]
.sym 50207 $abc$36366$n6799
.sym 50208 $abc$36366$n3870
.sym 50209 basesoc_picorv328[23]
.sym 50211 basesoc_picorv328[29]
.sym 50212 basesoc_picorv327[5]
.sym 50213 basesoc_picorv328[27]
.sym 50214 eventmanager_status_w[2]
.sym 50220 basesoc_picorv327[11]
.sym 50222 basesoc_picorv323[0]
.sym 50225 basesoc_picorv327[12]
.sym 50228 picorv32.mem_wordsize[0]
.sym 50229 basesoc_picorv328[20]
.sym 50235 picorv32.mem_wordsize[2]
.sym 50237 basesoc_picorv327[10]
.sym 50239 basesoc_picorv323[4]
.sym 50240 array_muxed0[27]
.sym 50241 basesoc_picorv327[13]
.sym 50242 basesoc_picorv328[22]
.sym 50243 basesoc_picorv323[6]
.sym 50245 basesoc_picorv328[18]
.sym 50247 $abc$36366$n2988
.sym 50248 array_muxed0[26]
.sym 50249 array_muxed0[28]
.sym 50250 basesoc_picorv323[2]
.sym 50254 basesoc_picorv327[13]
.sym 50255 basesoc_picorv323[0]
.sym 50256 basesoc_picorv327[12]
.sym 50259 basesoc_picorv323[4]
.sym 50260 basesoc_picorv328[20]
.sym 50261 picorv32.mem_wordsize[0]
.sym 50262 picorv32.mem_wordsize[2]
.sym 50265 array_muxed0[28]
.sym 50267 array_muxed0[27]
.sym 50268 array_muxed0[26]
.sym 50271 basesoc_picorv327[10]
.sym 50272 basesoc_picorv327[11]
.sym 50274 basesoc_picorv323[0]
.sym 50277 basesoc_picorv328[18]
.sym 50278 basesoc_picorv323[2]
.sym 50279 picorv32.mem_wordsize[2]
.sym 50280 picorv32.mem_wordsize[0]
.sym 50284 array_muxed0[27]
.sym 50285 array_muxed0[26]
.sym 50286 array_muxed0[28]
.sym 50289 array_muxed0[28]
.sym 50290 array_muxed0[26]
.sym 50291 array_muxed0[27]
.sym 50295 picorv32.mem_wordsize[0]
.sym 50296 basesoc_picorv328[22]
.sym 50297 basesoc_picorv323[6]
.sym 50298 picorv32.mem_wordsize[2]
.sym 50299 $abc$36366$n2988
.sym 50300 clk12_$glb_clk
.sym 50302 $abc$36366$n4477
.sym 50303 $abc$36366$n4521_1
.sym 50304 $abc$36366$n6728
.sym 50305 $abc$36366$n4609_1
.sym 50306 array_muxed0[15]
.sym 50307 $abc$36366$n4543
.sym 50308 array_muxed0[19]
.sym 50309 array_muxed0[17]
.sym 50314 array_muxed0[5]
.sym 50315 basesoc_picorv328[20]
.sym 50317 array_muxed0[11]
.sym 50319 $abc$36366$n2924
.sym 50320 slave_sel[2]
.sym 50321 array_muxed0[12]
.sym 50322 $abc$36366$n3002
.sym 50323 array_muxed0[10]
.sym 50324 array_muxed0[7]
.sym 50325 basesoc_picorv328[19]
.sym 50328 basesoc_picorv328[22]
.sym 50329 basesoc_picorv323[6]
.sym 50330 basesoc_picorv328[14]
.sym 50332 basesoc_picorv323[4]
.sym 50333 $abc$36366$n3681_1
.sym 50334 basesoc_picorv327[4]
.sym 50335 por_rst
.sym 50336 basesoc_picorv323[3]
.sym 50337 basesoc_picorv323[4]
.sym 50343 $abc$36366$n4478_1
.sym 50344 basesoc_picorv323[4]
.sym 50345 basesoc_picorv327[4]
.sym 50346 $abc$36366$n4470
.sym 50347 $abc$36366$n4462_1
.sym 50348 $abc$36366$n4467
.sym 50349 $abc$36366$n4511
.sym 50351 $abc$36366$n4420_1
.sym 50352 basesoc_picorv327[2]
.sym 50353 $abc$36366$n4604
.sym 50354 $abc$36366$n4471_1
.sym 50355 $abc$36366$n4479
.sym 50356 $abc$36366$n4419_1
.sym 50357 $abc$36366$n4463_1
.sym 50358 basesoc_picorv323[4]
.sym 50361 basesoc_picorv327[17]
.sym 50362 basesoc_picorv323[2]
.sym 50363 $abc$36366$n4417_1
.sym 50364 $abc$36366$n4421
.sym 50365 basesoc_picorv323[3]
.sym 50367 $abc$36366$n4477
.sym 50370 basesoc_picorv327[16]
.sym 50371 $abc$36366$n4474_1
.sym 50373 basesoc_picorv323[0]
.sym 50376 basesoc_picorv327[2]
.sym 50377 $abc$36366$n4421
.sym 50378 $abc$36366$n4419_1
.sym 50379 basesoc_picorv323[2]
.sym 50383 $abc$36366$n4471_1
.sym 50384 $abc$36366$n4467
.sym 50385 basesoc_picorv323[3]
.sym 50388 $abc$36366$n4462_1
.sym 50389 $abc$36366$n4479
.sym 50390 $abc$36366$n4478_1
.sym 50391 $abc$36366$n4477
.sym 50395 $abc$36366$n4471_1
.sym 50396 $abc$36366$n4474_1
.sym 50397 basesoc_picorv323[3]
.sym 50400 basesoc_picorv323[4]
.sym 50401 $abc$36366$n4463_1
.sym 50402 $abc$36366$n4417_1
.sym 50403 $abc$36366$n4470
.sym 50406 $abc$36366$n4470
.sym 50408 $abc$36366$n4604
.sym 50409 basesoc_picorv323[4]
.sym 50412 basesoc_picorv327[17]
.sym 50413 basesoc_picorv323[0]
.sym 50414 basesoc_picorv327[16]
.sym 50418 basesoc_picorv323[4]
.sym 50419 $abc$36366$n4511
.sym 50420 $abc$36366$n4420_1
.sym 50421 basesoc_picorv327[4]
.sym 50423 clk12_$glb_clk
.sym 50425 $abc$36366$n4656
.sym 50426 picorv32.alu_out_q[5]
.sym 50427 picorv32.alu_out_q[7]
.sym 50428 $abc$36366$n4654_1
.sym 50429 $abc$36366$n4542
.sym 50430 picorv32.alu_out_q[26]
.sym 50431 $abc$36366$n4520_1
.sym 50432 $abc$36366$n6740
.sym 50433 $abc$36366$n6726
.sym 50438 basesoc_picorv327[1]
.sym 50439 $abc$36366$n4604
.sym 50440 basesoc_picorv327[21]
.sym 50441 basesoc_picorv328[21]
.sym 50442 array_muxed0[17]
.sym 50443 $abc$36366$n3165
.sym 50444 $abc$36366$n4604
.sym 50445 $abc$36366$n3002
.sym 50446 basesoc_picorv327[12]
.sym 50447 $abc$36366$n4420_1
.sym 50448 $abc$36366$n3688_1
.sym 50449 $abc$36366$n4578
.sym 50450 $abc$36366$n4421
.sym 50451 basesoc_picorv323[5]
.sym 50452 basesoc_picorv328[30]
.sym 50453 basesoc_picorv328[11]
.sym 50454 basesoc_picorv328[14]
.sym 50455 basesoc_picorv328[15]
.sym 50456 basesoc_picorv328[17]
.sym 50457 basesoc_picorv323[7]
.sym 50458 $abc$36366$n2891
.sym 50459 basesoc_picorv328[18]
.sym 50460 picorv32.instr_sub
.sym 50466 basesoc_picorv323[3]
.sym 50467 $abc$36366$n4561
.sym 50469 $abc$36366$n4604
.sym 50474 $abc$36366$n4421
.sym 50475 $abc$36366$n4417_1
.sym 50478 $abc$36366$n4474_1
.sym 50479 $abc$36366$n6799
.sym 50480 $abc$36366$n4562
.sym 50481 $PACKER_GND_NET
.sym 50482 picorv32.mem_wordsize[2]
.sym 50483 basesoc_picorv323[4]
.sym 50484 basesoc_picorv328[27]
.sym 50487 $abc$36366$n4402
.sym 50488 $abc$36366$n4419_1
.sym 50490 picorv32.mem_wordsize[0]
.sym 50491 basesoc_picorv323[4]
.sym 50492 $abc$36366$n4456_1
.sym 50493 rst1
.sym 50494 basesoc_picorv327[4]
.sym 50495 $abc$36366$n4387_1
.sym 50496 basesoc_picorv323[3]
.sym 50497 basesoc_picorv323[4]
.sym 50499 $abc$36366$n4419_1
.sym 50500 basesoc_picorv327[4]
.sym 50501 basesoc_picorv323[4]
.sym 50502 $abc$36366$n4421
.sym 50505 basesoc_picorv323[3]
.sym 50506 picorv32.mem_wordsize[2]
.sym 50507 picorv32.mem_wordsize[0]
.sym 50508 basesoc_picorv328[27]
.sym 50513 rst1
.sym 50520 $PACKER_GND_NET
.sym 50523 basesoc_picorv323[4]
.sym 50524 $abc$36366$n4562
.sym 50526 $abc$36366$n4604
.sym 50529 $abc$36366$n4561
.sym 50531 $abc$36366$n4562
.sym 50532 basesoc_picorv323[4]
.sym 50535 basesoc_picorv323[3]
.sym 50536 $abc$36366$n4456_1
.sym 50538 $abc$36366$n4474_1
.sym 50541 $abc$36366$n4402
.sym 50542 $abc$36366$n4387_1
.sym 50543 basesoc_picorv323[4]
.sym 50544 $abc$36366$n4417_1
.sym 50546 clk12_$glb_clk
.sym 50547 $abc$36366$n6799
.sym 50548 $abc$36366$n4594_1
.sym 50549 picorv32.alu_out_q[3]
.sym 50550 $abc$36366$n4731
.sym 50551 picorv32.alu_out_q[12]
.sym 50552 $abc$36366$n4603_1
.sym 50553 picorv32.alu_out_q[14]
.sym 50554 $abc$36366$n4498_1
.sym 50555 picorv32.alu_out_q[16]
.sym 50556 $abc$36366$n4655
.sym 50558 $abc$36366$n7114
.sym 50561 basesoc_picorv323[7]
.sym 50562 $abc$36366$n4560
.sym 50563 basesoc_picorv327[2]
.sym 50564 basesoc_picorv327[15]
.sym 50565 $abc$36366$n4604
.sym 50566 basesoc_picorv327[10]
.sym 50568 basesoc_picorv323[1]
.sym 50569 basesoc_picorv323[6]
.sym 50570 basesoc_picorv328[16]
.sym 50572 basesoc_picorv327[0]
.sym 50573 $abc$36366$n2973_1
.sym 50574 $abc$36366$n4419_1
.sym 50575 $abc$36366$n5461
.sym 50576 basesoc_picorv328[23]
.sym 50577 $abc$36366$n4023_1
.sym 50578 basesoc_picorv328[26]
.sym 50580 $abc$36366$n4015_1
.sym 50582 $abc$36366$n3688_1
.sym 50583 $abc$36366$n3688_1
.sym 50589 $abc$36366$n4420_1
.sym 50591 $abc$36366$n4604
.sym 50592 $abc$36366$n4419_1
.sym 50593 $abc$36366$n4591_1
.sym 50594 $abc$36366$n4590_1
.sym 50595 $abc$36366$n4550
.sym 50596 $abc$36366$n4456_1
.sym 50597 $abc$36366$n4532
.sym 50598 $abc$36366$n4533_1
.sym 50599 $abc$36366$n4551
.sym 50601 $abc$36366$n4531_1
.sym 50602 basesoc_picorv327[6]
.sym 50603 $abc$36366$n4530
.sym 50604 $abc$36366$n4524_1
.sym 50605 $abc$36366$n4548
.sym 50607 basesoc_picorv323[6]
.sym 50609 basesoc_picorv323[3]
.sym 50610 $abc$36366$n4421
.sym 50611 $abc$36366$n4546
.sym 50614 basesoc_picorv327[8]
.sym 50615 $abc$36366$n4549
.sym 50616 basesoc_picorv328[8]
.sym 50617 basesoc_picorv323[4]
.sym 50618 $abc$36366$n4417_1
.sym 50619 basesoc_picorv328[8]
.sym 50622 basesoc_picorv327[6]
.sym 50623 $abc$36366$n4421
.sym 50624 basesoc_picorv323[6]
.sym 50625 $abc$36366$n4419_1
.sym 50628 $abc$36366$n4532
.sym 50629 $abc$36366$n4524_1
.sym 50630 $abc$36366$n4531_1
.sym 50631 $abc$36366$n4533_1
.sym 50634 $abc$36366$n4420_1
.sym 50636 basesoc_picorv327[8]
.sym 50637 basesoc_picorv328[8]
.sym 50640 basesoc_picorv323[4]
.sym 50641 $abc$36366$n4591_1
.sym 50642 $abc$36366$n4590_1
.sym 50643 $abc$36366$n4417_1
.sym 50647 $abc$36366$n4530
.sym 50648 basesoc_picorv323[3]
.sym 50649 $abc$36366$n4456_1
.sym 50652 $abc$36366$n4551
.sym 50653 $abc$36366$n4546
.sym 50654 $abc$36366$n4549
.sym 50655 $abc$36366$n4550
.sym 50658 basesoc_picorv327[8]
.sym 50659 $abc$36366$n4421
.sym 50660 basesoc_picorv328[8]
.sym 50661 $abc$36366$n4419_1
.sym 50664 basesoc_picorv323[4]
.sym 50665 $abc$36366$n4604
.sym 50667 $abc$36366$n4548
.sym 50669 clk12_$glb_clk
.sym 50671 $abc$36366$n4706
.sym 50672 $abc$36366$n4646
.sym 50673 $abc$36366$n4705_1
.sym 50674 $abc$36366$n4617
.sym 50675 $abc$36366$n4622
.sym 50676 $abc$36366$n4708_1
.sym 50677 $abc$36366$n4631
.sym 50678 array_muxed0[21]
.sym 50680 $abc$36366$n5501_1
.sym 50683 basesoc_picorv328[15]
.sym 50684 basesoc_picorv323[2]
.sym 50685 $abc$36366$n4604
.sym 50686 $abc$36366$n2821
.sym 50687 basesoc_picorv327[15]
.sym 50688 picorv32.alu_out_q[16]
.sym 50689 $abc$36366$n4417_1
.sym 50690 $abc$36366$n4607_1
.sym 50692 basesoc_picorv323[3]
.sym 50693 $abc$36366$n4592_1
.sym 50694 $abc$36366$n2921
.sym 50695 basesoc_picorv328[29]
.sym 50696 basesoc_picorv323[0]
.sym 50697 basesoc_picorv328[27]
.sym 50698 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50699 basesoc_picorv327[19]
.sym 50700 basesoc_picorv327[8]
.sym 50701 basesoc_picorv328[23]
.sym 50702 array_muxed0[21]
.sym 50703 $abc$36366$n4011_1
.sym 50704 picorv32.decoded_imm[16]
.sym 50705 $abc$36366$n3870
.sym 50706 basesoc_picorv327[29]
.sym 50713 $abc$36366$n4616_1
.sym 50714 $abc$36366$n4644
.sym 50715 $abc$36366$n4672_1
.sym 50716 $abc$36366$n4629
.sym 50718 $abc$36366$n4421
.sym 50719 $abc$36366$n4614_1
.sym 50720 $abc$36366$n4419_1
.sym 50721 $abc$36366$n4671
.sym 50723 $abc$36366$n4420_1
.sym 50724 $abc$36366$n4591_1
.sym 50725 basesoc_picorv327[30]
.sym 50726 $abc$36366$n4604
.sym 50727 $abc$36366$n4643
.sym 50729 $abc$36366$n4646
.sym 50730 $abc$36366$n4674
.sym 50731 basesoc_picorv323[4]
.sym 50733 $abc$36366$n4420_1
.sym 50734 basesoc_picorv327[18]
.sym 50735 basesoc_picorv328[30]
.sym 50736 $abc$36366$n4673
.sym 50737 basesoc_picorv323[4]
.sym 50738 basesoc_picorv328[18]
.sym 50739 $abc$36366$n4617
.sym 50741 $abc$36366$n4517_1
.sym 50742 $abc$36366$n4615_1
.sym 50745 $abc$36366$n4421
.sym 50746 basesoc_picorv328[30]
.sym 50747 basesoc_picorv327[30]
.sym 50748 $abc$36366$n4419_1
.sym 50751 $abc$36366$n4672_1
.sym 50752 $abc$36366$n4674
.sym 50753 $abc$36366$n4673
.sym 50757 $abc$36366$n4644
.sym 50759 $abc$36366$n4643
.sym 50760 $abc$36366$n4646
.sym 50763 $abc$36366$n4420_1
.sym 50765 basesoc_picorv328[30]
.sym 50766 basesoc_picorv327[30]
.sym 50769 $abc$36366$n4671
.sym 50770 $abc$36366$n4591_1
.sym 50771 basesoc_picorv323[4]
.sym 50772 $abc$36366$n4604
.sym 50775 basesoc_picorv323[4]
.sym 50776 $abc$36366$n4629
.sym 50777 $abc$36366$n4604
.sym 50778 $abc$36366$n4517_1
.sym 50781 basesoc_picorv327[18]
.sym 50782 $abc$36366$n4616_1
.sym 50783 $abc$36366$n4420_1
.sym 50784 basesoc_picorv328[18]
.sym 50787 $abc$36366$n4615_1
.sym 50789 $abc$36366$n4614_1
.sym 50790 $abc$36366$n4617
.sym 50792 clk12_$glb_clk
.sym 50794 $abc$36366$n4691
.sym 50795 picorv32.alu_out_q[17]
.sym 50796 $abc$36366$n4782
.sym 50797 picorv32.alu_out_q[19]
.sym 50798 $abc$36366$n4611_1
.sym 50799 $abc$36366$n4621
.sym 50800 $abc$36366$n4610
.sym 50801 $abc$36366$n4620_1
.sym 50802 array_muxed0[7]
.sym 50803 array_muxed0[2]
.sym 50804 $abc$36366$n3920_1
.sym 50805 $abc$36366$n7123
.sym 50806 basesoc_picorv328[20]
.sym 50807 $abc$36366$n4631
.sym 50808 $abc$36366$n4456_1
.sym 50809 $abc$36366$n2859
.sym 50810 $abc$36366$n3681_1
.sym 50811 $abc$36366$n4420_1
.sym 50812 $abc$36366$n2917
.sym 50813 basesoc_picorv328[20]
.sym 50814 basesoc_picorv328[19]
.sym 50815 $abc$36366$n3002
.sym 50817 $abc$36366$n4616_1
.sym 50818 $abc$36366$n4705_1
.sym 50819 basesoc_picorv328[22]
.sym 50820 basesoc_picorv323[3]
.sym 50821 picorv32.alu_out_q[3]
.sym 50822 basesoc_picorv328[14]
.sym 50823 picorv32.is_lui_auipc_jal
.sym 50824 basesoc_picorv323[4]
.sym 50825 basesoc_picorv327[4]
.sym 50826 picorv32.is_lui_auipc_jal
.sym 50827 basesoc_picorv328[11]
.sym 50828 basesoc_picorv323[6]
.sym 50829 picorv32.alu_out_q[11]
.sym 50835 $abc$36366$n3764_1
.sym 50837 picorv32.reg_out[7]
.sym 50839 picorv32.is_lui_auipc_jal
.sym 50840 $abc$36366$n4721
.sym 50841 picorv32.decoded_imm[19]
.sym 50843 $abc$36366$n2973_1
.sym 50844 $abc$36366$n3770_1
.sym 50846 $abc$36366$n3766
.sym 50847 picorv32.decoded_imm[26]
.sym 50848 $abc$36366$n4251_1
.sym 50849 $abc$36366$n4723
.sym 50851 $abc$36366$n4722
.sym 50852 picorv32.is_lui_auipc_jal
.sym 50853 $abc$36366$n3688_1
.sym 50854 $abc$36366$n3774
.sym 50857 picorv32.decoded_imm[21]
.sym 50858 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50859 picorv32.alu_out_q[7]
.sym 50860 $abc$36366$n3784
.sym 50862 picorv32.decoded_imm[17]
.sym 50863 picorv32.latched_stalu
.sym 50864 picorv32.decoded_imm[16]
.sym 50865 basesoc_picorv327[0]
.sym 50869 $abc$36366$n2973_1
.sym 50870 $abc$36366$n3688_1
.sym 50871 $abc$36366$n4723
.sym 50874 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50875 picorv32.decoded_imm[21]
.sym 50876 $abc$36366$n3774
.sym 50877 picorv32.is_lui_auipc_jal
.sym 50880 $abc$36366$n3770_1
.sym 50881 picorv32.is_lui_auipc_jal
.sym 50882 picorv32.decoded_imm[19]
.sym 50883 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50886 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50887 $abc$36366$n3784
.sym 50888 picorv32.decoded_imm[26]
.sym 50889 picorv32.is_lui_auipc_jal
.sym 50892 picorv32.reg_out[7]
.sym 50893 picorv32.alu_out_q[7]
.sym 50895 picorv32.latched_stalu
.sym 50898 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50899 $abc$36366$n3766
.sym 50900 picorv32.is_lui_auipc_jal
.sym 50901 picorv32.decoded_imm[17]
.sym 50904 $abc$36366$n4251_1
.sym 50905 $abc$36366$n4721
.sym 50906 $abc$36366$n4722
.sym 50907 basesoc_picorv327[0]
.sym 50910 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50911 $abc$36366$n3764_1
.sym 50912 picorv32.is_lui_auipc_jal
.sym 50913 picorv32.decoded_imm[16]
.sym 50914 $abc$36366$n3083_$glb_ce
.sym 50915 clk12_$glb_clk
.sym 50917 $abc$36366$n3880_1
.sym 50918 picorv32.reg_out[3]
.sym 50919 $abc$36366$n4768
.sym 50920 $abc$36366$n3843_1
.sym 50921 picorv32.reg_out[13]
.sym 50922 $abc$36366$n3999_1
.sym 50923 picorv32.reg_out[11]
.sym 50924 $abc$36366$n4003_1
.sym 50925 $abc$36366$n4619_1
.sym 50929 picorv32.mem_wordsize[0]
.sym 50930 picorv32.alu_out_q[10]
.sym 50931 basesoc_picorv328[17]
.sym 50932 basesoc_picorv328[30]
.sym 50933 basesoc_picorv328[21]
.sym 50934 basesoc_picorv327[30]
.sym 50935 $abc$36366$n4746
.sym 50936 $abc$36366$n4721
.sym 50937 basesoc_picorv328[26]
.sym 50938 $PACKER_GND_NET
.sym 50939 $abc$36366$n4612_1
.sym 50940 basesoc_picorv327[30]
.sym 50941 basesoc_picorv323[7]
.sym 50942 $abc$36366$n4421
.sym 50943 basesoc_picorv328[18]
.sym 50944 basesoc_picorv328[30]
.sym 50945 basesoc_picorv328[11]
.sym 50946 basesoc_picorv328[15]
.sym 50947 basesoc_picorv323[5]
.sym 50948 basesoc_picorv328[17]
.sym 50949 $abc$36366$n2956_1
.sym 50950 basesoc_picorv328[14]
.sym 50951 $abc$36366$n2896
.sym 50952 basesoc_picorv323[4]
.sym 50958 $abc$36366$n3790
.sym 50959 picorv32.decoded_imm[27]
.sym 50960 picorv32.decoded_imm[23]
.sym 50961 $abc$36366$n3786
.sym 50963 $abc$36366$n3772_1
.sym 50965 $abc$36366$n3780
.sym 50967 picorv32.decoded_imm[29]
.sym 50968 $abc$36366$n3776_1
.sym 50969 picorv32.decoded_imm[31]
.sym 50970 $abc$36366$n3794
.sym 50971 picorv32.decoded_imm[24]
.sym 50973 picorv32.decoded_imm[20]
.sym 50974 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50979 $abc$36366$n3768
.sym 50982 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50983 picorv32.is_lui_auipc_jal
.sym 50984 picorv32.is_lui_auipc_jal
.sym 50985 picorv32.decoded_imm[22]
.sym 50986 $abc$36366$n3778_1
.sym 50988 picorv32.decoded_imm[18]
.sym 50991 picorv32.decoded_imm[29]
.sym 50992 picorv32.is_lui_auipc_jal
.sym 50993 $abc$36366$n3790
.sym 50994 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50997 $abc$36366$n3786
.sym 50998 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50999 picorv32.decoded_imm[27]
.sym 51000 picorv32.is_lui_auipc_jal
.sym 51003 picorv32.decoded_imm[31]
.sym 51004 $abc$36366$n3794
.sym 51005 picorv32.is_lui_auipc_jal
.sym 51006 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51009 $abc$36366$n3778_1
.sym 51010 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51011 picorv32.is_lui_auipc_jal
.sym 51012 picorv32.decoded_imm[23]
.sym 51015 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51016 $abc$36366$n3772_1
.sym 51017 picorv32.decoded_imm[20]
.sym 51018 picorv32.is_lui_auipc_jal
.sym 51021 $abc$36366$n3768
.sym 51022 picorv32.is_lui_auipc_jal
.sym 51023 picorv32.decoded_imm[18]
.sym 51024 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51027 picorv32.is_lui_auipc_jal
.sym 51028 $abc$36366$n3776_1
.sym 51029 picorv32.decoded_imm[22]
.sym 51030 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51033 picorv32.is_lui_auipc_jal
.sym 51034 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51035 $abc$36366$n3780
.sym 51036 picorv32.decoded_imm[24]
.sym 51037 $abc$36366$n3083_$glb_ce
.sym 51038 clk12_$glb_clk
.sym 51040 basesoc_picorv328[9]
.sym 51041 basesoc_picorv328[25]
.sym 51042 $abc$36366$n4001_1
.sym 51043 basesoc_picorv328[28]
.sym 51044 $abc$36366$n3856_1
.sym 51045 $abc$36366$n3884_1
.sym 51046 $abc$36366$n3987_1
.sym 51047 basesoc_picorv328[13]
.sym 51051 picorv32.reg_pc[25]
.sym 51052 basesoc_picorv328[29]
.sym 51053 picorv32.alu_out_q[13]
.sym 51054 $abc$36366$n3002
.sym 51055 $abc$36366$n3843_1
.sym 51056 basesoc_picorv328[27]
.sym 51057 picorv32.decoded_imm[31]
.sym 51058 basesoc_picorv328[31]
.sym 51059 picorv32.decoded_imm[24]
.sym 51060 basesoc_picorv328[23]
.sym 51061 picorv32.mem_rdata_latched[20]
.sym 51062 basesoc_picorv327[2]
.sym 51063 picorv32.decoded_imm[27]
.sym 51064 $abc$36366$n4015_1
.sym 51065 picorv32.mem_rdata_q[21]
.sym 51066 picorv32.decoded_imm[21]
.sym 51067 basesoc_picorv328[23]
.sym 51068 $abc$36366$n5523_1
.sym 51069 $abc$36366$n4023_1
.sym 51070 picorv32.mem_rdata_latched[19]
.sym 51072 $abc$36366$n4745_1
.sym 51073 picorv32.reg_next_pc[7]
.sym 51074 picorv32.decoded_imm[18]
.sym 51075 $abc$36366$n3864_1
.sym 51083 $abc$36366$n3744
.sym 51085 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51086 $abc$36366$n3762_1
.sym 51087 picorv32.decoded_imm[15]
.sym 51088 $abc$36366$n3740
.sym 51090 picorv32.decoded_imm[4]
.sym 51091 picorv32.decoded_imm[10]
.sym 51092 picorv32.decoded_imm[3]
.sym 51093 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51095 picorv32.decoded_imm[30]
.sym 51096 $abc$36366$n3760_1
.sym 51098 picorv32.is_lui_auipc_jal
.sym 51099 $abc$36366$n3738
.sym 51102 picorv32.latched_is_lh
.sym 51103 $abc$36366$n3792
.sym 51104 picorv32.latched_is_lu
.sym 51106 picorv32.is_lui_auipc_jal
.sym 51107 picorv32.decoded_imm[6]
.sym 51110 $abc$36366$n3752
.sym 51112 picorv32.decoded_imm[14]
.sym 51114 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51115 picorv32.is_lui_auipc_jal
.sym 51116 picorv32.decoded_imm[15]
.sym 51117 $abc$36366$n3762_1
.sym 51120 picorv32.is_lui_auipc_jal
.sym 51121 picorv32.decoded_imm[3]
.sym 51122 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51123 $abc$36366$n3738
.sym 51126 picorv32.decoded_imm[14]
.sym 51127 picorv32.is_lui_auipc_jal
.sym 51128 $abc$36366$n3760_1
.sym 51129 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51132 $abc$36366$n3740
.sym 51133 picorv32.is_lui_auipc_jal
.sym 51134 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51135 picorv32.decoded_imm[4]
.sym 51138 $abc$36366$n3752
.sym 51139 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51140 picorv32.is_lui_auipc_jal
.sym 51141 picorv32.decoded_imm[10]
.sym 51144 picorv32.decoded_imm[6]
.sym 51145 $abc$36366$n3744
.sym 51146 picorv32.is_lui_auipc_jal
.sym 51147 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51151 picorv32.latched_is_lu
.sym 51153 picorv32.latched_is_lh
.sym 51156 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51157 $abc$36366$n3792
.sym 51158 picorv32.decoded_imm[30]
.sym 51159 picorv32.is_lui_auipc_jal
.sym 51160 $abc$36366$n3083_$glb_ce
.sym 51161 clk12_$glb_clk
.sym 51163 $abc$36366$n3101
.sym 51164 picorv32.mem_rdata_latched[19]
.sym 51165 picorv32.decoded_imm[1]
.sym 51166 picorv32.decoded_imm[18]
.sym 51167 $abc$36366$n4013_1
.sym 51168 $abc$36366$n3137_1
.sym 51169 $abc$36366$n3131_1
.sym 51170 picorv32.decoded_imm[21]
.sym 51173 $abc$36366$n7126
.sym 51174 picorv32.reg_next_pc[17]
.sym 51175 basesoc_picorv328[15]
.sym 51176 picorv32.decoded_imm[4]
.sym 51177 picorv32.decoded_imm[17]
.sym 51178 picorv32.decoded_imm[25]
.sym 51179 basesoc_picorv323[3]
.sym 51180 picorv32.is_slli_srli_srai
.sym 51181 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51182 basesoc_picorv328[9]
.sym 51183 picorv32.decoded_imm[30]
.sym 51184 basesoc_picorv328[25]
.sym 51185 basesoc_picorv328[10]
.sym 51186 $abc$36366$n3758
.sym 51187 $abc$36366$n4011_1
.sym 51188 $abc$36366$n5517_1
.sym 51189 $abc$36366$n4007_1
.sym 51190 basesoc_picorv327[29]
.sym 51191 picorv32.decoded_imm[16]
.sym 51192 basesoc_picorv327[8]
.sym 51193 picorv32.decoded_imm[6]
.sym 51194 $abc$36366$n3085
.sym 51195 $abc$36366$n3836_1
.sym 51196 picorv32.decoded_imm[28]
.sym 51197 picorv32.decoded_imm[13]
.sym 51198 picorv32.is_lui_auipc_jal
.sym 51204 $abc$36366$n2859
.sym 51205 picorv32.is_lui_auipc_jal
.sym 51206 $abc$36366$n3754
.sym 51207 $abc$36366$n3746
.sym 51208 picorv32.alu_out_q[15]
.sym 51209 picorv32.reg_out[15]
.sym 51211 $abc$36366$n3742
.sym 51213 picorv32.latched_stalu
.sym 51214 picorv32.decoded_imm[5]
.sym 51217 picorv32.mem_rdata_q[25]
.sym 51219 picorv32.reg_next_pc[15]
.sym 51221 $abc$36366$n3836_1
.sym 51222 picorv32.is_lui_auipc_jal
.sym 51223 $abc$36366$n2896
.sym 51225 picorv32.decoded_imm[11]
.sym 51227 picorv32.decoded_imm[8]
.sym 51229 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51232 picorv32.decoded_imm[12]
.sym 51233 $abc$36366$n3748
.sym 51234 picorv32.decoded_imm[7]
.sym 51235 $abc$36366$n3756
.sym 51237 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51238 picorv32.decoded_imm[7]
.sym 51239 picorv32.is_lui_auipc_jal
.sym 51240 $abc$36366$n3746
.sym 51243 picorv32.decoded_imm[12]
.sym 51244 $abc$36366$n3756
.sym 51245 picorv32.is_lui_auipc_jal
.sym 51246 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51249 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51250 picorv32.is_lui_auipc_jal
.sym 51251 $abc$36366$n3754
.sym 51252 picorv32.decoded_imm[11]
.sym 51255 $abc$36366$n3742
.sym 51256 picorv32.is_lui_auipc_jal
.sym 51257 picorv32.decoded_imm[5]
.sym 51258 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51261 picorv32.latched_stalu
.sym 51262 picorv32.reg_out[15]
.sym 51263 picorv32.alu_out_q[15]
.sym 51267 $abc$36366$n3836_1
.sym 51269 picorv32.reg_out[15]
.sym 51270 picorv32.reg_next_pc[15]
.sym 51273 $abc$36366$n2859
.sym 51275 picorv32.mem_rdata_q[25]
.sym 51276 $abc$36366$n2896
.sym 51279 picorv32.decoded_imm[8]
.sym 51280 $abc$36366$n3748
.sym 51281 picorv32.is_lui_auipc_jal
.sym 51282 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51283 $abc$36366$n3083_$glb_ce
.sym 51284 clk12_$glb_clk
.sym 51286 picorv32.decoded_imm[16]
.sym 51287 $abc$36366$n3125_1
.sym 51288 $abc$36366$n4023_1
.sym 51289 $abc$36366$n4019_1
.sym 51290 $abc$36366$n3928_1
.sym 51291 $abc$36366$n5428_1
.sym 51292 $abc$36366$n3127
.sym 51293 $abc$36366$n5438
.sym 51294 picorv32.instr_auipc
.sym 51295 picorv32.latched_stalu
.sym 51297 picorv32.alu_out_q[30]
.sym 51298 basesoc_picorv323[7]
.sym 51299 picorv32.mem_rdata_q[19]
.sym 51300 picorv32.decoded_imm[5]
.sym 51301 picorv32.decoded_imm[18]
.sym 51302 basesoc_picorv328[12]
.sym 51303 picorv32.decoded_imm[21]
.sym 51304 picorv32.alu_out_q[15]
.sym 51305 picorv32.decoded_imm_uj[17]
.sym 51306 picorv32.mem_rdata_q[17]
.sym 51307 $abc$36366$n3083_1
.sym 51308 $abc$36366$n2859
.sym 51309 picorv32.decoded_imm[1]
.sym 51310 picorv32.decoded_imm_uj[18]
.sym 51311 basesoc_picorv328[11]
.sym 51312 basesoc_picorv327[13]
.sym 51313 picorv32.decoded_imm[8]
.sym 51314 picorv32.reg_pc[4]
.sym 51316 $abc$36366$n3007_1
.sym 51317 picorv32.cpu_state[2]
.sym 51318 picorv32.reg_pc[3]
.sym 51319 $abc$36366$n3856_1
.sym 51320 picorv32.decoded_imm[21]
.sym 51321 $abc$36366$n3125_1
.sym 51328 basesoc_picorv327[1]
.sym 51329 $abc$36366$n4050_1
.sym 51331 picorv32.cpuregs_rs1[2]
.sym 51332 $abc$36366$n4037_1
.sym 51333 $abc$36366$n4036_1
.sym 51334 picorv32.mem_rdata_latched[25]
.sym 51335 basesoc_picorv327[3]
.sym 51336 $abc$36366$n3007_1
.sym 51338 $abc$36366$n2995
.sym 51339 $abc$36366$n4052_1
.sym 51340 $abc$36366$n4772_1
.sym 51341 picorv32.cpu_state[2]
.sym 51343 $abc$36366$n5516_1
.sym 51344 picorv32.cpu_state[3]
.sym 51345 $abc$36366$n4846
.sym 51346 $abc$36366$n4051_1
.sym 51348 picorv32.latched_stalu
.sym 51349 picorv32.reg_pc[2]
.sym 51350 $abc$36366$n4844
.sym 51351 picorv32.reg_out[21]
.sym 51352 picorv32.alu_out_q[21]
.sym 51353 $abc$36366$n7114
.sym 51355 $abc$36366$n4053_1
.sym 51356 $abc$36366$n7126
.sym 51360 $abc$36366$n7126
.sym 51361 $abc$36366$n4844
.sym 51362 $abc$36366$n4846
.sym 51363 picorv32.cpu_state[3]
.sym 51366 $abc$36366$n4052_1
.sym 51367 $abc$36366$n4050_1
.sym 51368 $abc$36366$n4037_1
.sym 51369 picorv32.cpuregs_rs1[2]
.sym 51372 $abc$36366$n3007_1
.sym 51373 $abc$36366$n4051_1
.sym 51374 $abc$36366$n4036_1
.sym 51375 basesoc_picorv327[3]
.sym 51378 basesoc_picorv327[1]
.sym 51379 $abc$36366$n2995
.sym 51385 picorv32.cpu_state[2]
.sym 51386 picorv32.reg_pc[2]
.sym 51387 $abc$36366$n4053_1
.sym 51392 picorv32.mem_rdata_latched[25]
.sym 51396 $abc$36366$n5516_1
.sym 51397 picorv32.cpu_state[3]
.sym 51398 $abc$36366$n4772_1
.sym 51399 $abc$36366$n7114
.sym 51402 picorv32.latched_stalu
.sym 51404 picorv32.reg_out[21]
.sym 51405 picorv32.alu_out_q[21]
.sym 51407 clk12_$glb_clk
.sym 51409 $abc$36366$n4291_1
.sym 51410 $abc$36366$n4190
.sym 51411 $abc$36366$n4071_1
.sym 51412 $abc$36366$n4072_1
.sym 51413 $abc$36366$n4073_1
.sym 51414 $abc$36366$n4191
.sym 51415 $abc$36366$n5431_1
.sym 51416 basesoc_picorv327[14]
.sym 51418 $abc$36366$n3007_1
.sym 51421 basesoc_picorv327[3]
.sym 51422 basesoc_picorv327[1]
.sym 51423 picorv32.mem_rdata_q[25]
.sym 51424 picorv32.instr_maskirq
.sym 51425 $abc$36366$n3149
.sym 51426 $abc$36366$n5438
.sym 51427 picorv32.alu_out_q[23]
.sym 51428 picorv32.alu_out_q[25]
.sym 51429 picorv32.decoded_imm[3]
.sym 51430 picorv32.mem_rdata_latched[25]
.sym 51431 $abc$36366$n3864
.sym 51432 picorv32.decoded_imm[0]
.sym 51435 $abc$36366$n4189
.sym 51437 $abc$36366$n3928_1
.sym 51438 picorv32.reg_out[9]
.sym 51439 picorv32.cpu_state[4]
.sym 51440 picorv32.mem_rdata_q[25]
.sym 51441 $abc$36366$n7109
.sym 51442 picorv32.irq_pending[13]
.sym 51443 $abc$36366$n4045
.sym 51444 $abc$36366$n4074_1
.sym 51451 $abc$36366$n4064_1
.sym 51453 picorv32.reg_out[17]
.sym 51454 picorv32.reg_pc[20]
.sym 51456 $abc$36366$n4065_1
.sym 51458 picorv32.cpu_state[0]
.sym 51459 $abc$36366$n4173
.sym 51460 basesoc_picorv327[20]
.sym 51462 basesoc_picorv327[11]
.sym 51463 basesoc_picorv327[5]
.sym 51465 picorv32.cpu_state[4]
.sym 51467 picorv32.cpu_state[2]
.sym 51468 $abc$36366$n3836_1
.sym 51469 picorv32.reg_next_pc[17]
.sym 51470 picorv32.cpu_state[3]
.sym 51471 $abc$36366$n4053_1
.sym 51472 basesoc_picorv327[13]
.sym 51473 $abc$36366$n4037_1
.sym 51474 basesoc_picorv327[3]
.sym 51475 picorv32.irq_pending[11]
.sym 51476 $abc$36366$n3007_1
.sym 51477 picorv32.cpuregs_rs1[4]
.sym 51478 $abc$36366$n7123
.sym 51480 $abc$36366$n4036_1
.sym 51481 $abc$36366$n2995
.sym 51484 picorv32.reg_out[17]
.sym 51485 $abc$36366$n3836_1
.sym 51486 picorv32.reg_next_pc[17]
.sym 51489 $abc$36366$n4036_1
.sym 51490 $abc$36366$n4065_1
.sym 51491 $abc$36366$n3007_1
.sym 51492 basesoc_picorv327[5]
.sym 51495 picorv32.cpu_state[4]
.sym 51496 $abc$36366$n7123
.sym 51497 picorv32.cpu_state[3]
.sym 51498 basesoc_picorv327[20]
.sym 51501 $abc$36366$n4064_1
.sym 51503 $abc$36366$n4037_1
.sym 51504 picorv32.cpuregs_rs1[4]
.sym 51507 basesoc_picorv327[13]
.sym 51509 $abc$36366$n2995
.sym 51513 picorv32.cpu_state[0]
.sym 51514 picorv32.irq_pending[11]
.sym 51515 basesoc_picorv327[11]
.sym 51516 picorv32.cpu_state[4]
.sym 51519 $abc$36366$n2995
.sym 51522 basesoc_picorv327[3]
.sym 51525 $abc$36366$n4053_1
.sym 51526 $abc$36366$n4173
.sym 51527 picorv32.cpu_state[2]
.sym 51528 picorv32.reg_pc[20]
.sym 51532 basesoc_picorv327[22]
.sym 51533 $abc$36366$n4188
.sym 51534 $abc$36366$n5456
.sym 51535 $abc$36366$n5480
.sym 51536 $abc$36366$n4155
.sym 51537 $abc$36366$n4154
.sym 51538 basesoc_picorv327[24]
.sym 51539 $abc$36366$n3924_1
.sym 51544 picorv32.reg_out[1]
.sym 51546 picorv32.decoded_imm[14]
.sym 51547 picorv32.cpuregs_rs1[0]
.sym 51548 basesoc_picorv327[20]
.sym 51549 $abc$36366$n3089
.sym 51550 picorv32.decoded_imm[12]
.sym 51551 $abc$36366$n4291_1
.sym 51552 picorv32.irq_mask[1]
.sym 51553 $abc$36366$n3024
.sym 51554 picorv32.cpu_state[0]
.sym 51555 basesoc_picorv327[15]
.sym 51556 $abc$36366$n4015_1
.sym 51557 $abc$36366$n4053_1
.sym 51558 basesoc_picorv327[23]
.sym 51559 $abc$36366$n4037_1
.sym 51561 basesoc_picorv327[24]
.sym 51562 picorv32.reg_pc[23]
.sym 51563 $abc$36366$n3864_1
.sym 51564 $abc$36366$n5523_1
.sym 51565 $abc$36366$n4902
.sym 51566 $abc$36366$n4036_1
.sym 51567 $abc$36366$n2995
.sym 51574 picorv32.cpu_state[0]
.sym 51575 basesoc_picorv327[12]
.sym 51576 $abc$36366$n4080_1
.sym 51577 basesoc_picorv327[15]
.sym 51578 $abc$36366$n4134
.sym 51579 $abc$36366$n4133
.sym 51580 picorv32.reg_pc[14]
.sym 51581 picorv32.reg_pc[6]
.sym 51582 picorv32.cpu_state[3]
.sym 51583 $abc$36366$n4036_1
.sym 51584 basesoc_picorv327[13]
.sym 51585 $abc$36366$n4135
.sym 51587 picorv32.cpu_state[2]
.sym 51589 basesoc_picorv327[17]
.sym 51590 $abc$36366$n4786
.sym 51591 picorv32.cpuregs_rs1[6]
.sym 51592 $abc$36366$n5522_1
.sym 51593 $abc$36366$n4037_1
.sym 51594 picorv32.cpuregs_rs1[14]
.sym 51595 $abc$36366$n3007_1
.sym 51596 $abc$36366$n7120
.sym 51598 $abc$36366$n4053_1
.sym 51599 picorv32.cpu_state[4]
.sym 51601 $abc$36366$n7115
.sym 51602 picorv32.irq_pending[13]
.sym 51604 $abc$36366$n7116
.sym 51606 picorv32.cpu_state[3]
.sym 51607 $abc$36366$n4786
.sym 51608 $abc$36366$n7116
.sym 51609 $abc$36366$n5522_1
.sym 51612 picorv32.cpu_state[4]
.sym 51613 picorv32.irq_pending[13]
.sym 51614 picorv32.cpu_state[0]
.sym 51615 basesoc_picorv327[13]
.sym 51618 $abc$36366$n4133
.sym 51619 picorv32.reg_pc[14]
.sym 51620 $abc$36366$n4053_1
.sym 51621 picorv32.cpu_state[2]
.sym 51624 picorv32.reg_pc[6]
.sym 51625 $abc$36366$n4037_1
.sym 51626 $abc$36366$n4080_1
.sym 51627 picorv32.cpuregs_rs1[6]
.sym 51630 basesoc_picorv327[12]
.sym 51631 picorv32.cpu_state[4]
.sym 51632 picorv32.cpu_state[3]
.sym 51633 $abc$36366$n7115
.sym 51636 $abc$36366$n4135
.sym 51637 basesoc_picorv327[15]
.sym 51638 $abc$36366$n4036_1
.sym 51639 $abc$36366$n3007_1
.sym 51642 $abc$36366$n4037_1
.sym 51643 $abc$36366$n4134
.sym 51645 picorv32.cpuregs_rs1[14]
.sym 51648 picorv32.cpu_state[4]
.sym 51649 picorv32.cpu_state[3]
.sym 51650 $abc$36366$n7120
.sym 51651 basesoc_picorv327[17]
.sym 51655 $abc$36366$n4201_1
.sym 51656 $abc$36366$n4806
.sym 51657 $abc$36366$n5484_1
.sym 51658 $abc$36366$n5482_1
.sym 51659 $abc$36366$n4202
.sym 51660 $abc$36366$n4074_1
.sym 51661 $abc$36366$n4197_1
.sym 51662 basesoc_picorv327[23]
.sym 51667 picorv32.reg_pc[6]
.sym 51668 picorv32.cpu_state[0]
.sym 51669 basesoc_picorv327[18]
.sym 51670 $abc$36366$n4080_1
.sym 51671 $abc$36366$n4036_1
.sym 51672 $abc$36366$n4889
.sym 51673 basesoc_picorv327[15]
.sym 51674 $abc$36366$n3024
.sym 51675 basesoc_picorv327[4]
.sym 51677 $abc$36366$n3006
.sym 51678 $abc$36366$n4892
.sym 51679 basesoc_picorv327[16]
.sym 51680 picorv32.reg_pc[5]
.sym 51681 picorv32.decoded_imm[13]
.sym 51682 $abc$36366$n7120
.sym 51683 picorv32.decoded_imm[28]
.sym 51684 picorv32.decoded_imm[6]
.sym 51685 picorv32.decoded_imm[14]
.sym 51686 picorv32.reg_next_pc[16]
.sym 51687 $abc$36366$n3836_1
.sym 51688 picorv32.decoded_imm[16]
.sym 51689 basesoc_picorv327[29]
.sym 51690 $abc$36366$n7116
.sym 51696 picorv32.decoded_imm[4]
.sym 51697 picorv32.decoded_imm[8]
.sym 51698 picorv32.decoded_imm[5]
.sym 51699 picorv32.decoded_imm[3]
.sym 51702 picorv32.reg_pc[2]
.sym 51703 picorv32.decoded_imm[9]
.sym 51704 picorv32.reg_pc[5]
.sym 51708 picorv32.decoded_imm[6]
.sym 51710 picorv32.decoded_imm[2]
.sym 51714 picorv32.reg_pc[6]
.sym 51716 picorv32.reg_pc[3]
.sym 51718 picorv32.reg_pc[9]
.sym 51722 picorv32.reg_pc[7]
.sym 51723 picorv32.decoded_imm[7]
.sym 51724 picorv32.reg_pc[4]
.sym 51725 picorv32.reg_pc[8]
.sym 51728 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 51730 picorv32.decoded_imm[2]
.sym 51731 picorv32.reg_pc[2]
.sym 51734 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 51736 picorv32.reg_pc[3]
.sym 51737 picorv32.decoded_imm[3]
.sym 51738 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 51740 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 51742 picorv32.reg_pc[4]
.sym 51743 picorv32.decoded_imm[4]
.sym 51744 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 51746 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 51748 picorv32.decoded_imm[5]
.sym 51749 picorv32.reg_pc[5]
.sym 51750 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 51752 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 51754 picorv32.decoded_imm[6]
.sym 51755 picorv32.reg_pc[6]
.sym 51756 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 51758 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 51760 picorv32.decoded_imm[7]
.sym 51761 picorv32.reg_pc[7]
.sym 51762 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 51764 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 51766 picorv32.decoded_imm[8]
.sym 51767 picorv32.reg_pc[8]
.sym 51768 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 51770 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 51772 picorv32.reg_pc[9]
.sym 51773 picorv32.decoded_imm[9]
.sym 51774 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 51778 $abc$36366$n5490_1
.sym 51779 $abc$36366$n4225_1
.sym 51780 $abc$36366$n4231_1
.sym 51781 basesoc_picorv327[29]
.sym 51782 $abc$36366$n4203_1
.sym 51783 $abc$36366$n4226
.sym 51784 $abc$36366$n5172
.sym 51785 $abc$36366$n5166
.sym 51790 picorv32.decoded_imm[22]
.sym 51791 picorv32.decoded_imm[8]
.sym 51792 picorv32.decoded_imm[5]
.sym 51793 $abc$36366$n4901
.sym 51795 basesoc_picorv327[23]
.sym 51796 picorv32.cpu_state[3]
.sym 51797 $abc$36366$n3147
.sym 51798 picorv32.decoded_imm[2]
.sym 51799 basesoc_picorv327[25]
.sym 51800 basesoc_picorv327[21]
.sym 51802 picorv32.reg_pc[3]
.sym 51803 picorv32.reg_pc[10]
.sym 51804 picorv32.reg_pc[9]
.sym 51805 picorv32.reg_pc[4]
.sym 51806 picorv32.decoded_imm[11]
.sym 51807 $abc$36366$n3021
.sym 51808 picorv32.reg_pc[7]
.sym 51809 $abc$36366$n5166
.sym 51810 $abc$36366$n5184
.sym 51811 $abc$36366$n3856_1
.sym 51812 picorv32.decoded_imm[21]
.sym 51814 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 51821 picorv32.decoded_imm[17]
.sym 51822 picorv32.decoded_imm[15]
.sym 51823 picorv32.decoded_imm[10]
.sym 51827 picorv32.reg_pc[10]
.sym 51829 picorv32.reg_pc[17]
.sym 51832 picorv32.decoded_imm[11]
.sym 51833 picorv32.reg_pc[13]
.sym 51834 picorv32.decoded_imm[12]
.sym 51839 picorv32.reg_pc[15]
.sym 51841 picorv32.decoded_imm[13]
.sym 51842 picorv32.reg_pc[11]
.sym 51843 picorv32.reg_pc[16]
.sym 51845 picorv32.decoded_imm[14]
.sym 51846 picorv32.reg_pc[14]
.sym 51848 picorv32.decoded_imm[16]
.sym 51849 picorv32.reg_pc[12]
.sym 51851 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 51853 picorv32.reg_pc[10]
.sym 51854 picorv32.decoded_imm[10]
.sym 51855 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 51857 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 51859 picorv32.decoded_imm[11]
.sym 51860 picorv32.reg_pc[11]
.sym 51861 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 51863 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 51865 picorv32.reg_pc[12]
.sym 51866 picorv32.decoded_imm[12]
.sym 51867 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 51869 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 51871 picorv32.decoded_imm[13]
.sym 51872 picorv32.reg_pc[13]
.sym 51873 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 51875 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 51877 picorv32.decoded_imm[14]
.sym 51878 picorv32.reg_pc[14]
.sym 51879 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 51881 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 51883 picorv32.reg_pc[15]
.sym 51884 picorv32.decoded_imm[15]
.sym 51885 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 51887 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 51889 picorv32.reg_pc[16]
.sym 51890 picorv32.decoded_imm[16]
.sym 51891 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 51893 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 51895 picorv32.decoded_imm[17]
.sym 51896 picorv32.reg_pc[17]
.sym 51897 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 51901 picorv32.reg_pc[5]
.sym 51902 picorv32.reg_pc[7]
.sym 51903 $abc$36366$n5184
.sym 51904 $abc$36366$n5160
.sym 51905 $abc$36366$n4015_1
.sym 51906 $abc$36366$n3912_1
.sym 51907 picorv32.reg_pc[3]
.sym 51908 picorv32.reg_pc[11]
.sym 51913 picorv32.cpuregs_rs1[27]
.sym 51914 $abc$36366$n3024
.sym 51915 picorv32.reg_pc[17]
.sym 51916 basesoc_picorv327[29]
.sym 51917 picorv32.decoded_imm[17]
.sym 51918 $abc$36366$n4080_1
.sym 51920 picorv32.decoded_imm[9]
.sym 51921 $abc$36366$n4215_1
.sym 51922 picorv32.decoded_imm[12]
.sym 51923 $abc$36366$n4080_1
.sym 51924 picorv32.cpuregs_rs1[31]
.sym 51925 picorv32.reg_pc[15]
.sym 51926 $abc$36366$n4045
.sym 51927 $abc$36366$n3846_1
.sym 51928 picorv32.reg_pc[24]
.sym 51929 picorv32.reg_pc[16]
.sym 51930 picorv32.reg_next_pc[12]
.sym 51931 picorv32.cpu_state[0]
.sym 51933 picorv32.reg_next_pc[7]
.sym 51934 $abc$36366$n3928_1
.sym 51935 picorv32.cpuregs_rs1[28]
.sym 51936 picorv32.reg_pc[19]
.sym 51937 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 51943 picorv32.reg_pc[19]
.sym 51945 picorv32.decoded_imm[25]
.sym 51947 picorv32.decoded_imm[24]
.sym 51948 picorv32.decoded_imm[23]
.sym 51953 picorv32.decoded_imm[19]
.sym 51955 picorv32.decoded_imm[20]
.sym 51958 picorv32.reg_pc[25]
.sym 51960 picorv32.reg_pc[22]
.sym 51962 picorv32.reg_pc[21]
.sym 51963 picorv32.decoded_imm[22]
.sym 51964 picorv32.reg_pc[18]
.sym 51965 picorv32.decoded_imm[18]
.sym 51968 picorv32.reg_pc[23]
.sym 51969 picorv32.reg_pc[24]
.sym 51970 picorv32.reg_pc[20]
.sym 51972 picorv32.decoded_imm[21]
.sym 51974 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 51976 picorv32.decoded_imm[18]
.sym 51977 picorv32.reg_pc[18]
.sym 51978 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 51980 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 51982 picorv32.decoded_imm[19]
.sym 51983 picorv32.reg_pc[19]
.sym 51984 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 51986 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 51988 picorv32.reg_pc[20]
.sym 51989 picorv32.decoded_imm[20]
.sym 51990 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 51992 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 51994 picorv32.reg_pc[21]
.sym 51995 picorv32.decoded_imm[21]
.sym 51996 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 51998 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 52000 picorv32.decoded_imm[22]
.sym 52001 picorv32.reg_pc[22]
.sym 52002 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 52004 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 52006 picorv32.decoded_imm[23]
.sym 52007 picorv32.reg_pc[23]
.sym 52008 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 52010 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 52012 picorv32.decoded_imm[24]
.sym 52013 picorv32.reg_pc[24]
.sym 52014 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 52016 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 52018 picorv32.reg_pc[25]
.sym 52019 picorv32.decoded_imm[25]
.sym 52020 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 52024 picorv32.reg_pc[10]
.sym 52025 picorv32.reg_next_pc[5]
.sym 52026 picorv32.reg_next_pc[7]
.sym 52027 picorv32.reg_next_pc[4]
.sym 52028 $abc$36366$n5187
.sym 52029 $abc$36366$n5208
.sym 52030 picorv32.reg_next_pc[11]
.sym 52031 picorv32.reg_next_pc[9]
.sym 52036 picorv32.decoded_imm_uj[25]
.sym 52037 picorv32.decoded_imm_uj[26]
.sym 52038 picorv32.decoded_imm[26]
.sym 52039 picorv32.decoded_imm[25]
.sym 52040 $abc$36366$n2845
.sym 52041 picorv32.decoded_imm[7]
.sym 52042 picorv32.cpu_state[0]
.sym 52043 picorv32.decoded_imm[20]
.sym 52044 picorv32.decoded_imm[23]
.sym 52045 picorv32.latched_branch
.sym 52046 $abc$36366$n3799
.sym 52047 $abc$36366$n5184
.sym 52048 picorv32.reg_out[19]
.sym 52049 picorv32.decoded_imm_uj[18]
.sym 52050 picorv32.decoded_imm[30]
.sym 52051 $abc$36366$n5199
.sym 52052 $abc$36366$n4015_1
.sym 52053 picorv32.reg_next_pc[29]
.sym 52054 picorv32.reg_pc[23]
.sym 52057 picorv32.reg_next_pc[21]
.sym 52058 $abc$36366$n5217
.sym 52059 $abc$36366$n5196
.sym 52060 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 52067 picorv32.reg_pc[28]
.sym 52068 picorv32.decoded_imm[30]
.sym 52069 picorv32.reg_pc[26]
.sym 52070 picorv32.decoded_imm[31]
.sym 52077 $abc$36366$n5178
.sym 52079 picorv32.decoded_imm[29]
.sym 52082 picorv32.decoded_imm[26]
.sym 52086 picorv32.reg_pc[31]
.sym 52087 picorv32.reg_pc[29]
.sym 52088 picorv32.decoded_imm[27]
.sym 52092 picorv32.reg_pc[27]
.sym 52093 $abc$36366$n5187
.sym 52095 picorv32.decoded_imm[28]
.sym 52096 picorv32.reg_pc[30]
.sym 52097 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 52099 picorv32.decoded_imm[26]
.sym 52100 picorv32.reg_pc[26]
.sym 52101 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 52103 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 52105 picorv32.reg_pc[27]
.sym 52106 picorv32.decoded_imm[27]
.sym 52107 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 52109 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 52111 picorv32.decoded_imm[28]
.sym 52112 picorv32.reg_pc[28]
.sym 52113 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 52115 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 52117 picorv32.reg_pc[29]
.sym 52118 picorv32.decoded_imm[29]
.sym 52119 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 52121 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 52123 picorv32.decoded_imm[30]
.sym 52124 picorv32.reg_pc[30]
.sym 52125 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 52128 picorv32.decoded_imm[31]
.sym 52130 picorv32.reg_pc[31]
.sym 52131 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 52135 $abc$36366$n5178
.sym 52142 $abc$36366$n5187
.sym 52144 $abc$36366$n3020_$glb_ce
.sym 52145 clk12_$glb_clk
.sym 52146 $abc$36366$n208_$glb_sr
.sym 52147 $abc$36366$n3882_1
.sym 52148 picorv32.reg_pc[23]
.sym 52149 picorv32.reg_next_pc[12]
.sym 52150 $abc$36366$n5217
.sym 52151 $abc$36366$n3874
.sym 52152 picorv32.reg_pc[19]
.sym 52153 $abc$36366$n5220
.sym 52154 $abc$36366$n3886_1
.sym 52161 $abc$36366$n5157
.sym 52162 picorv32.reg_next_pc[4]
.sym 52163 $abc$36366$n2821
.sym 52164 basesoc_picorv327[28]
.sym 52165 picorv32.reg_next_pc[8]
.sym 52166 picorv32.decoded_imm[31]
.sym 52167 picorv32.decoded_imm[29]
.sym 52168 picorv32.cpu_state[0]
.sym 52170 $abc$36366$n3846_1
.sym 52174 picorv32.decoded_imm[27]
.sym 52175 $abc$36366$n3838_1
.sym 52176 picorv32.reg_next_pc[19]
.sym 52178 picorv32.reg_next_pc[16]
.sym 52179 $abc$36366$n3836_1
.sym 52180 picorv32.reg_pc[9]
.sym 52181 picorv32.decoded_imm[28]
.sym 52189 $abc$36366$n5214
.sym 52191 $abc$36366$n5196
.sym 52193 $abc$36366$n3838_1
.sym 52195 $abc$36366$n3846_1
.sym 52197 picorv32.reg_next_pc[16]
.sym 52199 picorv32.reg_next_pc[15]
.sym 52200 $abc$36366$n3862
.sym 52201 $abc$36366$n3900_1
.sym 52204 $abc$36366$n3896_1
.sym 52205 $abc$36366$n3836_1
.sym 52206 $abc$36366$n5169
.sym 52208 picorv32.reg_next_pc[21]
.sym 52213 $abc$36366$n3920_1
.sym 52215 $abc$36366$n5217
.sym 52219 $abc$36366$n5199
.sym 52224 $abc$36366$n5196
.sym 52227 $abc$36366$n3836_1
.sym 52228 picorv32.reg_next_pc[21]
.sym 52229 $abc$36366$n3838_1
.sym 52230 $abc$36366$n3920_1
.sym 52235 $abc$36366$n5199
.sym 52239 $abc$36366$n3838_1
.sym 52240 picorv32.reg_next_pc[15]
.sym 52241 $abc$36366$n3836_1
.sym 52242 $abc$36366$n3896_1
.sym 52245 $abc$36366$n5169
.sym 52246 $abc$36366$n3862
.sym 52248 $abc$36366$n3846_1
.sym 52252 $abc$36366$n5217
.sym 52258 $abc$36366$n5214
.sym 52263 $abc$36366$n3836_1
.sym 52264 $abc$36366$n3900_1
.sym 52265 $abc$36366$n3838_1
.sym 52266 picorv32.reg_next_pc[16]
.sym 52267 $abc$36366$n3020_$glb_ce
.sym 52268 clk12_$glb_clk
.sym 52269 $abc$36366$n208_$glb_sr
.sym 52270 $abc$36366$n3918_1
.sym 52271 $abc$36366$n3898_1
.sym 52272 $abc$36366$n3922_1
.sym 52273 $abc$36366$n3878
.sym 52274 picorv32.reg_next_pc[21]
.sym 52275 picorv32.reg_next_pc[23]
.sym 52276 $abc$36366$n3906_1
.sym 52277 $abc$36366$n3894_1
.sym 52282 picorv32.reg_next_pc[28]
.sym 52283 $abc$36366$n5375
.sym 52284 $abc$36366$n3848_1
.sym 52286 $abc$36366$n5181
.sym 52287 $abc$36366$n5376
.sym 52288 picorv32.cpu_state[0]
.sym 52289 picorv32.reg_pc[31]
.sym 52290 $abc$36366$n5196
.sym 52295 picorv32.reg_next_pc[29]
.sym 52298 $abc$36366$n5238
.sym 52303 picorv32.irq_state[0]
.sym 52304 $abc$36366$n5181
.sym 52311 $abc$36366$n3836_1
.sym 52314 picorv32.irq_state[0]
.sym 52315 $abc$36366$n3952_1
.sym 52317 $abc$36366$n3902_1
.sym 52318 $abc$36366$n5202
.sym 52319 picorv32.reg_next_pc[29]
.sym 52322 $abc$36366$n5196
.sym 52323 $abc$36366$n3846_1
.sym 52325 picorv32.latched_stalu
.sym 52326 $abc$36366$n5199
.sym 52330 $abc$36366$n5181
.sym 52333 $abc$36366$n3906_1
.sym 52335 picorv32.reg_out[30]
.sym 52336 $abc$36366$n3898_1
.sym 52338 $abc$36366$n3878
.sym 52341 $abc$36366$n5238
.sym 52342 picorv32.alu_out_q[30]
.sym 52344 $abc$36366$n3836_1
.sym 52345 picorv32.latched_stalu
.sym 52346 picorv32.alu_out_q[30]
.sym 52347 picorv32.reg_out[30]
.sym 52351 $abc$36366$n5199
.sym 52352 $abc$36366$n3846_1
.sym 52353 $abc$36366$n3902_1
.sym 52357 $abc$36366$n5202
.sym 52358 $abc$36366$n3906_1
.sym 52359 $abc$36366$n3846_1
.sym 52363 $abc$36366$n3898_1
.sym 52364 $abc$36366$n3846_1
.sym 52365 $abc$36366$n5196
.sym 52368 $abc$36366$n3878
.sym 52369 $abc$36366$n5181
.sym 52371 $abc$36366$n3846_1
.sym 52374 $abc$36366$n5202
.sym 52380 $abc$36366$n3952_1
.sym 52381 picorv32.irq_state[0]
.sym 52382 $abc$36366$n3836_1
.sym 52383 picorv32.reg_next_pc[29]
.sym 52386 $abc$36366$n5238
.sym 52390 $abc$36366$n3020_$glb_ce
.sym 52391 clk12_$glb_clk
.sym 52392 $abc$36366$n208_$glb_sr
.sym 52393 $abc$36366$n3958_1
.sym 52394 $abc$36366$n3934_1
.sym 52395 picorv32.reg_next_pc[19]
.sym 52396 picorv32.reg_next_pc[18]
.sym 52397 $abc$36366$n3942_1
.sym 52398 $abc$36366$n3914_1
.sym 52399 $abc$36366$n3930_1
.sym 52400 $abc$36366$n3910_1
.sym 52411 $abc$36366$n3846_1
.sym 52413 $abc$36366$n5374
.sym 52415 $abc$36366$n3848_1
.sym 52416 $abc$36366$n3854_1
.sym 52419 $abc$36366$n3008
.sym 52425 $abc$36366$n3846_1
.sym 52426 $abc$36366$n5378
.sym 52428 $abc$36366$n5379
.sym 52438 $abc$36366$n3838_1
.sym 52439 $abc$36366$n3936_1
.sym 52442 $abc$36366$n3956_1
.sym 52444 $abc$36366$n5244
.sym 52445 picorv32.reg_next_pc[25]
.sym 52447 $abc$36366$n5229
.sym 52449 $abc$36366$n5241
.sym 52451 $abc$36366$n3846_1
.sym 52454 $abc$36366$n3942_1
.sym 52456 picorv32.reg_next_pc[30]
.sym 52457 $abc$36366$n5241
.sym 52458 $abc$36366$n3958_1
.sym 52460 $abc$36366$n5226
.sym 52461 $abc$36366$n5232
.sym 52470 $abc$36366$n5226
.sym 52473 $abc$36366$n3846_1
.sym 52474 $abc$36366$n5229
.sym 52476 $abc$36366$n3942_1
.sym 52479 picorv32.reg_next_pc[25]
.sym 52480 $abc$36366$n3936_1
.sym 52481 $abc$36366$n3838_1
.sym 52486 $abc$36366$n5232
.sym 52492 $abc$36366$n5244
.sym 52499 $abc$36366$n5241
.sym 52503 $abc$36366$n5241
.sym 52504 $abc$36366$n3846_1
.sym 52506 $abc$36366$n3958_1
.sym 52510 picorv32.reg_next_pc[30]
.sym 52511 $abc$36366$n3956_1
.sym 52512 $abc$36366$n3838_1
.sym 52513 $abc$36366$n3020_$glb_ce
.sym 52514 clk12_$glb_clk
.sym 52515 $abc$36366$n208_$glb_sr
.sym 52516 picorv32.reg_next_pc[29]
.sym 52518 $abc$36366$n3962_1
.sym 52529 $abc$36366$n5223
.sym 52531 picorv32.reg_next_pc[25]
.sym 52532 $abc$36366$n5388
.sym 52534 $abc$36366$n5226
.sym 52536 picorv32.reg_pc[27]
.sym 52537 $abc$36366$n3934_1
.sym 52538 $abc$36366$n5383
.sym 52539 picorv32.reg_next_pc[19]
.sym 52542 picorv32.reg_next_pc[18]
.sym 52549 picorv32.reg_next_pc[29]
.sym 52551 $abc$36366$n5382
.sym 52575 $abc$36366$n5244
.sym 52583 $abc$36366$n3962_1
.sym 52585 $abc$36366$n3846_1
.sym 52632 $abc$36366$n3962_1
.sym 52634 $abc$36366$n3846_1
.sym 52635 $abc$36366$n5244
.sym 52636 $abc$36366$n3020_$glb_ce
.sym 52637 clk12_$glb_clk
.sym 52638 $abc$36366$n208_$glb_sr
.sym 52658 picorv32.reg_next_pc[28]
.sym 52664 $abc$36366$n5395
.sym 52683 clk12
.sym 52703 clk12
.sym 52711 clk12
.sym 52713 $abc$36366$n205
.sym 52735 $abc$36366$n205
.sym 52751 $abc$36366$n205
.sym 52754 basesoc_dat_w[7]
.sym 52760 serial_rx
.sym 52869 basesoc_timer0_load_storage[11]
.sym 52871 basesoc_timer0_load_storage[15]
.sym 52872 basesoc_timer0_load_storage[14]
.sym 52874 basesoc_timer0_load_storage[12]
.sym 52882 $abc$36366$n6799
.sym 52886 basesoc_dat_w[6]
.sym 52906 basesoc_dat_w[2]
.sym 52912 $abc$36366$n2863
.sym 52923 basesoc_timer0_load_storage[2]
.sym 52930 $abc$36366$n2863
.sym 52946 $abc$36366$n2863
.sym 52950 $abc$36366$n3292
.sym 52951 sys_rst
.sym 52959 sys_rst
.sym 52963 basesoc_dat_w[2]
.sym 52964 basesoc_dat_w[7]
.sym 52966 basesoc_dat_w[1]
.sym 52967 $abc$36366$n3294
.sym 52969 $abc$36366$n3289
.sym 52977 $abc$36366$n3292
.sym 52979 $abc$36366$n3289
.sym 52980 sys_rst
.sym 52995 $abc$36366$n3294
.sym 52996 sys_rst
.sym 52998 $abc$36366$n3289
.sym 53007 basesoc_dat_w[2]
.sym 53015 basesoc_dat_w[1]
.sym 53020 basesoc_dat_w[7]
.sym 53023 $abc$36366$n2863
.sym 53024 clk12_$glb_clk
.sym 53025 sys_rst_$glb_sr
.sym 53033 csrbank2_bitbang0_w[2]
.sym 53038 basesoc_dat_w[4]
.sym 53039 adr[0]
.sym 53040 basesoc_timer0_load_storage[2]
.sym 53042 $abc$36366$n3970_1
.sym 53045 adr[0]
.sym 53050 basesoc_timer0_load_storage[11]
.sym 53051 $abc$36366$n2852
.sym 53054 basesoc_adr[4]
.sym 53061 $abc$36366$n2871
.sym 53069 $abc$36366$n2879
.sym 53071 basesoc_ctrl_reset_reset_r
.sym 53107 basesoc_ctrl_reset_reset_r
.sym 53146 $abc$36366$n2879
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 interface2_bank_bus_dat_r[2]
.sym 53150 interface0_bank_bus_dat_r[0]
.sym 53153 adr[1]
.sym 53162 basesoc_ctrl_reset_reset_r
.sym 53163 $abc$36366$n2879
.sym 53164 basesoc_dat_w[2]
.sym 53165 basesoc_timer0_en_storage
.sym 53166 array_muxed0[10]
.sym 53167 basesoc_ctrl_reset_reset_r
.sym 53169 $abc$36366$n2905
.sym 53174 adr[0]
.sym 53175 $abc$36366$n2881
.sym 53177 $abc$36366$n2852
.sym 53178 $abc$36366$n3217
.sym 53180 $abc$36366$n3294
.sym 53181 basesoc_dat_w[6]
.sym 53184 array_muxed1[6]
.sym 53192 $abc$36366$n3311
.sym 53201 $abc$36366$n2881
.sym 53202 $abc$36366$n3217
.sym 53204 sys_rst
.sym 53210 adr[1]
.sym 53211 adr[0]
.sym 53213 basesoc_timer0_value[11]
.sym 53214 basesoc_adr[4]
.sym 53215 $abc$36366$n3307
.sym 53216 $abc$36366$n3289
.sym 53219 basesoc_adr[4]
.sym 53220 basesoc_timer0_value[23]
.sym 53221 basesoc_timer0_value[5]
.sym 53232 basesoc_timer0_value[5]
.sym 53236 $abc$36366$n3217
.sym 53238 basesoc_adr[4]
.sym 53241 basesoc_timer0_value[11]
.sym 53247 basesoc_adr[4]
.sym 53248 $abc$36366$n3289
.sym 53249 $abc$36366$n3311
.sym 53250 sys_rst
.sym 53253 basesoc_adr[4]
.sym 53256 $abc$36366$n3307
.sym 53260 adr[0]
.sym 53261 adr[1]
.sym 53265 basesoc_timer0_value[23]
.sym 53269 $abc$36366$n2881
.sym 53270 clk12_$glb_clk
.sym 53271 sys_rst_$glb_sr
.sym 53275 basesoc_timer0_reload_storage[31]
.sym 53277 $abc$36366$n3218
.sym 53279 basesoc_timer0_reload_storage[24]
.sym 53284 eventmanager_status_w[0]
.sym 53285 array_muxed0[9]
.sym 53286 $abc$36366$n3306
.sym 53288 $abc$36366$n3311
.sym 53290 $abc$36366$n3296
.sym 53291 $abc$36366$n3209
.sym 53292 basesoc_dat_w[1]
.sym 53293 array_muxed0[11]
.sym 53297 $abc$36366$n2881
.sym 53300 adr[1]
.sym 53301 $abc$36366$n3211
.sym 53302 $abc$36366$n2863
.sym 53303 basesoc_timer0_reload_storage[24]
.sym 53305 $abc$36366$n2852
.sym 53306 sys_rst
.sym 53307 array_muxed0[13]
.sym 53313 sys_rst
.sym 53314 basesoc_timer0_load_storage[19]
.sym 53316 basesoc_timer0_value_status[11]
.sym 53318 $abc$36366$n3306
.sym 53324 basesoc_timer0_reload_storage[19]
.sym 53325 $abc$36366$n3307
.sym 53326 $abc$36366$n4961
.sym 53329 basesoc_adr[4]
.sym 53331 $abc$36366$n2871
.sym 53332 $abc$36366$n3289
.sym 53336 basesoc_dat_w[7]
.sym 53338 $abc$36366$n3217
.sym 53339 $abc$36366$n3214
.sym 53341 basesoc_dat_w[6]
.sym 53343 $abc$36366$n5538
.sym 53344 basesoc_adr[4]
.sym 53346 $abc$36366$n4961
.sym 53347 basesoc_timer0_value_status[11]
.sym 53348 basesoc_adr[4]
.sym 53349 $abc$36366$n5538
.sym 53352 $abc$36366$n3214
.sym 53355 basesoc_adr[4]
.sym 53358 sys_rst
.sym 53359 $abc$36366$n3306
.sym 53361 $abc$36366$n3289
.sym 53373 basesoc_dat_w[6]
.sym 53378 basesoc_dat_w[7]
.sym 53382 $abc$36366$n3217
.sym 53383 basesoc_timer0_load_storage[19]
.sym 53384 basesoc_timer0_reload_storage[19]
.sym 53385 $abc$36366$n3307
.sym 53392 $abc$36366$n2871
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53397 $abc$36366$n3214
.sym 53399 basesoc_ctrl_storage[7]
.sym 53402 $abc$36366$n3304
.sym 53409 $PACKER_VCC_NET
.sym 53411 $abc$36366$n3294
.sym 53413 $abc$36366$n2875
.sym 53417 array_muxed1[17]
.sym 53419 $abc$36366$n3209
.sym 53420 csrbank2_bitbang_en0_w
.sym 53421 basesoc_timer0_reload_storage[31]
.sym 53423 $abc$36366$n2881
.sym 53424 basesoc_timer0_reload_storage[6]
.sym 53425 $abc$36366$n3218
.sym 53426 $abc$36366$n2877
.sym 53427 spiflash_clk
.sym 53429 basesoc_we
.sym 53430 $abc$36366$n3333
.sym 53438 $abc$36366$n2875
.sym 53441 $abc$36366$n3212
.sym 53445 $abc$36366$n3313
.sym 53448 $abc$36366$n2852
.sym 53449 $abc$36366$n3218
.sym 53453 basesoc_adr[4]
.sym 53455 $abc$36366$n3289
.sym 53457 adr[2]
.sym 53459 $abc$36366$n3304
.sym 53460 $abc$36366$n3211
.sym 53463 basesoc_dat_w[3]
.sym 53465 basesoc_adr[4]
.sym 53466 sys_rst
.sym 53467 basesoc_adr[3]
.sym 53469 basesoc_adr[3]
.sym 53470 adr[2]
.sym 53472 $abc$36366$n3212
.sym 53475 basesoc_adr[4]
.sym 53476 basesoc_adr[3]
.sym 53477 adr[2]
.sym 53478 $abc$36366$n3218
.sym 53490 basesoc_dat_w[3]
.sym 53493 basesoc_adr[3]
.sym 53494 $abc$36366$n2852
.sym 53496 adr[2]
.sym 53501 $abc$36366$n3304
.sym 53502 basesoc_adr[4]
.sym 53506 $abc$36366$n3289
.sym 53507 $abc$36366$n3313
.sym 53508 sys_rst
.sym 53511 $abc$36366$n3211
.sym 53512 basesoc_adr[4]
.sym 53515 $abc$36366$n2875
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53518 $abc$36366$n5032
.sym 53519 sel_r
.sym 53520 spiflash_clk
.sym 53521 $abc$36366$n2848
.sym 53522 interface2_bank_bus_dat_r[0]
.sym 53523 $abc$36366$n5031_1
.sym 53524 $abc$36366$n2942
.sym 53525 interface2_bank_bus_dat_r[3]
.sym 53526 $abc$36366$n3209
.sym 53530 $abc$36366$n3211
.sym 53531 $abc$36366$n7
.sym 53532 basesoc_dat_w[4]
.sym 53535 $abc$36366$n3304
.sym 53536 slave_sel_r[2]
.sym 53537 $abc$36366$n3212
.sym 53539 $abc$36366$n13
.sym 53540 $abc$36366$n3307
.sym 53541 $abc$36366$n3214
.sym 53544 $abc$36366$n2852
.sym 53545 interface4_bank_bus_dat_r[1]
.sym 53547 $abc$36366$n3209
.sym 53549 csrbank2_bitbang0_w[3]
.sym 53551 array_muxed0[13]
.sym 53552 array_muxed0[0]
.sym 53561 $abc$36366$n2887
.sym 53563 basesoc_ctrl_reset_reset_r
.sym 53565 basesoc_adr[12]
.sym 53566 $abc$36366$n3291
.sym 53570 $abc$36366$n3289
.sym 53571 basesoc_adr[4]
.sym 53575 $abc$36366$n2850_1
.sym 53577 basesoc_adr[3]
.sym 53579 basesoc_adr[11]
.sym 53581 $abc$36366$n3212
.sym 53585 sys_rst
.sym 53589 adr[2]
.sym 53598 basesoc_adr[4]
.sym 53599 $abc$36366$n2850_1
.sym 53600 sys_rst
.sym 53601 $abc$36366$n3289
.sym 53604 basesoc_adr[3]
.sym 53605 adr[2]
.sym 53606 $abc$36366$n3212
.sym 53616 basesoc_ctrl_reset_reset_r
.sym 53628 basesoc_adr[11]
.sym 53629 $abc$36366$n3291
.sym 53630 basesoc_adr[12]
.sym 53638 $abc$36366$n2887
.sym 53639 clk12_$glb_clk
.sym 53640 sys_rst_$glb_sr
.sym 53641 $abc$36366$n5238_1
.sym 53642 spiflash_clk1
.sym 53643 basesoc_uart_phy_rx_busy
.sym 53644 $abc$36366$n3370
.sym 53645 basesoc_adr[11]
.sym 53646 $abc$36366$n3333
.sym 53647 interface2_bank_bus_dat_r[1]
.sym 53648 basesoc_bus_wishbone_dat_r[1]
.sym 53652 $abc$36366$n205
.sym 53653 $abc$36366$n3376
.sym 53654 $abc$36366$n3215
.sym 53656 $abc$36366$n2848
.sym 53657 $abc$36366$n5249
.sym 53658 interface0_bank_bus_dat_r[3]
.sym 53659 $abc$36366$n3301
.sym 53662 basesoc_ctrl_reset_reset_r
.sym 53664 $abc$36366$n2936
.sym 53665 csrbank2_bitbang0_w[0]
.sym 53666 $abc$36366$n3301
.sym 53669 $abc$36366$n2852
.sym 53671 csrbank2_bitbang0_w[1]
.sym 53672 basesoc_uart_phy_rx_r
.sym 53674 $abc$36366$n3290
.sym 53676 array_muxed1[6]
.sym 53683 array_muxed0[9]
.sym 53685 basesoc_adr[10]
.sym 53687 spiflash_i
.sym 53699 basesoc_adr[9]
.sym 53700 basesoc_adr[13]
.sym 53703 array_muxed0[12]
.sym 53704 basesoc_adr[12]
.sym 53710 basesoc_adr[11]
.sym 53711 array_muxed0[13]
.sym 53713 array_muxed0[10]
.sym 53715 basesoc_adr[12]
.sym 53716 basesoc_adr[11]
.sym 53718 basesoc_adr[10]
.sym 53721 array_muxed0[9]
.sym 53727 array_muxed0[13]
.sym 53734 array_muxed0[10]
.sym 53739 basesoc_adr[13]
.sym 53740 basesoc_adr[10]
.sym 53742 basesoc_adr[9]
.sym 53745 spiflash_i
.sym 53752 array_muxed0[12]
.sym 53757 basesoc_adr[9]
.sym 53758 basesoc_adr[13]
.sym 53759 basesoc_adr[10]
.sym 53762 clk12_$glb_clk
.sym 53763 sys_rst_$glb_sr
.sym 53764 $abc$36366$n3256
.sym 53765 csrbank2_bitbang0_w[1]
.sym 53767 csrbank2_bitbang0_w[3]
.sym 53769 $abc$36366$n5225
.sym 53770 csrbank2_bitbang0_w[0]
.sym 53772 basesoc_dat_w[7]
.sym 53774 picorv32.reg_next_pc[18]
.sym 53775 $abc$36366$n3829_1
.sym 53776 $abc$36366$n3209
.sym 53777 slave_sel[2]
.sym 53778 basesoc_bus_wishbone_dat_r[7]
.sym 53779 basesoc_dat_w[3]
.sym 53782 $abc$36366$n2889
.sym 53783 adr[2]
.sym 53784 interface1_bank_bus_dat_r[1]
.sym 53785 basesoc_we
.sym 53787 basesoc_uart_phy_rx_busy
.sym 53789 basesoc_picorv323[7]
.sym 53793 csrbank2_bitbang0_w[0]
.sym 53794 array_muxed0[11]
.sym 53798 $abc$36366$n4001_1
.sym 53812 $abc$36366$n3251
.sym 53816 $abc$36366$n3254
.sym 53818 spiflash_i
.sym 53823 $abc$36366$n2955
.sym 53824 spiflash_miso
.sym 53830 sys_rst
.sym 53839 spiflash_miso
.sym 53844 $abc$36366$n3251
.sym 53845 $abc$36366$n3254
.sym 53850 sys_rst
.sym 53852 spiflash_i
.sym 53884 $abc$36366$n2955
.sym 53885 clk12_$glb_clk
.sym 53886 sys_rst_$glb_sr
.sym 53889 $abc$36366$n6696
.sym 53890 $abc$36366$n6700
.sym 53892 array_muxed1[6]
.sym 53893 $abc$36366$n6699
.sym 53894 $abc$36366$n3975_1
.sym 53899 spiflash_miso1
.sym 53901 $abc$36366$n3251
.sym 53902 $abc$36366$n3254
.sym 53903 array_muxed0[21]
.sym 53906 basesoc_adr[3]
.sym 53907 $abc$36366$n11
.sym 53910 basesoc_adr[3]
.sym 53911 basesoc_uart_phy_rx
.sym 53913 basesoc_picorv328[13]
.sym 53915 $abc$36366$n6728
.sym 53917 $abc$36366$n2883
.sym 53918 $abc$36366$n3975_1
.sym 53920 picorv32.mem_wordsize[0]
.sym 53936 $abc$36366$n4278_1
.sym 53939 basesoc_picorv328[13]
.sym 53946 $abc$36366$n2988
.sym 53951 picorv32.mem_wordsize[2]
.sym 53985 basesoc_picorv328[13]
.sym 53986 picorv32.mem_wordsize[2]
.sym 53988 $abc$36366$n4278_1
.sym 54007 $abc$36366$n2988
.sym 54008 clk12_$glb_clk
.sym 54010 $abc$36366$n6724
.sym 54011 $abc$36366$n6714
.sym 54012 regs0
.sym 54013 $abc$36366$n6706
.sym 54014 $abc$36366$n6704
.sym 54015 $abc$36366$n6722
.sym 54016 $abc$36366$n6720
.sym 54017 $abc$36366$n6712
.sym 54020 picorv32.alu_out_q[5]
.sym 54021 basesoc_picorv327[22]
.sym 54022 $PACKER_GND_NET
.sym 54023 $abc$36366$n3976_1
.sym 54024 basesoc_picorv327[4]
.sym 54025 basesoc_picorv323[3]
.sym 54026 basesoc_picorv323[6]
.sym 54027 $abc$36366$n2850_1
.sym 54028 $abc$36366$n2818
.sym 54029 basesoc_picorv327[0]
.sym 54030 $abc$36366$n3681_1
.sym 54033 slave_sel_r[1]
.sym 54035 array_muxed0[19]
.sym 54037 picorv32.mem_wordsize[2]
.sym 54038 picorv32.mem_wordsize[2]
.sym 54040 $abc$36366$n3999_1
.sym 54042 basesoc_picorv327[12]
.sym 54044 $abc$36366$n3978_1
.sym 54045 $abc$36366$n4609_1
.sym 54051 basesoc_picorv323[5]
.sym 54053 basesoc_picorv327[12]
.sym 54054 basesoc_picorv327[11]
.sym 54056 picorv32.mem_wordsize[2]
.sym 54060 basesoc_picorv327[13]
.sym 54062 $abc$36366$n3002
.sym 54066 $abc$36366$n3999_1
.sym 54068 basesoc_picorv328[29]
.sym 54070 $abc$36366$n4001_1
.sym 54071 $abc$36366$n3870
.sym 54075 $abc$36366$n4003_1
.sym 54077 eventmanager_status_w[2]
.sym 54079 $abc$36366$n3870
.sym 54080 picorv32.mem_wordsize[0]
.sym 54081 eventsourceprocess2_old_trigger
.sym 54084 basesoc_picorv323[5]
.sym 54085 picorv32.mem_wordsize[2]
.sym 54086 picorv32.mem_wordsize[0]
.sym 54087 basesoc_picorv328[29]
.sym 54091 $abc$36366$n3870
.sym 54092 $abc$36366$n4001_1
.sym 54093 basesoc_picorv327[12]
.sym 54102 $abc$36366$n3870
.sym 54103 basesoc_picorv327[13]
.sym 54104 $abc$36366$n4003_1
.sym 54120 $abc$36366$n3999_1
.sym 54122 $abc$36366$n3870
.sym 54123 basesoc_picorv327[11]
.sym 54126 eventsourceprocess2_old_trigger
.sym 54128 eventmanager_status_w[2]
.sym 54130 $abc$36366$n3002
.sym 54131 clk12_$glb_clk
.sym 54133 $abc$36366$n4573
.sym 54134 $abc$36366$n4522
.sym 54135 $abc$36366$n4479
.sym 54136 $abc$36366$n4511
.sym 54137 $abc$36366$n4558
.sym 54138 $abc$36366$n4499
.sym 54139 $abc$36366$n4544
.sym 54140 $abc$36366$n4587
.sym 54141 serial_rx
.sym 54143 $abc$36366$n4019_1
.sym 54145 basesoc_picorv327[13]
.sym 54146 basesoc_uart_phy_tx_reg[0]
.sym 54147 basesoc_picorv328[11]
.sym 54148 basesoc_picorv328[18]
.sym 54149 $abc$36366$n2891
.sym 54150 $abc$36366$n6710
.sym 54151 basesoc_picorv328[14]
.sym 54152 sys_rst
.sym 54153 basesoc_picorv328[17]
.sym 54154 basesoc_picorv328[15]
.sym 54155 basesoc_picorv323[5]
.sym 54156 basesoc_picorv327[13]
.sym 54157 $abc$36366$n4417_1
.sym 54158 basesoc_picorv323[3]
.sym 54159 picorv32.instr_sub
.sym 54160 $abc$36366$n5424
.sym 54161 $abc$36366$n4003_1
.sym 54162 basesoc_picorv328[9]
.sym 54164 $abc$36366$n5430
.sym 54165 basesoc_picorv328[9]
.sym 54166 basesoc_picorv328[10]
.sym 54168 $abc$36366$n5436
.sym 54174 $abc$36366$n4604
.sym 54175 $abc$36366$n3870
.sym 54178 basesoc_picorv327[19]
.sym 54179 basesoc_picorv327[5]
.sym 54180 basesoc_picorv327[21]
.sym 54181 basesoc_picorv328[21]
.sym 54182 $abc$36366$n4015_1
.sym 54183 $abc$36366$n3165
.sym 54185 $abc$36366$n3002
.sym 54187 $abc$36366$n4011_1
.sym 54189 $abc$36366$n4419_1
.sym 54191 $abc$36366$n4442_1
.sym 54195 basesoc_picorv327[7]
.sym 54196 $abc$36366$n4019_1
.sym 54198 $abc$36366$n4420_1
.sym 54199 $abc$36366$n4522
.sym 54200 basesoc_picorv323[4]
.sym 54202 basesoc_picorv323[7]
.sym 54203 $abc$36366$n4421
.sym 54204 basesoc_picorv323[5]
.sym 54205 basesoc_picorv327[17]
.sym 54207 $abc$36366$n3165
.sym 54210 $abc$36366$n4420_1
.sym 54213 basesoc_picorv323[5]
.sym 54214 $abc$36366$n4419_1
.sym 54215 basesoc_picorv327[5]
.sym 54216 $abc$36366$n4522
.sym 54222 basesoc_picorv328[21]
.sym 54225 basesoc_picorv323[4]
.sym 54226 $abc$36366$n4604
.sym 54227 $abc$36366$n4442_1
.sym 54231 basesoc_picorv327[17]
.sym 54232 $abc$36366$n3870
.sym 54233 $abc$36366$n4011_1
.sym 54237 basesoc_picorv323[7]
.sym 54238 $abc$36366$n4419_1
.sym 54239 basesoc_picorv327[7]
.sym 54240 $abc$36366$n4421
.sym 54243 basesoc_picorv327[21]
.sym 54244 $abc$36366$n3870
.sym 54245 $abc$36366$n4019_1
.sym 54249 $abc$36366$n3870
.sym 54251 $abc$36366$n4015_1
.sym 54252 basesoc_picorv327[19]
.sym 54253 $abc$36366$n3002
.sym 54254 clk12_$glb_clk
.sym 54257 $abc$36366$n5400
.sym 54258 $abc$36366$n5403
.sym 54259 $abc$36366$n5406
.sym 54260 $abc$36366$n5409
.sym 54261 $abc$36366$n5412
.sym 54262 $abc$36366$n5415
.sym 54263 $abc$36366$n5418
.sym 54265 array_muxed1[28]
.sym 54267 $abc$36366$n3928_1
.sym 54268 $abc$36366$n4419_1
.sym 54269 $abc$36366$n2988
.sym 54270 $abc$36366$n3688_1
.sym 54271 $abc$36366$n3688_1
.sym 54272 $abc$36366$n5461
.sym 54273 $abc$36366$n3688_1
.sym 54274 basesoc_picorv327[22]
.sym 54275 basesoc_picorv328[23]
.sym 54276 $PACKER_VCC_NET
.sym 54277 $abc$36366$n4419_1
.sym 54278 array_muxed0[14]
.sym 54279 $abc$36366$n2988
.sym 54280 $abc$36366$n2879_1
.sym 54281 basesoc_picorv328[12]
.sym 54282 basesoc_picorv327[14]
.sym 54283 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54284 $abc$36366$n4420_1
.sym 54286 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54287 $abc$36366$n5440
.sym 54288 $abc$36366$n2866
.sym 54289 $abc$36366$n4001_1
.sym 54290 basesoc_picorv327[8]
.sym 54291 basesoc_picorv327[14]
.sym 54297 basesoc_picorv327[5]
.sym 54299 $abc$36366$n4535
.sym 54300 basesoc_picorv328[27]
.sym 54301 $abc$36366$n4653
.sym 54302 $abc$36366$n4420_1
.sym 54303 basesoc_picorv327[7]
.sym 54306 $abc$36366$n4521_1
.sym 54307 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54308 $abc$36366$n4655
.sym 54310 $abc$36366$n4543
.sym 54311 $abc$36366$n4544
.sym 54312 basesoc_picorv327[26]
.sym 54313 $abc$36366$n4421
.sym 54314 basesoc_picorv323[7]
.sym 54315 picorv32.instr_sub
.sym 54316 basesoc_picorv323[5]
.sym 54317 $abc$36366$n4417_1
.sym 54318 $abc$36366$n4513
.sym 54320 $abc$36366$n5476
.sym 54321 $abc$36366$n4656
.sym 54322 $abc$36366$n5475
.sym 54323 basesoc_picorv328[26]
.sym 54324 $abc$36366$n4654_1
.sym 54325 $abc$36366$n4542
.sym 54327 $abc$36366$n4520_1
.sym 54330 picorv32.instr_sub
.sym 54331 $abc$36366$n5476
.sym 54332 $abc$36366$n5475
.sym 54333 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54336 $abc$36366$n4513
.sym 54337 $abc$36366$n4417_1
.sym 54338 $abc$36366$n4520_1
.sym 54339 $abc$36366$n4521_1
.sym 54342 $abc$36366$n4535
.sym 54343 $abc$36366$n4544
.sym 54344 $abc$36366$n4543
.sym 54345 $abc$36366$n4542
.sym 54348 $abc$36366$n4420_1
.sym 54349 basesoc_picorv327[26]
.sym 54350 basesoc_picorv328[26]
.sym 54351 $abc$36366$n4655
.sym 54355 $abc$36366$n4420_1
.sym 54356 basesoc_picorv327[7]
.sym 54357 basesoc_picorv323[7]
.sym 54360 $abc$36366$n4656
.sym 54361 $abc$36366$n4654_1
.sym 54363 $abc$36366$n4653
.sym 54366 basesoc_picorv327[5]
.sym 54367 basesoc_picorv323[5]
.sym 54368 $abc$36366$n4421
.sym 54369 $abc$36366$n4420_1
.sym 54374 basesoc_picorv328[27]
.sym 54377 clk12_$glb_clk
.sym 54379 $abc$36366$n5421
.sym 54380 $abc$36366$n5424
.sym 54381 $abc$36366$n5427
.sym 54382 $abc$36366$n5430
.sym 54383 $abc$36366$n5433
.sym 54384 $abc$36366$n5436
.sym 54385 $abc$36366$n5439
.sym 54386 $abc$36366$n5442
.sym 54389 picorv32.alu_out_q[12]
.sym 54390 $abc$36366$n3880_1
.sym 54391 basesoc_picorv323[0]
.sym 54392 basesoc_picorv328[29]
.sym 54393 $abc$36366$n4535
.sym 54394 $abc$36366$n3870
.sym 54396 basesoc_picorv327[29]
.sym 54397 basesoc_picorv327[25]
.sym 54398 basesoc_picorv327[0]
.sym 54400 $abc$36366$n5400
.sym 54401 basesoc_picorv327[5]
.sym 54402 basesoc_picorv327[30]
.sym 54404 picorv32.alu_out_q[7]
.sym 54405 basesoc_picorv328[13]
.sym 54406 basesoc_picorv327[1]
.sym 54407 basesoc_picorv327[17]
.sym 54408 $abc$36366$n5475
.sym 54409 $abc$36366$n2883
.sym 54410 basesoc_picorv328[16]
.sym 54411 $abc$36366$n5452
.sym 54413 $abc$36366$n5455
.sym 54414 $abc$36366$n4251_1
.sym 54420 $abc$36366$n4607_1
.sym 54422 basesoc_picorv323[3]
.sym 54423 $abc$36366$n4604
.sym 54424 $abc$36366$n4578
.sym 54425 $abc$36366$n4592_1
.sym 54426 $abc$36366$n5499_1
.sym 54427 picorv32.instr_sub
.sym 54428 $abc$36366$n4580
.sym 54429 $abc$36366$n4417_1
.sym 54430 $abc$36366$n5501_1
.sym 54431 $abc$36366$n4589
.sym 54432 $abc$36366$n4603_1
.sym 54433 $abc$36366$n4421
.sym 54434 $abc$36366$n3681_1
.sym 54435 basesoc_picorv323[4]
.sym 54437 $abc$36366$n4605_1
.sym 54438 $abc$36366$n2818
.sym 54439 $abc$36366$n4419_1
.sym 54442 $abc$36366$n5439
.sym 54443 basesoc_picorv327[3]
.sym 54444 $abc$36366$n4594_1
.sym 54445 $abc$36366$n4387_1
.sym 54446 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54447 $abc$36366$n5440
.sym 54448 $abc$36366$n2866
.sym 54449 $abc$36366$n4575
.sym 54450 $abc$36366$n4498_1
.sym 54453 $abc$36366$n5439
.sym 54454 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54455 $abc$36366$n5440
.sym 54456 picorv32.instr_sub
.sym 54459 $abc$36366$n4498_1
.sym 54460 $abc$36366$n4417_1
.sym 54461 $abc$36366$n5501_1
.sym 54462 $abc$36366$n5499_1
.sym 54465 $abc$36366$n2818
.sym 54466 $abc$36366$n2866
.sym 54468 $abc$36366$n3681_1
.sym 54471 $abc$36366$n4580
.sym 54472 $abc$36366$n4575
.sym 54474 $abc$36366$n4578
.sym 54477 basesoc_picorv323[4]
.sym 54479 $abc$36366$n4387_1
.sym 54480 $abc$36366$n4604
.sym 54483 $abc$36366$n4594_1
.sym 54485 $abc$36366$n4592_1
.sym 54486 $abc$36366$n4589
.sym 54489 $abc$36366$n4421
.sym 54490 basesoc_picorv327[3]
.sym 54491 basesoc_picorv323[3]
.sym 54492 $abc$36366$n4419_1
.sym 54495 $abc$36366$n4603_1
.sym 54496 $abc$36366$n4607_1
.sym 54497 $abc$36366$n4605_1
.sym 54500 clk12_$glb_clk
.sym 54502 $abc$36366$n5445
.sym 54503 $abc$36366$n5448
.sym 54504 $abc$36366$n5451
.sym 54505 $abc$36366$n5454
.sym 54506 $abc$36366$n5457
.sym 54507 $abc$36366$n5460
.sym 54508 $abc$36366$n5463
.sym 54509 $abc$36366$n5466
.sym 54512 picorv32.reg_pc[7]
.sym 54514 basesoc_picorv328[22]
.sym 54515 basesoc_picorv328[11]
.sym 54516 picorv32.alu_out_q[11]
.sym 54517 $abc$36366$n4604
.sym 54518 picorv32.alu_out_q[3]
.sym 54519 basesoc_picorv323[3]
.sym 54520 basesoc_picorv323[6]
.sym 54521 basesoc_picorv328[14]
.sym 54522 $abc$36366$n5499_1
.sym 54523 basesoc_picorv323[4]
.sym 54524 $abc$36366$n4580
.sym 54525 basesoc_picorv327[11]
.sym 54526 $abc$36366$n4609_1
.sym 54527 $abc$36366$n5457
.sym 54528 basesoc_picorv327[10]
.sym 54529 basesoc_picorv327[3]
.sym 54530 basesoc_picorv328[28]
.sym 54531 basesoc_picorv327[24]
.sym 54532 $abc$36366$n3978_1
.sym 54533 basesoc_picorv327[23]
.sym 54534 basesoc_picorv327[12]
.sym 54535 basesoc_picorv328[29]
.sym 54536 $abc$36366$n3999_1
.sym 54537 basesoc_picorv328[27]
.sym 54543 $abc$36366$n2891
.sym 54545 $abc$36366$n3002
.sym 54548 picorv32.instr_sub
.sym 54549 $abc$36366$n3688_1
.sym 54550 $abc$36366$n3681_1
.sym 54551 $abc$36366$n4706
.sym 54552 $abc$36366$n4023_1
.sym 54553 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54555 basesoc_picorv327[0]
.sym 54556 picorv32.instr_sub
.sym 54557 basesoc_picorv327[23]
.sym 54558 $abc$36366$n5461
.sym 54559 $abc$36366$n5470
.sym 54561 $abc$36366$n5451
.sym 54562 $abc$36366$n3870
.sym 54564 $abc$36366$n4708_1
.sym 54565 $abc$36366$n4707
.sym 54566 $abc$36366$n2956_1
.sym 54567 $abc$36366$n5469
.sym 54569 $abc$36366$n2818
.sym 54570 $abc$36366$n5454
.sym 54571 $abc$36366$n5452
.sym 54572 $abc$36366$n5460
.sym 54573 $abc$36366$n5455
.sym 54574 $abc$36366$n4251_1
.sym 54576 $abc$36366$n4707
.sym 54577 $abc$36366$n4708_1
.sym 54578 $abc$36366$n4251_1
.sym 54579 basesoc_picorv327[0]
.sym 54582 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54583 picorv32.instr_sub
.sym 54584 $abc$36366$n5469
.sym 54585 $abc$36366$n5470
.sym 54588 $abc$36366$n3688_1
.sym 54589 $abc$36366$n4706
.sym 54591 $abc$36366$n2956_1
.sym 54594 $abc$36366$n5452
.sym 54595 picorv32.instr_sub
.sym 54596 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54597 $abc$36366$n5451
.sym 54600 $abc$36366$n5454
.sym 54601 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54602 picorv32.instr_sub
.sym 54603 $abc$36366$n5455
.sym 54606 $abc$36366$n2818
.sym 54607 $abc$36366$n2891
.sym 54608 $abc$36366$n3681_1
.sym 54612 $abc$36366$n5461
.sym 54613 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54614 $abc$36366$n5460
.sym 54615 picorv32.instr_sub
.sym 54618 $abc$36366$n3870
.sym 54620 basesoc_picorv327[23]
.sym 54621 $abc$36366$n4023_1
.sym 54622 $abc$36366$n3002
.sym 54623 clk12_$glb_clk
.sym 54625 $abc$36366$n5469
.sym 54626 $abc$36366$n5472
.sym 54627 $abc$36366$n5475
.sym 54628 $abc$36366$n5478
.sym 54629 $abc$36366$n5481
.sym 54630 $abc$36366$n5484
.sym 54631 $abc$36366$n5487
.sym 54632 $abc$36366$n5490
.sym 54635 picorv32.alu_out_q[19]
.sym 54637 basesoc_picorv323[5]
.sym 54638 $abc$36366$n4578
.sym 54639 basesoc_picorv328[11]
.sym 54640 $abc$36366$n4419_1
.sym 54641 basesoc_picorv328[30]
.sym 54642 basesoc_picorv327[18]
.sym 54643 $abc$36366$n4517_1
.sym 54644 picorv32.instr_sub
.sym 54645 basesoc_picorv328[17]
.sym 54646 basesoc_picorv327[21]
.sym 54647 basesoc_picorv328[18]
.sym 54648 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54649 basesoc_picorv328[9]
.sym 54650 basesoc_picorv328[10]
.sym 54651 $abc$36366$n4707
.sym 54652 $abc$36366$n4003_1
.sym 54654 basesoc_picorv323[3]
.sym 54655 $abc$36366$n2818
.sym 54656 basesoc_picorv328[10]
.sym 54657 basesoc_picorv327[22]
.sym 54658 picorv32.reg_next_pc[13]
.sym 54659 $abc$36366$n2900
.sym 54660 basesoc_picorv327[14]
.sym 54668 basesoc_picorv328[19]
.sym 54669 $abc$36366$n4619_1
.sym 54670 $abc$36366$n4611_1
.sym 54671 $abc$36366$n4612_1
.sym 54673 $abc$36366$n2818
.sym 54674 basesoc_picorv327[19]
.sym 54675 $abc$36366$n4746
.sym 54677 $abc$36366$n4419_1
.sym 54678 $abc$36366$n4622
.sym 54679 basesoc_picorv328[17]
.sym 54680 $abc$36366$n4610
.sym 54681 $abc$36366$n2883
.sym 54684 $abc$36366$n4783
.sym 54686 $abc$36366$n4609_1
.sym 54687 $abc$36366$n4421
.sym 54688 $abc$36366$n3681_1
.sym 54690 $abc$36366$n4420_1
.sym 54692 basesoc_picorv327[17]
.sym 54695 $abc$36366$n4621
.sym 54697 $abc$36366$n4620_1
.sym 54699 $abc$36366$n3681_1
.sym 54701 $abc$36366$n2883
.sym 54702 $abc$36366$n2818
.sym 54705 $abc$36366$n4610
.sym 54707 $abc$36366$n4612_1
.sym 54708 $abc$36366$n4609_1
.sym 54711 $abc$36366$n4746
.sym 54713 $abc$36366$n4783
.sym 54717 $abc$36366$n4619_1
.sym 54719 $abc$36366$n4622
.sym 54720 $abc$36366$n4620_1
.sym 54723 basesoc_picorv328[17]
.sym 54724 basesoc_picorv327[17]
.sym 54725 $abc$36366$n4419_1
.sym 54726 $abc$36366$n4421
.sym 54729 $abc$36366$n4421
.sym 54730 basesoc_picorv328[19]
.sym 54731 basesoc_picorv327[19]
.sym 54732 $abc$36366$n4419_1
.sym 54735 basesoc_picorv328[17]
.sym 54736 $abc$36366$n4420_1
.sym 54737 $abc$36366$n4611_1
.sym 54738 basesoc_picorv327[17]
.sym 54741 basesoc_picorv327[19]
.sym 54742 basesoc_picorv328[19]
.sym 54743 $abc$36366$n4420_1
.sym 54744 $abc$36366$n4621
.sym 54746 clk12_$glb_clk
.sym 54748 array_muxed0[13]
.sym 54749 array_muxed0[0]
.sym 54750 $abc$36366$n4627
.sym 54751 $abc$36366$n4769_1
.sym 54752 $abc$36366$n3983_1
.sym 54753 array_muxed0[1]
.sym 54754 $abc$36366$n3888_1
.sym 54755 $abc$36366$n4707
.sym 54757 $abc$36366$n4563_1
.sym 54758 $abc$36366$n3843_1
.sym 54759 picorv32.reg_next_pc[7]
.sym 54760 basesoc_picorv327[27]
.sym 54761 picorv32.latched_stalu
.sym 54763 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54764 $abc$36366$n3829_1
.sym 54765 $abc$36366$n4419_1
.sym 54767 basesoc_picorv327[28]
.sym 54768 basesoc_picorv327[25]
.sym 54769 basesoc_picorv328[23]
.sym 54770 basesoc_picorv327[0]
.sym 54771 picorv32.alu_out_q[31]
.sym 54773 basesoc_picorv327[24]
.sym 54774 picorv32.reg_next_pc[11]
.sym 54775 $abc$36366$n2859
.sym 54776 $abc$36366$n4420_1
.sym 54777 basesoc_picorv328[12]
.sym 54778 basesoc_picorv327[14]
.sym 54779 basesoc_picorv328[25]
.sym 54780 picorv32.reg_next_pc[5]
.sym 54781 $abc$36366$n4001_1
.sym 54782 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54783 basesoc_picorv328[28]
.sym 54791 $abc$36366$n4782
.sym 54793 $abc$36366$n4705_1
.sym 54796 picorv32.alu_out_q[3]
.sym 54798 picorv32.reg_out[3]
.sym 54800 picorv32.reg_next_pc[11]
.sym 54801 picorv32.reg_out[13]
.sym 54802 $abc$36366$n5517_1
.sym 54803 picorv32.reg_out[11]
.sym 54804 picorv32.alu_out_q[11]
.sym 54808 $abc$36366$n4769_1
.sym 54811 $abc$36366$n4746
.sym 54812 $abc$36366$n3829_1
.sym 54813 $abc$36366$n5523_1
.sym 54814 $abc$36366$n4709
.sym 54815 $abc$36366$n4768
.sym 54816 $abc$36366$n3836_1
.sym 54817 $abc$36366$n4745_1
.sym 54818 picorv32.reg_next_pc[13]
.sym 54819 picorv32.latched_stalu
.sym 54820 $abc$36366$n3829_1
.sym 54822 picorv32.alu_out_q[11]
.sym 54823 picorv32.latched_stalu
.sym 54825 picorv32.reg_out[11]
.sym 54828 $abc$36366$n3829_1
.sym 54829 $abc$36366$n4705_1
.sym 54831 $abc$36366$n4709
.sym 54835 $abc$36366$n4769_1
.sym 54836 $abc$36366$n4746
.sym 54840 picorv32.alu_out_q[3]
.sym 54842 picorv32.latched_stalu
.sym 54843 picorv32.reg_out[3]
.sym 54846 $abc$36366$n3829_1
.sym 54847 $abc$36366$n4745_1
.sym 54848 $abc$36366$n4782
.sym 54849 $abc$36366$n5523_1
.sym 54852 picorv32.reg_out[11]
.sym 54853 $abc$36366$n3836_1
.sym 54855 picorv32.reg_next_pc[11]
.sym 54858 $abc$36366$n3829_1
.sym 54859 $abc$36366$n4768
.sym 54860 $abc$36366$n5517_1
.sym 54861 $abc$36366$n4745_1
.sym 54864 picorv32.reg_out[13]
.sym 54865 $abc$36366$n3836_1
.sym 54867 picorv32.reg_next_pc[13]
.sym 54869 clk12_$glb_clk
.sym 54871 picorv32.mem_rdata_latched[31]
.sym 54872 $abc$36366$n3104
.sym 54873 picorv32.mem_rdata_q[10]
.sym 54874 $abc$36366$n4626_1
.sym 54875 picorv32.mem_rdata_latched[10]
.sym 54876 $abc$36366$n4625
.sym 54877 picorv32.alu_out_q[20]
.sym 54878 picorv32.mem_rdata_q[16]
.sym 54879 $abc$36366$n3870
.sym 54880 array_muxed0[1]
.sym 54881 $abc$36366$n3924_1
.sym 54882 picorv32.reg_next_pc[12]
.sym 54883 basesoc_picorv327[19]
.sym 54884 basesoc_picorv327[15]
.sym 54886 picorv32.is_lui_auipc_jal
.sym 54887 picorv32.alu_out_q[27]
.sym 54888 $abc$36366$n4007_1
.sym 54889 basesoc_picorv323[1]
.sym 54890 $abc$36366$n5517_1
.sym 54891 picorv32.mem_rdata_q[20]
.sym 54892 basesoc_picorv328[24]
.sym 54893 picorv32.mem_rdata_latched[11]
.sym 54894 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54895 picorv32.decoded_imm_uj[1]
.sym 54896 picorv32.mem_rdata_latched[10]
.sym 54897 basesoc_picorv327[29]
.sym 54898 picorv32.instr_auipc
.sym 54899 picorv32.reg_next_pc[21]
.sym 54900 $abc$36366$n4709
.sym 54901 basesoc_picorv328[13]
.sym 54902 picorv32.mem_rdata_q[16]
.sym 54903 $abc$36366$n3888_1
.sym 54904 $abc$36366$n3829_1
.sym 54905 picorv32.latched_stalu
.sym 54906 picorv32.mem_rdata_q[22]
.sym 54912 $abc$36366$n3750
.sym 54913 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54914 $abc$36366$n3788
.sym 54915 picorv32.decoded_imm[9]
.sym 54916 picorv32.reg_out[5]
.sym 54918 picorv32.decoded_imm[25]
.sym 54920 picorv32.is_lui_auipc_jal
.sym 54921 picorv32.reg_out[12]
.sym 54923 picorv32.is_lui_auipc_jal
.sym 54924 $abc$36366$n3758
.sym 54927 $abc$36366$n3782_1
.sym 54929 picorv32.alu_out_q[5]
.sym 54931 picorv32.latched_stalu
.sym 54933 $abc$36366$n3836_1
.sym 54934 picorv32.decoded_imm[13]
.sym 54935 picorv32.reg_next_pc[12]
.sym 54940 picorv32.reg_next_pc[5]
.sym 54941 picorv32.decoded_imm[28]
.sym 54942 picorv32.alu_out_q[12]
.sym 54945 picorv32.is_lui_auipc_jal
.sym 54946 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54947 $abc$36366$n3750
.sym 54948 picorv32.decoded_imm[9]
.sym 54951 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54952 $abc$36366$n3782_1
.sym 54953 picorv32.is_lui_auipc_jal
.sym 54954 picorv32.decoded_imm[25]
.sym 54957 picorv32.reg_out[12]
.sym 54958 $abc$36366$n3836_1
.sym 54960 picorv32.reg_next_pc[12]
.sym 54963 picorv32.is_lui_auipc_jal
.sym 54964 picorv32.decoded_imm[28]
.sym 54965 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54966 $abc$36366$n3788
.sym 54970 picorv32.latched_stalu
.sym 54971 picorv32.reg_out[5]
.sym 54972 picorv32.alu_out_q[5]
.sym 54975 picorv32.alu_out_q[12]
.sym 54976 picorv32.reg_out[12]
.sym 54977 picorv32.latched_stalu
.sym 54981 picorv32.reg_out[5]
.sym 54982 picorv32.reg_next_pc[5]
.sym 54984 $abc$36366$n3836_1
.sym 54987 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54988 picorv32.decoded_imm[13]
.sym 54989 $abc$36366$n3758
.sym 54990 picorv32.is_lui_auipc_jal
.sym 54991 $abc$36366$n3083_$glb_ce
.sym 54992 clk12_$glb_clk
.sym 54994 $abc$36366$n3995_1
.sym 54995 $abc$36366$n3981_1
.sym 54996 picorv32.decoded_imm_uj[21]
.sym 54997 $abc$36366$n3872
.sym 54998 $abc$36366$n3133
.sym 54999 picorv32.decoded_imm_uj[4]
.sym 55000 picorv32.mem_rdata_latched[30]
.sym 55001 picorv32.decoded_imm_uj[3]
.sym 55006 picorv32.cpu_state[2]
.sym 55007 picorv32.reg_out[12]
.sym 55009 picorv32.is_lui_auipc_jal
.sym 55010 picorv32.latched_is_lu
.sym 55011 picorv32.decoded_imm[9]
.sym 55012 picorv32.is_lui_auipc_jal
.sym 55013 picorv32.mem_rdata_latched[31]
.sym 55014 basesoc_picorv327[4]
.sym 55015 basesoc_picorv323[4]
.sym 55016 $abc$36366$n3856_1
.sym 55017 picorv32.mem_rdata_q[31]
.sym 55018 picorv32.cpu_state[2]
.sym 55019 $abc$36366$n3836_1
.sym 55020 basesoc_picorv327[23]
.sym 55021 basesoc_picorv328[28]
.sym 55022 basesoc_picorv328[20]
.sym 55023 $abc$36366$n3836_1
.sym 55024 basesoc_picorv327[10]
.sym 55026 picorv32.reg_next_pc[9]
.sym 55027 basesoc_picorv327[24]
.sym 55028 basesoc_picorv327[24]
.sym 55029 basesoc_picorv327[20]
.sym 55035 $abc$36366$n3085
.sym 55036 picorv32.instr_lui
.sym 55037 $abc$36366$n3083_1
.sym 55038 picorv32.instr_auipc
.sym 55039 picorv32.mem_rdata_q[19]
.sym 55040 $abc$36366$n2859
.sym 55041 $abc$36366$n3131_1
.sym 55043 $abc$36366$n3101
.sym 55044 $abc$36366$n2956_1
.sym 55047 $abc$36366$n3836_1
.sym 55048 picorv32.mem_rdata_q[21]
.sym 55053 picorv32.decoded_imm_uj[21]
.sym 55055 picorv32.decoded_imm_uj[1]
.sym 55056 $abc$36366$n3137_1
.sym 55057 picorv32.mem_rdata_q[8]
.sym 55058 picorv32.instr_jal
.sym 55059 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55060 picorv32.is_sb_sh_sw
.sym 55061 picorv32.reg_next_pc[18]
.sym 55062 picorv32.mem_rdata_q[18]
.sym 55063 picorv32.decoded_imm_uj[18]
.sym 55064 picorv32.reg_out[18]
.sym 55065 $abc$36366$n2841
.sym 55068 picorv32.mem_rdata_q[21]
.sym 55069 picorv32.instr_jal
.sym 55070 picorv32.decoded_imm_uj[1]
.sym 55071 $abc$36366$n2841
.sym 55074 $abc$36366$n2859
.sym 55075 picorv32.mem_rdata_q[19]
.sym 55077 $abc$36366$n2956_1
.sym 55080 picorv32.mem_rdata_q[8]
.sym 55081 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55082 picorv32.is_sb_sh_sw
.sym 55083 $abc$36366$n3101
.sym 55086 picorv32.instr_jal
.sym 55087 $abc$36366$n3131_1
.sym 55088 picorv32.decoded_imm_uj[18]
.sym 55089 $abc$36366$n3083_1
.sym 55092 picorv32.reg_out[18]
.sym 55093 picorv32.reg_next_pc[18]
.sym 55095 $abc$36366$n3836_1
.sym 55098 picorv32.instr_lui
.sym 55099 $abc$36366$n3085
.sym 55100 picorv32.instr_auipc
.sym 55101 picorv32.mem_rdata_q[21]
.sym 55104 picorv32.mem_rdata_q[18]
.sym 55105 picorv32.instr_lui
.sym 55106 $abc$36366$n3085
.sym 55107 picorv32.instr_auipc
.sym 55110 picorv32.instr_jal
.sym 55111 picorv32.decoded_imm_uj[21]
.sym 55112 $abc$36366$n3137_1
.sym 55113 $abc$36366$n3083_1
.sym 55114 $abc$36366$n3008_$glb_ce
.sym 55115 clk12_$glb_clk
.sym 55116 $abc$36366$n205_$glb_sr
.sym 55117 $abc$36366$n3103_1
.sym 55118 picorv32.decoded_imm_uj[19]
.sym 55119 picorv32.decoded_imm_uj[16]
.sym 55120 picorv32.decoded_rd[3]
.sym 55121 $abc$36366$n4042_1
.sym 55122 picorv32.decoded_imm_uj[5]
.sym 55123 $abc$36366$n4043_1
.sym 55124 $abc$36366$n4041_1
.sym 55125 $abc$36366$n205
.sym 55126 picorv32.instr_lui
.sym 55128 picorv32.reg_next_pc[19]
.sym 55129 picorv32.reg_out[9]
.sym 55130 $abc$36366$n2904
.sym 55131 picorv32.reg_next_pc[2]
.sym 55132 $abc$36366$n3872
.sym 55133 picorv32.mem_rdata_latched[19]
.sym 55134 picorv32.alu_out_q[9]
.sym 55135 picorv32.cpu_state[0]
.sym 55136 picorv32.decoded_rd[0]
.sym 55137 picorv32.reg_out[2]
.sym 55138 $abc$36366$n4421
.sym 55139 $abc$36366$n3085
.sym 55140 picorv32.reg_out[9]
.sym 55141 basesoc_picorv327[22]
.sym 55142 $abc$36366$n2908
.sym 55143 $abc$36366$n3021
.sym 55144 basesoc_picorv327[14]
.sym 55145 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 55146 picorv32.mem_rdata_q[31]
.sym 55147 picorv32.mem_rdata_q[23]
.sym 55148 picorv32.mem_rdata_latched[23]
.sym 55149 picorv32.decoded_imm_uj[15]
.sym 55150 picorv32.reg_next_pc[13]
.sym 55151 picorv32.mem_rdata_q[15]
.sym 55152 $abc$36366$n4053_1
.sym 55158 picorv32.reg_out[23]
.sym 55159 $abc$36366$n4053_1
.sym 55163 $abc$36366$n3083_1
.sym 55165 picorv32.reg_out[21]
.sym 55166 picorv32.latched_stalu
.sym 55167 picorv32.alu_out_q[23]
.sym 55168 picorv32.instr_auipc
.sym 55169 $abc$36366$n3085
.sym 55171 picorv32.reg_next_pc[21]
.sym 55172 picorv32.mem_rdata_q[16]
.sym 55175 picorv32.reg_pc[3]
.sym 55176 picorv32.decoded_imm_uj[16]
.sym 55177 picorv32.mem_rdata_q[15]
.sym 55178 picorv32.cpu_state[2]
.sym 55179 $abc$36366$n3836_1
.sym 55180 $abc$36366$n3127
.sym 55183 picorv32.instr_lui
.sym 55184 $abc$36366$n4085_1
.sym 55185 $abc$36366$n4056_1
.sym 55186 picorv32.reg_next_pc[23]
.sym 55187 picorv32.reg_pc[7]
.sym 55188 picorv32.instr_jal
.sym 55191 $abc$36366$n3127
.sym 55192 picorv32.instr_jal
.sym 55193 picorv32.decoded_imm_uj[16]
.sym 55194 $abc$36366$n3083_1
.sym 55197 picorv32.instr_auipc
.sym 55198 $abc$36366$n3085
.sym 55199 picorv32.mem_rdata_q[15]
.sym 55200 picorv32.instr_lui
.sym 55203 picorv32.reg_out[23]
.sym 55204 $abc$36366$n3836_1
.sym 55206 picorv32.reg_next_pc[23]
.sym 55209 $abc$36366$n3836_1
.sym 55211 picorv32.reg_out[21]
.sym 55212 picorv32.reg_next_pc[21]
.sym 55215 picorv32.alu_out_q[23]
.sym 55216 picorv32.latched_stalu
.sym 55217 picorv32.reg_out[23]
.sym 55221 picorv32.reg_pc[3]
.sym 55222 $abc$36366$n4056_1
.sym 55223 $abc$36366$n4053_1
.sym 55224 picorv32.cpu_state[2]
.sym 55227 picorv32.instr_lui
.sym 55228 picorv32.instr_auipc
.sym 55229 $abc$36366$n3085
.sym 55230 picorv32.mem_rdata_q[16]
.sym 55233 $abc$36366$n4085_1
.sym 55234 picorv32.cpu_state[2]
.sym 55235 $abc$36366$n4053_1
.sym 55236 picorv32.reg_pc[7]
.sym 55237 $abc$36366$n3008_$glb_ce
.sym 55238 clk12_$glb_clk
.sym 55239 $abc$36366$n205_$glb_sr
.sym 55240 $abc$36366$n5426
.sym 55241 $abc$36366$n5773
.sym 55242 $abc$36366$n5473_1
.sym 55243 basesoc_picorv327[8]
.sym 55244 $abc$36366$n5458_1
.sym 55245 basesoc_picorv327[20]
.sym 55246 $abc$36366$n5441
.sym 55247 $abc$36366$n3087
.sym 55248 $abc$36366$n3829_1
.sym 55249 $abc$36366$n3008_1
.sym 55250 picorv32.reg_next_pc[18]
.sym 55252 picorv32.latched_stalu
.sym 55253 basesoc_picorv327[6]
.sym 55254 $abc$36366$n5428_1
.sym 55255 $abc$36366$n4036_1
.sym 55256 $abc$36366$n4036_1
.sym 55257 picorv32.mem_rdata_q[25]
.sym 55258 $abc$36366$n2995
.sym 55259 picorv32.mem_rdata_latched[16]
.sym 55260 $abc$36366$n4053_1
.sym 55261 $abc$36366$n3012
.sym 55262 $abc$36366$n4037_1
.sym 55263 $abc$36366$n2934
.sym 55264 $abc$36366$n2840_1
.sym 55265 basesoc_picorv327[24]
.sym 55266 picorv32.reg_next_pc[11]
.sym 55267 basesoc_picorv327[20]
.sym 55268 $abc$36366$n3024
.sym 55269 basesoc_picorv327[22]
.sym 55270 basesoc_picorv327[14]
.sym 55271 picorv32.reg_next_pc[5]
.sym 55272 picorv32.reg_next_pc[23]
.sym 55273 $abc$36366$n2841
.sym 55274 picorv32.decoded_imm[11]
.sym 55275 $abc$36366$n3089
.sym 55281 picorv32.cpuregs_rs1[5]
.sym 55282 basesoc_picorv327[21]
.sym 55283 $abc$36366$n5456
.sym 55284 $abc$36366$n4063_1
.sym 55285 $abc$36366$n3021
.sym 55286 $abc$36366$n4191
.sym 55288 basesoc_picorv327[14]
.sym 55289 picorv32.reg_pc[4]
.sym 55291 picorv32.alu_out_q[1]
.sym 55292 $abc$36366$n4072_1
.sym 55293 $abc$36366$n4073_1
.sym 55296 basesoc_picorv327[4]
.sym 55298 picorv32.latched_stalu
.sym 55299 $abc$36366$n3089
.sym 55300 $abc$36366$n4045
.sym 55301 picorv32.cpu_state[2]
.sym 55303 $abc$36366$n4036_1
.sym 55304 $abc$36366$n2995
.sym 55305 $abc$36366$n4037_1
.sym 55306 $abc$36366$n3007_1
.sym 55307 $abc$36366$n4074_1
.sym 55308 $abc$36366$n2845
.sym 55309 basesoc_picorv327[6]
.sym 55310 picorv32.reg_out[1]
.sym 55311 basesoc_picorv327[23]
.sym 55312 $abc$36366$n4053_1
.sym 55314 picorv32.reg_out[1]
.sym 55315 picorv32.alu_out_q[1]
.sym 55316 $abc$36366$n2845
.sym 55317 picorv32.latched_stalu
.sym 55320 basesoc_picorv327[23]
.sym 55321 $abc$36366$n3007_1
.sym 55322 $abc$36366$n4191
.sym 55323 $abc$36366$n4036_1
.sym 55326 $abc$36366$n4072_1
.sym 55327 $abc$36366$n4037_1
.sym 55328 picorv32.cpuregs_rs1[5]
.sym 55329 $abc$36366$n4074_1
.sym 55332 basesoc_picorv327[6]
.sym 55333 $abc$36366$n4036_1
.sym 55334 $abc$36366$n4073_1
.sym 55335 $abc$36366$n3007_1
.sym 55340 basesoc_picorv327[4]
.sym 55341 $abc$36366$n2995
.sym 55344 basesoc_picorv327[21]
.sym 55346 $abc$36366$n2995
.sym 55350 picorv32.cpu_state[2]
.sym 55351 $abc$36366$n4063_1
.sym 55352 $abc$36366$n4053_1
.sym 55353 picorv32.reg_pc[4]
.sym 55356 $abc$36366$n4045
.sym 55357 $abc$36366$n5456
.sym 55358 basesoc_picorv327[14]
.sym 55359 $abc$36366$n3021
.sym 55360 $abc$36366$n3089
.sym 55361 clk12_$glb_clk
.sym 55363 picorv32.decoded_imm[10]
.sym 55364 $abc$36366$n4141
.sym 55365 $abc$36366$n4093_1
.sym 55366 picorv32.decoded_imm[11]
.sym 55367 picorv32.decoded_imm[15]
.sym 55368 picorv32.decoded_imm[19]
.sym 55369 $abc$36366$n4127
.sym 55370 $abc$36366$n4149
.sym 55372 basesoc_picorv327[20]
.sym 55375 $abc$36366$n3085
.sym 55376 basesoc_picorv327[21]
.sym 55377 picorv32.is_lui_auipc_jal
.sym 55378 basesoc_picorv327[8]
.sym 55379 picorv32.alu_out_q[1]
.sym 55380 $PACKER_GND_NET
.sym 55381 $abc$36366$n3021
.sym 55382 $abc$36366$n5426
.sym 55383 $abc$36366$n3085
.sym 55384 basesoc_picorv327[0]
.sym 55385 picorv32.latched_compr
.sym 55386 picorv32.irq_state[1]
.sym 55387 $abc$36366$n3007_1
.sym 55388 $abc$36366$n5141
.sym 55389 picorv32.decoded_imm[2]
.sym 55390 $abc$36366$n3083_1
.sym 55391 $abc$36366$n4037_1
.sym 55392 $abc$36366$n3007_1
.sym 55393 basesoc_picorv327[29]
.sym 55394 picorv32.mem_rdata_q[22]
.sym 55395 picorv32.reg_next_pc[21]
.sym 55396 $abc$36366$n5141
.sym 55397 picorv32.reg_pc[17]
.sym 55398 $abc$36366$n3089
.sym 55404 $abc$36366$n3024
.sym 55405 $abc$36366$n4190
.sym 55406 $abc$36366$n5455_1
.sym 55408 $abc$36366$n3007_1
.sym 55409 $abc$36366$n4037_1
.sym 55410 $abc$36366$n4189
.sym 55411 basesoc_picorv327[18]
.sym 55412 $abc$36366$n3024
.sym 55413 $abc$36366$n4188
.sym 55414 $abc$36366$n5484_1
.sym 55415 $abc$36366$n3021
.sym 55416 $abc$36366$n4892
.sym 55417 picorv32.reg_out[22]
.sym 55418 $abc$36366$n4045
.sym 55419 $abc$36366$n4036_1
.sym 55420 basesoc_picorv327[22]
.sym 55421 $abc$36366$n5141
.sym 55422 $abc$36366$n3089
.sym 55423 $abc$36366$n5480
.sym 55424 basesoc_picorv327[16]
.sym 55426 basesoc_picorv327[24]
.sym 55428 picorv32.alu_out_q[22]
.sym 55429 picorv32.cpuregs_rs1[17]
.sym 55430 $abc$36366$n2995
.sym 55431 $abc$36366$n4900
.sym 55432 $abc$36366$n4155
.sym 55434 $abc$36366$n3021
.sym 55435 picorv32.latched_stalu
.sym 55437 $abc$36366$n4900
.sym 55438 $abc$36366$n5480
.sym 55440 $abc$36366$n5141
.sym 55443 $abc$36366$n4190
.sym 55444 $abc$36366$n4189
.sym 55445 $abc$36366$n3024
.sym 55446 $abc$36366$n4900
.sym 55449 $abc$36366$n3024
.sym 55450 $abc$36366$n4892
.sym 55451 $abc$36366$n5455_1
.sym 55452 $abc$36366$n5141
.sym 55455 $abc$36366$n4045
.sym 55456 $abc$36366$n4188
.sym 55457 $abc$36366$n3021
.sym 55458 basesoc_picorv327[22]
.sym 55461 basesoc_picorv327[16]
.sym 55462 basesoc_picorv327[18]
.sym 55463 $abc$36366$n4036_1
.sym 55464 $abc$36366$n2995
.sym 55467 $abc$36366$n4037_1
.sym 55468 $abc$36366$n3007_1
.sym 55469 $abc$36366$n4155
.sym 55470 picorv32.cpuregs_rs1[17]
.sym 55473 $abc$36366$n3021
.sym 55474 $abc$36366$n5484_1
.sym 55475 basesoc_picorv327[24]
.sym 55476 $abc$36366$n4045
.sym 55479 picorv32.alu_out_q[22]
.sym 55480 picorv32.reg_out[22]
.sym 55482 picorv32.latched_stalu
.sym 55483 $abc$36366$n3089
.sym 55484 clk12_$glb_clk
.sym 55486 $abc$36366$n4150
.sym 55487 picorv32.decoded_imm[5]
.sym 55488 $abc$36366$n4148
.sym 55489 $abc$36366$n5477
.sym 55490 picorv32.decoded_imm[22]
.sym 55491 $abc$36366$n5462
.sym 55492 $abc$36366$n4156
.sym 55493 picorv32.decoded_imm[2]
.sym 55498 basesoc_picorv327[22]
.sym 55499 $abc$36366$n4127
.sym 55500 $abc$36366$n3125_1
.sym 55501 picorv32.decoded_imm[11]
.sym 55502 picorv32.irq_state[0]
.sym 55503 basesoc_picorv327[13]
.sym 55504 $abc$36366$n3021
.sym 55505 picorv32.reg_pc[10]
.sym 55507 $abc$36366$n3007_1
.sym 55508 picorv32.cpuregs_rs1[13]
.sym 55509 picorv32.decoded_imm[8]
.sym 55510 picorv32.cpu_state[2]
.sym 55511 picorv32.decoded_imm[22]
.sym 55512 $abc$36366$n4130
.sym 55513 picorv32.reg_pc[30]
.sym 55514 picorv32.irq_mask[1]
.sym 55515 $abc$36366$n3836_1
.sym 55516 basesoc_picorv327[23]
.sym 55517 picorv32.reg_next_pc[9]
.sym 55518 picorv32.reg_pc[28]
.sym 55519 basesoc_picorv327[24]
.sym 55520 $abc$36366$n4149
.sym 55521 picorv32.latched_stalu
.sym 55527 picorv32.cpuregs_rs1[24]
.sym 55528 picorv32.cpu_state[2]
.sym 55529 basesoc_picorv327[25]
.sym 55530 $abc$36366$n4045
.sym 55531 $abc$36366$n4203_1
.sym 55532 $abc$36366$n4902
.sym 55533 $abc$36366$n4901
.sym 55534 $abc$36366$n3024
.sym 55535 basesoc_picorv327[16]
.sym 55536 picorv32.cpu_state[3]
.sym 55537 picorv32.reg_pc[23]
.sym 55538 $abc$36366$n4080_1
.sym 55539 $abc$36366$n4202
.sym 55540 $abc$36366$n4053_1
.sym 55541 $abc$36366$n4036_1
.sym 55542 $abc$36366$n2995
.sym 55543 $abc$36366$n4201_1
.sym 55544 $abc$36366$n3021
.sym 55545 $abc$36366$n3089
.sym 55546 picorv32.cpu_state[4]
.sym 55547 $abc$36366$n3007_1
.sym 55548 $abc$36366$n5141
.sym 55549 $abc$36366$n7119
.sym 55550 basesoc_picorv327[23]
.sym 55551 $abc$36366$n4037_1
.sym 55552 picorv32.reg_pc[5]
.sym 55553 $abc$36366$n4195_1
.sym 55554 $abc$36366$n5482_1
.sym 55556 $abc$36366$n5141
.sym 55557 $abc$36366$n4197_1
.sym 55558 basesoc_picorv327[23]
.sym 55560 picorv32.cpuregs_rs1[24]
.sym 55561 $abc$36366$n4202
.sym 55562 $abc$36366$n3007_1
.sym 55563 $abc$36366$n4037_1
.sym 55566 basesoc_picorv327[16]
.sym 55567 picorv32.cpu_state[3]
.sym 55568 picorv32.cpu_state[4]
.sym 55569 $abc$36366$n7119
.sym 55572 $abc$36366$n4203_1
.sym 55573 $abc$36366$n4902
.sym 55574 $abc$36366$n4201_1
.sym 55575 $abc$36366$n5141
.sym 55578 $abc$36366$n4195_1
.sym 55579 $abc$36366$n4901
.sym 55580 $abc$36366$n4197_1
.sym 55581 $abc$36366$n5141
.sym 55584 basesoc_picorv327[25]
.sym 55585 basesoc_picorv327[23]
.sym 55586 $abc$36366$n2995
.sym 55587 $abc$36366$n4036_1
.sym 55591 picorv32.reg_pc[5]
.sym 55592 picorv32.cpu_state[2]
.sym 55593 $abc$36366$n4053_1
.sym 55596 $abc$36366$n4080_1
.sym 55597 $abc$36366$n3024
.sym 55598 $abc$36366$n4901
.sym 55599 picorv32.reg_pc[23]
.sym 55602 $abc$36366$n3021
.sym 55603 basesoc_picorv327[23]
.sym 55604 $abc$36366$n4045
.sym 55605 $abc$36366$n5482_1
.sym 55606 $abc$36366$n3089
.sym 55607 clk12_$glb_clk
.sym 55609 picorv32.decoded_imm_uj[22]
.sym 55610 $abc$36366$n4238
.sym 55611 $abc$36366$n4227_1
.sym 55612 $abc$36366$n4240_1
.sym 55613 $abc$36366$n5488_1
.sym 55614 picorv32.decoded_imm_uj[23]
.sym 55615 $abc$36366$n5492
.sym 55616 $abc$36366$n4130
.sym 55617 basesoc_picorv327[16]
.sym 55618 $abc$36366$n4080_1
.sym 55621 picorv32.mem_rdata_q[25]
.sym 55622 basesoc_picorv327[31]
.sym 55623 picorv32.reg_pc[16]
.sym 55624 $abc$36366$n4080_1
.sym 55625 $abc$36366$n4806
.sym 55626 $abc$36366$n4045
.sym 55627 basesoc_picorv327[21]
.sym 55628 $abc$36366$n4150
.sym 55629 $abc$36366$n4045
.sym 55630 picorv32.cpu_state[4]
.sym 55631 picorv32.cpuregs_rs1[24]
.sym 55632 $abc$36366$n4148
.sym 55633 $abc$36366$n3848_1
.sym 55635 $abc$36366$n3021
.sym 55636 picorv32.reg_pc[11]
.sym 55637 $abc$36366$n5172
.sym 55638 picorv32.reg_pc[5]
.sym 55639 picorv32.mem_rdata_q[23]
.sym 55641 $abc$36366$n3836_1
.sym 55642 picorv32.reg_next_pc[13]
.sym 55643 picorv32.decoded_imm_uj[2]
.sym 55644 $abc$36366$n5160
.sym 55650 $abc$36366$n4902
.sym 55651 basesoc_picorv327[27]
.sym 55652 $abc$36366$n4907
.sym 55653 $abc$36366$n3021
.sym 55655 $abc$36366$n4036_1
.sym 55656 $abc$36366$n3864_1
.sym 55657 $abc$36366$n4233_1
.sym 55658 $abc$36366$n5490_1
.sym 55659 $abc$36366$n3007_1
.sym 55660 $abc$36366$n4231_1
.sym 55661 basesoc_picorv327[29]
.sym 55662 $abc$36366$n3024
.sym 55663 $abc$36366$n4037_1
.sym 55664 $abc$36366$n4080_1
.sym 55666 $abc$36366$n2995
.sym 55668 $abc$36366$n3089
.sym 55669 $abc$36366$n5141
.sym 55670 $abc$36366$n4232
.sym 55671 $abc$36366$n4226
.sym 55672 picorv32.reg_next_pc[5]
.sym 55674 $abc$36366$n3856_1
.sym 55676 $abc$36366$n3836_1
.sym 55677 $abc$36366$n3838_1
.sym 55678 picorv32.reg_next_pc[7]
.sym 55679 $abc$36366$n4045
.sym 55680 picorv32.cpuregs_rs1[28]
.sym 55681 picorv32.reg_pc[24]
.sym 55683 $abc$36366$n4045
.sym 55684 $abc$36366$n3021
.sym 55685 basesoc_picorv327[29]
.sym 55686 $abc$36366$n4231_1
.sym 55689 $abc$36366$n4226
.sym 55690 $abc$36366$n3007_1
.sym 55691 picorv32.cpuregs_rs1[28]
.sym 55692 $abc$36366$n4037_1
.sym 55695 $abc$36366$n4907
.sym 55696 $abc$36366$n3024
.sym 55697 $abc$36366$n4232
.sym 55698 $abc$36366$n4233_1
.sym 55701 $abc$36366$n5490_1
.sym 55702 $abc$36366$n4907
.sym 55703 $abc$36366$n5141
.sym 55707 $abc$36366$n4902
.sym 55708 $abc$36366$n3024
.sym 55709 picorv32.reg_pc[24]
.sym 55710 $abc$36366$n4080_1
.sym 55713 $abc$36366$n4036_1
.sym 55714 $abc$36366$n2995
.sym 55715 basesoc_picorv327[27]
.sym 55716 basesoc_picorv327[29]
.sym 55719 $abc$36366$n3838_1
.sym 55720 $abc$36366$n3836_1
.sym 55721 $abc$36366$n3864_1
.sym 55722 picorv32.reg_next_pc[7]
.sym 55725 $abc$36366$n3836_1
.sym 55726 $abc$36366$n3838_1
.sym 55727 $abc$36366$n3856_1
.sym 55728 picorv32.reg_next_pc[5]
.sym 55729 $abc$36366$n3089
.sym 55730 clk12_$glb_clk
.sym 55732 $abc$36366$n5190
.sym 55733 picorv32.decoded_imm[26]
.sym 55734 $abc$36366$n3836_1
.sym 55735 $abc$36366$n3838_1
.sym 55736 $abc$36366$n3084
.sym 55737 $abc$36366$n2845
.sym 55738 $abc$36366$n3143
.sym 55739 picorv32.decoded_imm[23]
.sym 55745 $abc$36366$n5492
.sym 55746 basesoc_picorv327[24]
.sym 55747 $abc$36366$n4239_1
.sym 55748 $abc$36366$n4907
.sym 55749 $abc$36366$n4053_1
.sym 55750 picorv32.irq_state[1]
.sym 55751 $abc$36366$n4036_1
.sym 55752 picorv32.latched_branch
.sym 55753 $abc$36366$n4233_1
.sym 55754 $abc$36366$n4902
.sym 55755 basesoc_picorv327[27]
.sym 55757 picorv32.reg_next_pc[11]
.sym 55758 $abc$36366$n5157
.sym 55762 picorv32.reg_pc[13]
.sym 55763 picorv32.reg_next_pc[5]
.sym 55764 picorv32.reg_next_pc[23]
.sym 55765 $abc$36366$n5172
.sym 55767 $abc$36366$n5166
.sym 55779 picorv32.reg_next_pc[11]
.sym 55782 $abc$36366$n3836_1
.sym 55783 $abc$36366$n5184
.sym 55787 $abc$36366$n5172
.sym 55788 $abc$36366$n5166
.sym 55789 picorv32.reg_next_pc[3]
.sym 55791 picorv32.latched_stalu
.sym 55792 $abc$36366$n3838_1
.sym 55793 picorv32.reg_out[19]
.sym 55794 picorv32.alu_out_q[19]
.sym 55797 $abc$36366$n3880_1
.sym 55799 $abc$36366$n3836_1
.sym 55800 $abc$36366$n5160
.sym 55801 picorv32.reg_next_pc[19]
.sym 55803 $abc$36366$n3843_1
.sym 55806 $abc$36366$n5166
.sym 55812 $abc$36366$n5172
.sym 55818 $abc$36366$n3836_1
.sym 55819 $abc$36366$n3880_1
.sym 55820 picorv32.reg_next_pc[11]
.sym 55821 $abc$36366$n3838_1
.sym 55824 $abc$36366$n3838_1
.sym 55825 $abc$36366$n3836_1
.sym 55826 $abc$36366$n3843_1
.sym 55827 picorv32.reg_next_pc[3]
.sym 55831 picorv32.reg_next_pc[19]
.sym 55832 picorv32.reg_out[19]
.sym 55833 $abc$36366$n3836_1
.sym 55837 picorv32.latched_stalu
.sym 55838 picorv32.alu_out_q[19]
.sym 55839 picorv32.reg_out[19]
.sym 55842 $abc$36366$n5160
.sym 55850 $abc$36366$n5184
.sym 55852 $abc$36366$n3020_$glb_ce
.sym 55853 clk12_$glb_clk
.sym 55854 $abc$36366$n208_$glb_sr
.sym 55855 picorv32.reg_next_pc[3]
.sym 55856 picorv32.reg_pc[13]
.sym 55857 $abc$36366$n5178
.sym 55858 $abc$36366$n3853_1
.sym 55859 picorv32.reg_next_pc[13]
.sym 55860 $abc$36366$n3870_1
.sym 55861 picorv32.reg_next_pc[8]
.sym 55862 $abc$36366$n3858_1
.sym 55867 $abc$36366$n3085
.sym 55868 basesoc_picorv327[16]
.sym 55869 picorv32.mem_rdata_q[26]
.sym 55870 $abc$36366$n3838_1
.sym 55871 picorv32.mem_rdata_q[20]
.sym 55872 picorv32.decoded_imm[13]
.sym 55873 picorv32.decoded_imm[6]
.sym 55874 picorv32.decoded_imm[28]
.sym 55875 picorv32.decoded_imm_uj[24]
.sym 55876 picorv32.decoded_imm[14]
.sym 55877 picorv32.decoded_imm[27]
.sym 55878 $abc$36366$n3836_1
.sym 55879 $abc$36366$n3836_1
.sym 55880 $abc$36366$n5184
.sym 55881 $abc$36366$n3838_1
.sym 55882 $abc$36366$n5160
.sym 55883 $abc$36366$n3083_1
.sym 55885 $abc$36366$n2845
.sym 55887 picorv32.reg_next_pc[21]
.sym 55888 picorv32.reg_pc[17]
.sym 55889 picorv32.reg_next_pc[5]
.sym 55897 $abc$36366$n5184
.sym 55898 picorv32.reg_next_pc[12]
.sym 55899 $abc$36366$n3866
.sym 55900 $abc$36366$n3874
.sym 55901 $abc$36366$n3912_1
.sym 55902 $abc$36366$n3846_1
.sym 55904 $abc$36366$n3882_1
.sym 55905 $abc$36366$n5181
.sym 55906 $abc$36366$n3836_1
.sym 55907 $abc$36366$n3838_1
.sym 55909 $abc$36366$n5172
.sym 55910 $abc$36366$n3846_1
.sym 55914 $abc$36366$n5178
.sym 55919 $abc$36366$n3858_1
.sym 55920 $abc$36366$n3884_1
.sym 55921 picorv32.reg_next_pc[19]
.sym 55922 $abc$36366$n5163
.sym 55923 $abc$36366$n3853_1
.sym 55927 $abc$36366$n5166
.sym 55931 $abc$36366$n5181
.sym 55935 $abc$36366$n3858_1
.sym 55936 $abc$36366$n5166
.sym 55937 $abc$36366$n3846_1
.sym 55941 $abc$36366$n5172
.sym 55943 $abc$36366$n3846_1
.sym 55944 $abc$36366$n3866
.sym 55947 $abc$36366$n5163
.sym 55948 $abc$36366$n3846_1
.sym 55950 $abc$36366$n3853_1
.sym 55953 picorv32.reg_next_pc[12]
.sym 55954 $abc$36366$n3836_1
.sym 55955 $abc$36366$n3838_1
.sym 55956 $abc$36366$n3884_1
.sym 55959 $abc$36366$n3836_1
.sym 55960 $abc$36366$n3838_1
.sym 55961 $abc$36366$n3912_1
.sym 55962 picorv32.reg_next_pc[19]
.sym 55966 $abc$36366$n5184
.sym 55967 $abc$36366$n3846_1
.sym 55968 $abc$36366$n3882_1
.sym 55971 $abc$36366$n3846_1
.sym 55972 $abc$36366$n5178
.sym 55974 $abc$36366$n3874
.sym 55975 $abc$36366$n3020_$glb_ce
.sym 55976 clk12_$glb_clk
.sym 55977 $abc$36366$n208_$glb_sr
.sym 55980 $abc$36366$n5308
.sym 55981 $abc$36366$n5309
.sym 55982 $abc$36366$n5310
.sym 55983 $abc$36366$n5311
.sym 55984 $abc$36366$n5312
.sym 55985 $abc$36366$n5313
.sym 55990 $abc$36366$n3854_1
.sym 55992 $abc$36366$n5163
.sym 55993 $abc$36366$n3866
.sym 55994 picorv32.irq_state[0]
.sym 55995 $abc$36366$n3147
.sym 55997 $abc$36366$n3845_1
.sym 55998 $abc$36366$n5166
.sym 56001 $abc$36366$n5181
.sym 56002 picorv32.reg_pc[28]
.sym 56005 picorv32.reg_pc[30]
.sym 56006 $abc$36366$n5220
.sym 56007 $abc$36366$n5187
.sym 56008 $abc$36366$n5175
.sym 56009 $abc$36366$n5208
.sym 56013 picorv32.reg_next_pc[9]
.sym 56019 $abc$36366$n5373
.sym 56022 picorv32.reg_next_pc[22]
.sym 56023 $abc$36366$n5375
.sym 56024 picorv32.reg_next_pc[23]
.sym 56025 $abc$36366$n5376
.sym 56026 $abc$36366$n3848_1
.sym 56027 $abc$36366$n3928_1
.sym 56028 $abc$36366$n3854_1
.sym 56030 $abc$36366$n3846_1
.sym 56031 $abc$36366$n5187
.sym 56032 $abc$36366$n5208
.sym 56034 $abc$36366$n3886_1
.sym 56036 $abc$36366$n5315
.sym 56039 $abc$36366$n3836_1
.sym 56040 $abc$36366$n3924_1
.sym 56041 $abc$36366$n3838_1
.sym 56042 $abc$36366$n5313
.sym 56045 $abc$36366$n5316
.sym 56049 $abc$36366$n5220
.sym 56052 $abc$36366$n5375
.sym 56053 $abc$36366$n3848_1
.sym 56054 $abc$36366$n3854_1
.sym 56055 $abc$36366$n5315
.sym 56060 $abc$36366$n5220
.sym 56064 $abc$36366$n3886_1
.sym 56066 $abc$36366$n3846_1
.sym 56067 $abc$36366$n5187
.sym 56070 $abc$36366$n3924_1
.sym 56071 $abc$36366$n3836_1
.sym 56072 picorv32.reg_next_pc[22]
.sym 56073 $abc$36366$n3838_1
.sym 56076 $abc$36366$n3854_1
.sym 56077 $abc$36366$n3848_1
.sym 56078 $abc$36366$n5373
.sym 56079 $abc$36366$n5313
.sym 56083 $abc$36366$n5208
.sym 56088 $abc$36366$n3836_1
.sym 56089 $abc$36366$n3928_1
.sym 56090 $abc$36366$n3838_1
.sym 56091 picorv32.reg_next_pc[23]
.sym 56094 $abc$36366$n3848_1
.sym 56095 $abc$36366$n5376
.sym 56096 $abc$36366$n5316
.sym 56097 $abc$36366$n3854_1
.sym 56098 $abc$36366$n3020_$glb_ce
.sym 56099 clk12_$glb_clk
.sym 56100 $abc$36366$n208_$glb_sr
.sym 56101 $abc$36366$n5314
.sym 56102 $abc$36366$n5315
.sym 56103 $abc$36366$n5316
.sym 56104 $abc$36366$n5317
.sym 56105 $abc$36366$n5318
.sym 56106 $abc$36366$n5319
.sym 56107 $abc$36366$n5320
.sym 56108 $abc$36366$n5321
.sym 56113 picorv32.irq_state[0]
.sym 56114 $abc$36366$n3854_1
.sym 56115 picorv32.reg_pc[19]
.sym 56116 picorv32.reg_next_pc[22]
.sym 56117 $abc$36366$n5378
.sym 56118 $abc$36366$n3846_1
.sym 56119 $abc$36366$n5379
.sym 56120 picorv32.decoded_imm_uj[15]
.sym 56121 $abc$36366$n5217
.sym 56122 picorv32.cpu_state[0]
.sym 56123 $abc$36366$n5373
.sym 56124 $abc$36366$n3008
.sym 56128 $abc$36366$n5217
.sym 56131 $abc$36366$n5311
.sym 56134 $abc$36366$n3848_1
.sym 56142 $abc$36366$n5381
.sym 56145 $abc$36366$n5374
.sym 56146 $abc$36366$n3854_1
.sym 56147 $abc$36366$n3848_1
.sym 56148 $abc$36366$n5220
.sym 56150 $abc$36366$n5385
.sym 56151 $abc$36366$n3846_1
.sym 56152 $abc$36366$n3922_1
.sym 56154 $abc$36366$n3854_1
.sym 56155 $abc$36366$n3848_1
.sym 56156 $abc$36366$n3930_1
.sym 56158 $abc$36366$n5314
.sym 56159 $abc$36366$n5214
.sym 56162 $abc$36366$n5318
.sym 56163 $abc$36366$n5319
.sym 56165 $abc$36366$n5321
.sym 56167 $abc$36366$n5384
.sym 56168 $abc$36366$n5324
.sym 56169 $abc$36366$n5325
.sym 56171 $abc$36366$n5378
.sym 56173 $abc$36366$n5379
.sym 56175 $abc$36366$n3854_1
.sym 56176 $abc$36366$n5324
.sym 56177 $abc$36366$n5384
.sym 56178 $abc$36366$n3848_1
.sym 56181 $abc$36366$n3854_1
.sym 56182 $abc$36366$n3848_1
.sym 56183 $abc$36366$n5319
.sym 56184 $abc$36366$n5379
.sym 56187 $abc$36366$n5325
.sym 56188 $abc$36366$n3848_1
.sym 56189 $abc$36366$n3854_1
.sym 56190 $abc$36366$n5385
.sym 56193 $abc$36366$n5374
.sym 56194 $abc$36366$n3854_1
.sym 56195 $abc$36366$n3848_1
.sym 56196 $abc$36366$n5314
.sym 56200 $abc$36366$n3922_1
.sym 56201 $abc$36366$n3846_1
.sym 56202 $abc$36366$n5214
.sym 56206 $abc$36366$n5220
.sym 56207 $abc$36366$n3930_1
.sym 56208 $abc$36366$n3846_1
.sym 56211 $abc$36366$n5381
.sym 56212 $abc$36366$n3848_1
.sym 56213 $abc$36366$n3854_1
.sym 56214 $abc$36366$n5321
.sym 56217 $abc$36366$n3848_1
.sym 56218 $abc$36366$n5378
.sym 56219 $abc$36366$n3854_1
.sym 56220 $abc$36366$n5318
.sym 56221 $abc$36366$n3020_$glb_ce
.sym 56222 clk12_$glb_clk
.sym 56223 $abc$36366$n208_$glb_sr
.sym 56224 $abc$36366$n5322
.sym 56225 $abc$36366$n5323
.sym 56226 $abc$36366$n5324
.sym 56227 $abc$36366$n5325
.sym 56228 $abc$36366$n5326
.sym 56229 $abc$36366$n5327
.sym 56230 $abc$36366$n5328
.sym 56231 $abc$36366$n5329
.sym 56236 $abc$36366$n5385
.sym 56237 $abc$36366$n5320
.sym 56238 $abc$36366$n5382
.sym 56239 $abc$36366$n5317
.sym 56240 $abc$36366$n5199
.sym 56241 picorv32.decoded_imm[30]
.sym 56242 $abc$36366$n5196
.sym 56243 $abc$36366$n5217
.sym 56244 picorv32.decoded_imm_uj[18]
.sym 56246 $abc$36366$n5381
.sym 56255 picorv32.reg_next_pc[23]
.sym 56267 $abc$36366$n5390
.sym 56268 $abc$36366$n3854_1
.sym 56270 $abc$36366$n3914_1
.sym 56272 $abc$36366$n5388
.sym 56275 $abc$36366$n5394
.sym 56276 $abc$36366$n3854_1
.sym 56278 $abc$36366$n5383
.sym 56279 $abc$36366$n5208
.sym 56281 $abc$36366$n5322
.sym 56282 $abc$36366$n5323
.sym 56285 $abc$36366$n5334
.sym 56286 $abc$36366$n5327
.sym 56287 $abc$36366$n5328
.sym 56288 $abc$36366$n5382
.sym 56289 $abc$36366$n5330
.sym 56290 $abc$36366$n3846_1
.sym 56293 $abc$36366$n5205
.sym 56294 $abc$36366$n3848_1
.sym 56295 $abc$36366$n5387
.sym 56296 $abc$36366$n3910_1
.sym 56298 $abc$36366$n3848_1
.sym 56299 $abc$36366$n5394
.sym 56300 $abc$36366$n5334
.sym 56301 $abc$36366$n3854_1
.sym 56304 $abc$36366$n3854_1
.sym 56305 $abc$36366$n3848_1
.sym 56306 $abc$36366$n5388
.sym 56307 $abc$36366$n5328
.sym 56311 $abc$36366$n3914_1
.sym 56312 $abc$36366$n3846_1
.sym 56313 $abc$36366$n5208
.sym 56317 $abc$36366$n3846_1
.sym 56318 $abc$36366$n5205
.sym 56319 $abc$36366$n3910_1
.sym 56322 $abc$36366$n5390
.sym 56323 $abc$36366$n5330
.sym 56324 $abc$36366$n3848_1
.sym 56325 $abc$36366$n3854_1
.sym 56328 $abc$36366$n3854_1
.sym 56329 $abc$36366$n5383
.sym 56330 $abc$36366$n5323
.sym 56331 $abc$36366$n3848_1
.sym 56334 $abc$36366$n3848_1
.sym 56335 $abc$36366$n5327
.sym 56336 $abc$36366$n3854_1
.sym 56337 $abc$36366$n5387
.sym 56340 $abc$36366$n3854_1
.sym 56341 $abc$36366$n3848_1
.sym 56342 $abc$36366$n5382
.sym 56343 $abc$36366$n5322
.sym 56344 $abc$36366$n3020_$glb_ce
.sym 56345 clk12_$glb_clk
.sym 56346 $abc$36366$n208_$glb_sr
.sym 56347 $abc$36366$n5330
.sym 56348 $abc$36366$n5331
.sym 56349 $abc$36366$n5332
.sym 56350 $abc$36366$n5333
.sym 56351 $abc$36366$n5334
.sym 56352 $abc$36366$n5335
.sym 56353 $abc$36366$n3946_1
.sym 56354 $abc$36366$n3954_1
.sym 56361 $abc$36366$n5390
.sym 56362 $abc$36366$n3854_1
.sym 56363 $abc$36366$n5394
.sym 56365 $abc$36366$n5395
.sym 56368 $PACKER_VCC_NET
.sym 56374 $abc$36366$n5205
.sym 56379 $abc$36366$n5205
.sym 56398 $abc$36366$n3854_1
.sym 56400 $abc$36366$n3846_1
.sym 56401 $abc$36366$n5238
.sym 56404 $abc$36366$n3848_1
.sym 56409 $abc$36366$n5335
.sym 56413 $abc$36366$n5395
.sym 56419 $abc$36366$n3954_1
.sym 56421 $abc$36366$n3954_1
.sym 56422 $abc$36366$n3846_1
.sym 56423 $abc$36366$n5238
.sym 56433 $abc$36366$n5395
.sym 56434 $abc$36366$n5335
.sym 56435 $abc$36366$n3848_1
.sym 56436 $abc$36366$n3854_1
.sym 56467 $abc$36366$n3020_$glb_ce
.sym 56468 clk12_$glb_clk
.sym 56469 $abc$36366$n208_$glb_sr
.sym 56482 $abc$36366$n3854_1
.sym 56485 $abc$36366$n5238
.sym 56514 $abc$36366$n3008
.sym 56527 $abc$36366$n3008
.sym 56570 waittimer0_count[1]
.sym 56587 array_muxed0[1]
.sym 56591 $abc$36366$n3370
.sym 56697 $abc$36366$n3338
.sym 56698 waittimer0_count[4]
.sym 56699 waittimer0_count[11]
.sym 56700 waittimer0_count[3]
.sym 56701 $abc$36366$n3339
.sym 56702 $abc$36366$n2906
.sym 56703 waittimer0_count[2]
.sym 56704 $abc$36366$n3336
.sym 56717 array_muxed1[25]
.sym 56740 basesoc_timer0_load_storage[12]
.sym 56742 $abc$36366$n146
.sym 56744 $abc$36366$n2906
.sym 56749 sys_rst
.sym 56753 interface0_bank_bus_dat_r[0]
.sym 56754 csrbank2_bitbang0_w[2]
.sym 56763 basesoc_dat_w[3]
.sym 56775 basesoc_dat_w[3]
.sym 56782 basesoc_dat_w[6]
.sym 56785 $abc$36366$n2865
.sym 56787 basesoc_dat_w[4]
.sym 56802 basesoc_dat_w[7]
.sym 56820 basesoc_dat_w[3]
.sym 56834 basesoc_dat_w[7]
.sym 56837 basesoc_dat_w[6]
.sym 56850 basesoc_dat_w[4]
.sym 56853 $abc$36366$n2865
.sym 56854 clk12_$glb_clk
.sym 56855 sys_rst_$glb_sr
.sym 56856 spiflash_counter[0]
.sym 56857 $abc$36366$n3384_1
.sym 56858 $abc$36366$n3337
.sym 56859 spiflash_counter[7]
.sym 56860 spiflash_counter[3]
.sym 56861 spiflash_counter[2]
.sym 56862 $abc$36366$n6313
.sym 56863 $abc$36366$n2905
.sym 56868 basesoc_dat_w[6]
.sym 56870 array_muxed1[6]
.sym 56871 basesoc_dat_w[2]
.sym 56873 $abc$36366$n3336
.sym 56878 adr[0]
.sym 56879 basesoc_dat_w[6]
.sym 56885 $abc$36366$n3374
.sym 56886 $abc$36366$n2906
.sym 56887 $abc$36366$n2905
.sym 56888 basesoc_dat_w[7]
.sym 56890 basesoc_ctrl_reset_reset_r
.sym 56911 basesoc_dat_w[2]
.sym 56915 $abc$36366$n2942
.sym 56972 basesoc_dat_w[2]
.sym 56976 $abc$36366$n2942
.sym 56977 clk12_$glb_clk
.sym 56978 sys_rst_$glb_sr
.sym 56981 $abc$36366$n6317
.sym 56982 $abc$36366$n6319
.sym 56983 $abc$36366$n6321
.sym 56984 $abc$36366$n6323
.sym 56985 $abc$36366$n6325
.sym 56986 $abc$36366$n6327
.sym 56992 basesoc_ctrl_storage[2]
.sym 56993 array_muxed0[13]
.sym 56994 sys_rst
.sym 56996 $abc$36366$n2905
.sym 56999 basesoc_dat_w[2]
.sym 57001 basesoc_dat_w[5]
.sym 57003 adr[1]
.sym 57004 eventmanager_status_w[0]
.sym 57009 basesoc_dat_w[6]
.sym 57014 array_muxed0[14]
.sym 57023 $abc$36366$n3333
.sym 57025 $abc$36366$n3218
.sym 57027 csrbank2_bitbang0_w[2]
.sym 57033 eventmanager_status_w[0]
.sym 57034 $abc$36366$n2852
.sym 57042 $abc$36366$n3370
.sym 57049 array_muxed0[1]
.sym 57051 $abc$36366$n5085_1
.sym 57054 csrbank2_bitbang0_w[2]
.sym 57055 $abc$36366$n3370
.sym 57056 $abc$36366$n2852
.sym 57059 $abc$36366$n3333
.sym 57060 $abc$36366$n5085_1
.sym 57061 $abc$36366$n3218
.sym 57062 eventmanager_status_w[0]
.sym 57077 array_muxed0[1]
.sym 57100 clk12_$glb_clk
.sym 57101 sys_rst_$glb_sr
.sym 57102 spiflash_counter[5]
.sym 57103 $abc$36366$n2814
.sym 57104 $abc$36366$n3374
.sym 57106 spiflash_counter[6]
.sym 57107 $abc$36366$n3380
.sym 57108 $abc$36366$n3375
.sym 57109 spiflash_counter[4]
.sym 57114 $abc$36366$n2877
.sym 57115 $abc$36366$n3209
.sym 57119 $abc$36366$n3333
.sym 57122 csrbank2_bitbang_en0_w
.sym 57125 spiflash_clk
.sym 57126 slave_sel_r[2]
.sym 57127 $abc$36366$n3215
.sym 57129 $abc$36366$n3380
.sym 57131 adr[1]
.sym 57133 array_muxed0[6]
.sym 57134 $abc$36366$n2685
.sym 57136 $abc$36366$n3217
.sym 57137 sys_rst
.sym 57147 adr[1]
.sym 57148 adr[0]
.sym 57160 basesoc_dat_w[7]
.sym 57162 basesoc_ctrl_reset_reset_r
.sym 57170 $abc$36366$n2877
.sym 57196 basesoc_dat_w[7]
.sym 57208 adr[0]
.sym 57209 adr[1]
.sym 57218 basesoc_ctrl_reset_reset_r
.sym 57222 $abc$36366$n2877
.sym 57223 clk12_$glb_clk
.sym 57224 sys_rst_$glb_sr
.sym 57225 $abc$36366$n3307
.sym 57228 $abc$36366$n3217
.sym 57230 eventsourceprocess0_old_trigger
.sym 57231 slave_sel_r[2]
.sym 57233 array_muxed0[13]
.sym 57236 array_muxed0[13]
.sym 57237 $abc$36366$n2947
.sym 57241 basesoc_dat_w[2]
.sym 57243 $abc$36366$n3209
.sym 57245 basesoc_timer0_reload_storage[31]
.sym 57248 $abc$36366$n2940
.sym 57254 spiflash_miso
.sym 57255 $abc$36366$n3304
.sym 57256 $abc$36366$n3218
.sym 57259 interface0_bank_bus_dat_r[0]
.sym 57277 $abc$36366$n2685
.sym 57283 adr[2]
.sym 57287 $abc$36366$n3215
.sym 57294 basesoc_dat_w[7]
.sym 57297 basesoc_adr[3]
.sym 57311 basesoc_adr[3]
.sym 57312 adr[2]
.sym 57314 $abc$36366$n3215
.sym 57326 basesoc_dat_w[7]
.sym 57341 adr[2]
.sym 57342 basesoc_adr[3]
.sym 57343 $abc$36366$n3215
.sym 57345 $abc$36366$n2685
.sym 57346 clk12_$glb_clk
.sym 57347 sys_rst_$glb_sr
.sym 57348 $abc$36366$n5235_1
.sym 57349 $abc$36366$n5237
.sym 57350 basesoc_bus_wishbone_dat_r[5]
.sym 57351 basesoc_bus_wishbone_dat_r[3]
.sym 57352 basesoc_bus_wishbone_dat_r[0]
.sym 57353 $abc$36366$n5243
.sym 57354 basesoc_bus_wishbone_dat_r[2]
.sym 57355 $abc$36366$n5232_1
.sym 57357 array_muxed0[0]
.sym 57358 array_muxed0[0]
.sym 57360 $abc$36366$n3301
.sym 57361 slave_sel_r[2]
.sym 57363 $abc$36366$n3217
.sym 57365 $abc$36366$n2685
.sym 57366 $abc$36366$n3214
.sym 57368 basesoc_uart_phy_rx_r
.sym 57373 $abc$36366$n3218
.sym 57374 spiflash_miso
.sym 57378 $abc$36366$n3979_1
.sym 57379 basesoc_ctrl_reset_reset_r
.sym 57380 basesoc_dat_w[7]
.sym 57381 basesoc_uart_phy_rx_busy
.sym 57383 $abc$36366$n2950
.sym 57389 $abc$36366$n5032
.sym 57393 $abc$36366$n3215
.sym 57394 csrbank2_bitbang_en0_w
.sym 57397 $abc$36366$n2852
.sym 57398 spiflash_clk1
.sym 57399 $abc$36366$n3218
.sym 57400 $abc$36366$n3370
.sym 57401 basesoc_adr[11]
.sym 57402 $abc$36366$n5031_1
.sym 57403 basesoc_we
.sym 57409 $abc$36366$n2849
.sym 57411 basesoc_adr[12]
.sym 57414 spiflash_miso
.sym 57415 csrbank2_bitbang0_w[1]
.sym 57416 csrbank2_bitbang0_w[1]
.sym 57417 csrbank2_bitbang0_w[0]
.sym 57419 csrbank2_bitbang0_w[3]
.sym 57420 sys_rst
.sym 57423 $abc$36366$n3218
.sym 57424 spiflash_miso
.sym 57429 basesoc_adr[12]
.sym 57430 basesoc_adr[11]
.sym 57431 $abc$36366$n2849
.sym 57434 csrbank2_bitbang0_w[1]
.sym 57436 spiflash_clk1
.sym 57437 csrbank2_bitbang_en0_w
.sym 57441 $abc$36366$n2849
.sym 57442 basesoc_adr[11]
.sym 57443 basesoc_adr[12]
.sym 57446 $abc$36366$n5031_1
.sym 57447 $abc$36366$n2852
.sym 57448 $abc$36366$n3370
.sym 57449 csrbank2_bitbang0_w[0]
.sym 57452 csrbank2_bitbang0_w[1]
.sym 57453 $abc$36366$n5032
.sym 57454 csrbank2_bitbang_en0_w
.sym 57455 $abc$36366$n3215
.sym 57458 $abc$36366$n3370
.sym 57459 $abc$36366$n2852
.sym 57460 sys_rst
.sym 57461 basesoc_we
.sym 57464 $abc$36366$n2852
.sym 57465 $abc$36366$n3370
.sym 57466 csrbank2_bitbang0_w[3]
.sym 57469 clk12_$glb_clk
.sym 57470 sys_rst_$glb_sr
.sym 57471 $abc$36366$n2893_1
.sym 57472 slave_sel_r[0]
.sym 57473 basesoc_bus_wishbone_dat_r[6]
.sym 57474 interface0_bank_bus_dat_r[1]
.sym 57475 interface0_bank_bus_dat_r[2]
.sym 57476 $abc$36366$n2885_1
.sym 57477 $abc$36366$n2889
.sym 57478 $abc$36366$n2881_1
.sym 57481 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57483 $abc$36366$n5247
.sym 57484 sys_rst
.sym 57485 $abc$36366$n3211
.sym 57487 sel_r
.sym 57491 $abc$36366$n2848
.sym 57492 array_muxed0[11]
.sym 57493 $abc$36366$n2852
.sym 57494 csrbank2_bitbang0_w[0]
.sym 57496 interface3_bank_bus_dat_r[1]
.sym 57497 $abc$36366$n3333
.sym 57498 array_muxed0[14]
.sym 57499 basesoc_dat_w[3]
.sym 57500 adr[1]
.sym 57502 csrbank2_bitbang0_w[1]
.sym 57503 $abc$36366$n2929
.sym 57506 array_muxed0[3]
.sym 57512 interface3_bank_bus_dat_r[1]
.sym 57513 $abc$36366$n5237
.sym 57514 basesoc_uart_phy_rx_busy
.sym 57517 spiflash_i
.sym 57518 basesoc_adr[12]
.sym 57519 $abc$36366$n3291
.sym 57521 csrbank2_bitbang0_w[1]
.sym 57522 basesoc_uart_phy_rx
.sym 57523 interface1_bank_bus_dat_r[1]
.sym 57524 $abc$36366$n2849
.sym 57525 $abc$36366$n5225
.sym 57526 $abc$36366$n2852
.sym 57527 interface4_bank_bus_dat_r[1]
.sym 57529 interface5_bank_bus_dat_r[1]
.sym 57530 array_muxed0[11]
.sym 57531 interface0_bank_bus_dat_r[1]
.sym 57532 basesoc_adr[11]
.sym 57534 interface2_bank_bus_dat_r[1]
.sym 57536 $abc$36366$n5238_1
.sym 57539 $abc$36366$n3370
.sym 57542 basesoc_uart_phy_rx_r
.sym 57545 interface1_bank_bus_dat_r[1]
.sym 57546 interface0_bank_bus_dat_r[1]
.sym 57547 interface2_bank_bus_dat_r[1]
.sym 57548 interface5_bank_bus_dat_r[1]
.sym 57553 spiflash_i
.sym 57557 basesoc_uart_phy_rx_busy
.sym 57558 basesoc_uart_phy_rx_r
.sym 57559 $abc$36366$n5225
.sym 57560 basesoc_uart_phy_rx
.sym 57563 $abc$36366$n2849
.sym 57564 basesoc_adr[12]
.sym 57566 basesoc_adr[11]
.sym 57569 array_muxed0[11]
.sym 57576 basesoc_adr[11]
.sym 57577 $abc$36366$n3291
.sym 57578 basesoc_adr[12]
.sym 57581 $abc$36366$n3370
.sym 57582 $abc$36366$n2852
.sym 57583 csrbank2_bitbang0_w[1]
.sym 57587 $abc$36366$n5238_1
.sym 57588 interface3_bank_bus_dat_r[1]
.sym 57589 $abc$36366$n5237
.sym 57590 interface4_bank_bus_dat_r[1]
.sym 57592 clk12_$glb_clk
.sym 57593 sys_rst_$glb_sr
.sym 57594 spiflash_bus_dat_r[4]
.sym 57595 spiflash_bus_dat_r[3]
.sym 57596 $abc$36366$n2929
.sym 57597 $abc$36366$n3978_1
.sym 57598 spiflash_bus_dat_r[0]
.sym 57599 spiflash_bus_dat_r[11]
.sym 57600 spiflash_bus_dat_r[2]
.sym 57601 spiflash_bus_dat_r[1]
.sym 57605 picorv32.mem_wordsize[0]
.sym 57606 basesoc_dat_w[7]
.sym 57607 $abc$36366$n2883
.sym 57608 $abc$36366$n3333
.sym 57609 basesoc_we
.sym 57610 basesoc_uart_phy_rx
.sym 57611 $abc$36366$n2881_1
.sym 57612 basesoc_uart_phy_rx_busy
.sym 57613 $abc$36366$n2893_1
.sym 57614 $abc$36366$n3370
.sym 57615 $abc$36366$n3209
.sym 57616 basesoc_we
.sym 57617 basesoc_bus_wishbone_dat_r[6]
.sym 57619 basesoc_uart_phy_rx_busy
.sym 57621 $abc$36366$n2942
.sym 57624 slave_sel[0]
.sym 57625 array_muxed0[6]
.sym 57626 $abc$36366$n6693
.sym 57628 sys_rst
.sym 57629 array_muxed0[9]
.sym 57637 $abc$36366$n2942
.sym 57641 basesoc_dat_w[1]
.sym 57642 $abc$36366$n3251
.sym 57645 basesoc_uart_phy_rx_busy
.sym 57646 basesoc_uart_phy_rx_r
.sym 57649 basesoc_ctrl_reset_reset_r
.sym 57655 basesoc_uart_phy_rx
.sym 57657 basesoc_uart_phy_uart_clk_rxen
.sym 57659 basesoc_dat_w[3]
.sym 57661 $abc$36366$n3254
.sym 57665 basesoc_uart_phy_uart_clk_rxen
.sym 57668 basesoc_uart_phy_rx_r
.sym 57669 basesoc_uart_phy_uart_clk_rxen
.sym 57670 basesoc_uart_phy_rx
.sym 57671 basesoc_uart_phy_rx_busy
.sym 57675 basesoc_dat_w[1]
.sym 57688 basesoc_dat_w[3]
.sym 57698 $abc$36366$n3251
.sym 57699 basesoc_uart_phy_uart_clk_rxen
.sym 57700 $abc$36366$n3254
.sym 57701 basesoc_uart_phy_rx
.sym 57707 basesoc_ctrl_reset_reset_r
.sym 57714 $abc$36366$n2942
.sym 57715 clk12_$glb_clk
.sym 57716 sys_rst_$glb_sr
.sym 57718 $abc$36366$n5401
.sym 57719 $abc$36366$n5404
.sym 57720 $abc$36366$n5407
.sym 57721 $abc$36366$n5410
.sym 57722 $abc$36366$n5413
.sym 57723 $abc$36366$n5416
.sym 57724 $abc$36366$n5419
.sym 57729 $abc$36366$n3256
.sym 57730 $PACKER_VCC_NET
.sym 57732 $abc$36366$n3978_1
.sym 57734 $abc$36366$n2818
.sym 57736 array_muxed0[19]
.sym 57737 $abc$36366$n2930
.sym 57738 $abc$36366$n3423
.sym 57741 basesoc_picorv327[7]
.sym 57742 array_muxed0[15]
.sym 57744 $abc$36366$n5413
.sym 57748 $abc$36366$n5419
.sym 57750 regs0
.sym 57751 $abc$36366$n3965_1
.sym 57759 $abc$36366$n2818
.sym 57762 slave_sel_r[1]
.sym 57763 basesoc_picorv323[7]
.sym 57765 basesoc_picorv323[6]
.sym 57767 spiflash_bus_dat_r[10]
.sym 57770 $abc$36366$n3976_1
.sym 57772 basesoc_picorv323[3]
.sym 57785 $abc$36366$n2988
.sym 57804 basesoc_picorv323[3]
.sym 57809 basesoc_picorv323[7]
.sym 57823 basesoc_picorv323[6]
.sym 57828 basesoc_picorv323[6]
.sym 57833 $abc$36366$n3976_1
.sym 57834 spiflash_bus_dat_r[10]
.sym 57835 $abc$36366$n2818
.sym 57836 slave_sel_r[1]
.sym 57837 $abc$36366$n2988
.sym 57838 clk12_$glb_clk
.sym 57840 $abc$36366$n5422
.sym 57841 $abc$36366$n5425
.sym 57842 $abc$36366$n5428
.sym 57843 $abc$36366$n5431
.sym 57844 $abc$36366$n5434
.sym 57845 $abc$36366$n5437
.sym 57846 $abc$36366$n5440
.sym 57847 $abc$36366$n5443
.sym 57850 array_muxed0[1]
.sym 57851 picorv32.reg_next_pc[3]
.sym 57855 $abc$36366$n2852
.sym 57857 $abc$36366$n3681_1
.sym 57858 basesoc_picorv328[9]
.sym 57859 $abc$36366$n6697
.sym 57861 basesoc_dat_w[4]
.sym 57862 basesoc_dat_w[2]
.sym 57863 spiflash_bus_dat_r[10]
.sym 57864 $abc$36366$n5404
.sym 57865 basesoc_picorv327[5]
.sym 57866 $abc$36366$n5407
.sym 57867 basesoc_picorv327[20]
.sym 57868 $abc$36366$n5410
.sym 57869 array_muxed0[13]
.sym 57870 basesoc_picorv327[19]
.sym 57871 basesoc_picorv327[4]
.sym 57875 basesoc_picorv327[6]
.sym 57884 basesoc_picorv328[17]
.sym 57887 basesoc_picorv328[18]
.sym 57890 basesoc_picorv328[14]
.sym 57892 serial_rx
.sym 57898 basesoc_picorv328[9]
.sym 57906 basesoc_picorv328[19]
.sym 57908 basesoc_picorv328[13]
.sym 57910 basesoc_picorv328[10]
.sym 57914 basesoc_picorv328[19]
.sym 57921 basesoc_picorv328[14]
.sym 57926 serial_rx
.sym 57933 basesoc_picorv328[10]
.sym 57941 basesoc_picorv328[9]
.sym 57945 basesoc_picorv328[18]
.sym 57953 basesoc_picorv328[17]
.sym 57959 basesoc_picorv328[13]
.sym 57961 clk12_$glb_clk
.sym 57963 $abc$36366$n5446
.sym 57964 $abc$36366$n5449
.sym 57965 $abc$36366$n5452
.sym 57966 $abc$36366$n5455
.sym 57967 $abc$36366$n5458
.sym 57968 $abc$36366$n5461
.sym 57969 $abc$36366$n5464
.sym 57970 $abc$36366$n5467
.sym 57974 $abc$36366$n3133
.sym 57975 basesoc_picorv328[12]
.sym 57976 $abc$36366$n5440
.sym 57977 basesoc_picorv327[14]
.sym 57978 basesoc_picorv327[8]
.sym 57980 $abc$36366$n2866
.sym 57981 $abc$36366$n3429
.sym 57982 basesoc_picorv327[9]
.sym 57984 $abc$36366$n2879_1
.sym 57985 $abc$36366$n4416_1
.sym 57987 $abc$36366$n3987_1
.sym 57988 $abc$36366$n5458
.sym 57989 $abc$36366$n4499
.sym 57990 $abc$36366$n4551
.sym 57991 $abc$36366$n5434
.sym 57992 $abc$36366$n3975_1
.sym 57993 $abc$36366$n4587
.sym 57994 basesoc_picorv328[13]
.sym 57995 $abc$36366$n4573
.sym 57996 basesoc_picorv323[4]
.sym 57997 $abc$36366$n5443
.sym 57998 array_muxed0[3]
.sym 58005 $abc$36366$n5425
.sym 58006 $abc$36366$n5403
.sym 58007 $abc$36366$n5406
.sym 58008 $abc$36366$n5409
.sym 58009 $abc$36366$n5437
.sym 58014 $abc$36366$n5413
.sym 58015 $abc$36366$n5431
.sym 58017 $abc$36366$n5412
.sym 58018 $abc$36366$n5419
.sym 58019 $abc$36366$n5418
.sym 58022 $abc$36366$n5436
.sym 58023 picorv32.instr_sub
.sym 58024 $abc$36366$n5404
.sym 58026 $abc$36366$n5407
.sym 58027 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58028 $abc$36366$n5410
.sym 58030 $abc$36366$n5424
.sym 58031 picorv32.instr_sub
.sym 58034 $abc$36366$n5430
.sym 58035 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58037 $abc$36366$n5431
.sym 58038 $abc$36366$n5430
.sym 58039 picorv32.instr_sub
.sym 58040 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58043 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58044 picorv32.instr_sub
.sym 58045 $abc$36366$n5413
.sym 58046 $abc$36366$n5412
.sym 58049 $abc$36366$n5404
.sym 58050 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58051 $abc$36366$n5403
.sym 58052 picorv32.instr_sub
.sym 58055 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58056 $abc$36366$n5409
.sym 58057 $abc$36366$n5410
.sym 58058 picorv32.instr_sub
.sym 58061 picorv32.instr_sub
.sym 58062 $abc$36366$n5425
.sym 58063 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58064 $abc$36366$n5424
.sym 58067 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58068 picorv32.instr_sub
.sym 58069 $abc$36366$n5406
.sym 58070 $abc$36366$n5407
.sym 58073 $abc$36366$n5418
.sym 58074 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58075 picorv32.instr_sub
.sym 58076 $abc$36366$n5419
.sym 58079 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58080 $abc$36366$n5436
.sym 58081 $abc$36366$n5437
.sym 58082 picorv32.instr_sub
.sym 58086 $abc$36366$n5470
.sym 58087 $abc$36366$n5473
.sym 58088 $abc$36366$n5476
.sym 58089 $abc$36366$n5479
.sym 58090 $abc$36366$n5482
.sym 58091 $abc$36366$n5485
.sym 58092 $abc$36366$n5488
.sym 58093 $abc$36366$n5491
.sym 58094 $abc$36366$n4558
.sym 58096 basesoc_picorv327[8]
.sym 58098 $PACKER_VCC_NET
.sym 58099 $abc$36366$n2732
.sym 58101 $abc$36366$n5455
.sym 58102 basesoc_picorv327[3]
.sym 58103 basesoc_picorv327[16]
.sym 58104 $abc$36366$n4251_1
.sym 58105 $abc$36366$n6728
.sym 58107 basesoc_picorv327[17]
.sym 58108 basesoc_uart_phy_rx
.sym 58109 $abc$36366$n5452
.sym 58110 basesoc_picorv323[5]
.sym 58111 $abc$36366$n5482
.sym 58112 $abc$36366$n4013_1
.sym 58115 $abc$36366$n5488
.sym 58117 basesoc_picorv323[0]
.sym 58118 $abc$36366$n5464
.sym 58119 $abc$36366$n5470
.sym 58120 basesoc_picorv328[8]
.sym 58121 $abc$36366$n4665
.sym 58130 basesoc_picorv327[3]
.sym 58132 basesoc_picorv327[5]
.sym 58133 basesoc_picorv323[0]
.sym 58135 basesoc_picorv327[0]
.sym 58136 basesoc_picorv323[5]
.sym 58140 basesoc_picorv323[3]
.sym 58141 basesoc_picorv327[4]
.sym 58144 basesoc_picorv323[2]
.sym 58145 basesoc_picorv327[6]
.sym 58150 basesoc_picorv323[6]
.sym 58151 basesoc_picorv327[7]
.sym 58152 basesoc_picorv323[7]
.sym 58154 basesoc_picorv327[2]
.sym 58156 basesoc_picorv323[4]
.sym 58157 basesoc_picorv323[1]
.sym 58158 basesoc_picorv327[1]
.sym 58159 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 58161 basesoc_picorv327[0]
.sym 58162 basesoc_picorv323[0]
.sym 58165 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 58167 basesoc_picorv327[1]
.sym 58168 basesoc_picorv323[1]
.sym 58169 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 58171 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 58173 basesoc_picorv323[2]
.sym 58174 basesoc_picorv327[2]
.sym 58175 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 58177 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 58179 basesoc_picorv323[3]
.sym 58180 basesoc_picorv327[3]
.sym 58181 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 58183 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 58185 basesoc_picorv327[4]
.sym 58186 basesoc_picorv323[4]
.sym 58187 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 58189 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 58191 basesoc_picorv323[5]
.sym 58192 basesoc_picorv327[5]
.sym 58193 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 58195 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 58197 basesoc_picorv323[6]
.sym 58198 basesoc_picorv327[6]
.sym 58199 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 58201 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 58203 basesoc_picorv323[7]
.sym 58204 basesoc_picorv327[7]
.sym 58205 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 58209 $abc$36366$n4580
.sym 58210 $abc$36366$n4551
.sym 58211 $abc$36366$n4601_1
.sym 58212 $abc$36366$n4533_1
.sym 58213 $abc$36366$n4607_1
.sym 58214 array_muxed0[3]
.sym 58215 array_muxed0[16]
.sym 58216 $abc$36366$n5499_1
.sym 58221 picorv32.mem_wordsize[2]
.sym 58223 basesoc_picorv328[28]
.sym 58224 basesoc_picorv327[3]
.sym 58225 $abc$36366$n2859
.sym 58226 basesoc_picorv327[31]
.sym 58227 basesoc_picorv327[24]
.sym 58228 $abc$36366$n4513
.sym 58229 $abc$36366$n4386_1
.sym 58230 $abc$36366$n6740
.sym 58232 picorv32.mem_wordsize[2]
.sym 58234 basesoc_picorv327[31]
.sym 58236 $abc$36366$n3985_1
.sym 58237 basesoc_picorv327[7]
.sym 58238 basesoc_picorv327[7]
.sym 58239 basesoc_picorv328[21]
.sym 58240 picorv32.mem_wordsize[0]
.sym 58241 basesoc_picorv328[19]
.sym 58242 $abc$36366$n5449
.sym 58243 $abc$36366$n5491
.sym 58244 basesoc_picorv327[26]
.sym 58245 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 58253 basesoc_picorv328[10]
.sym 58254 basesoc_picorv327[11]
.sym 58255 basesoc_picorv328[12]
.sym 58256 basesoc_picorv327[14]
.sym 58258 basesoc_picorv328[14]
.sym 58259 basesoc_picorv328[9]
.sym 58260 basesoc_picorv327[13]
.sym 58262 basesoc_picorv328[11]
.sym 58268 basesoc_picorv327[15]
.sym 58270 basesoc_picorv327[12]
.sym 58272 basesoc_picorv327[10]
.sym 58273 basesoc_picorv327[9]
.sym 58274 basesoc_picorv328[15]
.sym 58277 basesoc_picorv328[13]
.sym 58279 basesoc_picorv327[8]
.sym 58280 basesoc_picorv328[8]
.sym 58282 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 58284 basesoc_picorv328[8]
.sym 58285 basesoc_picorv327[8]
.sym 58286 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 58288 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 58290 basesoc_picorv328[9]
.sym 58291 basesoc_picorv327[9]
.sym 58292 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 58294 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 58296 basesoc_picorv328[10]
.sym 58297 basesoc_picorv327[10]
.sym 58298 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 58300 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 58302 basesoc_picorv327[11]
.sym 58303 basesoc_picorv328[11]
.sym 58304 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 58306 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 58308 basesoc_picorv328[12]
.sym 58309 basesoc_picorv327[12]
.sym 58310 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 58312 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 58314 basesoc_picorv328[13]
.sym 58315 basesoc_picorv327[13]
.sym 58316 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 58318 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 58320 basesoc_picorv328[14]
.sym 58321 basesoc_picorv327[14]
.sym 58322 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 58324 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 58326 basesoc_picorv327[15]
.sym 58327 basesoc_picorv328[15]
.sym 58328 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 58332 $abc$36366$n4663_1
.sym 58333 $abc$36366$n4669_1
.sym 58334 $abc$36366$n4612_1
.sym 58335 $abc$36366$n4674
.sym 58336 $abc$36366$n4636_1
.sym 58337 $abc$36366$n4665
.sym 58338 $abc$36366$n4616_1
.sym 58339 array_muxed0[2]
.sym 58342 basesoc_picorv327[20]
.sym 58343 picorv32.mem_rdata_latched[31]
.sym 58344 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58345 picorv32.instr_sub
.sym 58346 basesoc_picorv327[14]
.sym 58347 basesoc_picorv328[10]
.sym 58348 $abc$36366$n4417_1
.sym 58349 picorv32.instr_sub
.sym 58350 $abc$36366$n5427
.sym 58352 $abc$36366$n3688_1
.sym 58353 $abc$36366$n2818
.sym 58354 $abc$36366$n4417_1
.sym 58355 basesoc_picorv323[3]
.sym 58356 array_muxed0[13]
.sym 58357 basesoc_picorv327[5]
.sym 58358 basesoc_picorv328[24]
.sym 58359 basesoc_picorv327[9]
.sym 58360 basesoc_picorv328[23]
.sym 58361 basesoc_picorv327[19]
.sym 58362 basesoc_picorv328[22]
.sym 58363 $abc$36366$n3870
.sym 58364 basesoc_picorv328[31]
.sym 58365 $abc$36366$n3870
.sym 58366 basesoc_picorv327[20]
.sym 58367 basesoc_picorv327[6]
.sym 58368 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 58373 basesoc_picorv327[17]
.sym 58375 basesoc_picorv327[21]
.sym 58376 basesoc_picorv328[17]
.sym 58377 basesoc_picorv327[19]
.sym 58378 basesoc_picorv328[23]
.sym 58380 basesoc_picorv328[22]
.sym 58384 basesoc_picorv328[16]
.sym 58385 basesoc_picorv327[16]
.sym 58386 basesoc_picorv328[18]
.sym 58387 basesoc_picorv327[18]
.sym 58393 basesoc_picorv327[22]
.sym 58395 basesoc_picorv327[23]
.sym 58399 basesoc_picorv328[21]
.sym 58401 basesoc_picorv328[19]
.sym 58402 basesoc_picorv328[20]
.sym 58403 basesoc_picorv327[20]
.sym 58405 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 58407 basesoc_picorv327[16]
.sym 58408 basesoc_picorv328[16]
.sym 58409 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 58411 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 58413 basesoc_picorv327[17]
.sym 58414 basesoc_picorv328[17]
.sym 58415 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 58417 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 58419 basesoc_picorv327[18]
.sym 58420 basesoc_picorv328[18]
.sym 58421 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 58423 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 58425 basesoc_picorv327[19]
.sym 58426 basesoc_picorv328[19]
.sym 58427 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 58429 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 58431 basesoc_picorv327[20]
.sym 58432 basesoc_picorv328[20]
.sym 58433 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 58435 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 58437 basesoc_picorv327[21]
.sym 58438 basesoc_picorv328[21]
.sym 58439 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 58441 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 58443 basesoc_picorv328[22]
.sym 58444 basesoc_picorv327[22]
.sym 58445 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 58447 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 58449 basesoc_picorv327[23]
.sym 58450 basesoc_picorv328[23]
.sym 58451 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 58455 $abc$36366$n4641
.sym 58456 $abc$36366$n4783
.sym 58457 picorv32.alu_out_q[10]
.sym 58458 $abc$36366$n4678_1
.sym 58459 $abc$36366$n4721
.sym 58460 $abc$36366$n4651_1
.sym 58461 picorv32.alu_out_q[22]
.sym 58462 $abc$36366$n4661
.sym 58466 $abc$36366$n3836_1
.sym 58467 basesoc_picorv327[14]
.sym 58468 $abc$36366$n4456_1
.sym 58469 basesoc_picorv328[28]
.sym 58470 $abc$36366$n4674
.sym 58471 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58472 array_muxed0[2]
.sym 58473 basesoc_picorv327[16]
.sym 58474 $abc$36366$n4663_1
.sym 58475 basesoc_picorv328[25]
.sym 58476 $abc$36366$n4555
.sym 58477 $abc$36366$n2859
.sym 58478 basesoc_picorv328[12]
.sym 58479 picorv32.instr_sub
.sym 58480 $abc$36366$n3888_1
.sym 58481 $abc$36366$n5458
.sym 58483 basesoc_picorv323[4]
.sym 58484 picorv32.alu_out_q[22]
.sym 58485 $abc$36366$n3975_1
.sym 58486 basesoc_picorv328[13]
.sym 58488 $abc$36366$n2913
.sym 58489 $abc$36366$n4633_1
.sym 58490 $abc$36366$n3987_1
.sym 58491 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 58496 basesoc_picorv327[28]
.sym 58499 basesoc_picorv327[29]
.sym 58501 basesoc_picorv327[27]
.sym 58504 basesoc_picorv327[31]
.sym 58507 basesoc_picorv327[25]
.sym 58509 basesoc_picorv328[29]
.sym 58511 basesoc_picorv328[27]
.sym 58513 basesoc_picorv327[30]
.sym 58514 basesoc_picorv327[26]
.sym 58515 basesoc_picorv328[25]
.sym 58517 basesoc_picorv327[24]
.sym 58518 basesoc_picorv328[24]
.sym 58519 basesoc_picorv328[28]
.sym 58523 basesoc_picorv328[30]
.sym 58524 basesoc_picorv328[31]
.sym 58526 basesoc_picorv328[26]
.sym 58528 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 58530 basesoc_picorv327[24]
.sym 58531 basesoc_picorv328[24]
.sym 58532 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 58534 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 58536 basesoc_picorv327[25]
.sym 58537 basesoc_picorv328[25]
.sym 58538 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 58540 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 58542 basesoc_picorv328[26]
.sym 58543 basesoc_picorv327[26]
.sym 58544 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 58546 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 58548 basesoc_picorv328[27]
.sym 58549 basesoc_picorv327[27]
.sym 58550 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 58552 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 58554 basesoc_picorv328[28]
.sym 58555 basesoc_picorv327[28]
.sym 58556 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 58558 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 58560 basesoc_picorv328[29]
.sym 58561 basesoc_picorv327[29]
.sym 58562 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 58564 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 58566 basesoc_picorv327[30]
.sym 58567 basesoc_picorv328[30]
.sym 58568 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 58571 basesoc_picorv328[31]
.sym 58573 basesoc_picorv327[31]
.sym 58574 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 58578 picorv32.mem_rdata_latched[11]
.sym 58579 $abc$36366$n4660_1
.sym 58580 picorv32.mem_rdata_q[11]
.sym 58581 $abc$36366$n4640
.sym 58582 picorv32.alu_out_q[23]
.sym 58583 picorv32.alu_out_q[27]
.sym 58584 $abc$36366$n4659
.sym 58585 $abc$36366$n4639_1
.sym 58588 $abc$36366$n3087
.sym 58589 $abc$36366$n3103_1
.sym 58590 basesoc_picorv327[26]
.sym 58591 $abc$36366$n4604
.sym 58593 basesoc_picorv327[17]
.sym 58594 basesoc_picorv327[1]
.sym 58595 basesoc_picorv327[29]
.sym 58596 basesoc_picorv327[3]
.sym 58597 basesoc_picorv327[17]
.sym 58598 basesoc_picorv328[16]
.sym 58599 $abc$36366$n2904
.sym 58600 basesoc_picorv327[29]
.sym 58602 $abc$36366$n3995_1
.sym 58603 $abc$36366$n4013_1
.sym 58604 basesoc_picorv328[8]
.sym 58605 $abc$36366$n5478
.sym 58606 basesoc_picorv323[5]
.sym 58610 picorv32.decoded_imm[4]
.sym 58611 $abc$36366$n4421
.sym 58612 $abc$36366$n4419_1
.sym 58613 $abc$36366$n4624
.sym 58620 basesoc_picorv327[1]
.sym 58622 $abc$36366$n3870
.sym 58623 basesoc_picorv327[15]
.sym 58625 $abc$36366$n4007_1
.sym 58626 $abc$36366$n4707
.sym 58627 $abc$36366$n5457
.sym 58628 picorv32.reg_out[3]
.sym 58629 basesoc_picorv327[3]
.sym 58630 $abc$36366$n3870
.sym 58631 picorv32.reg_out[13]
.sym 58633 picorv32.mem_wordsize[2]
.sym 58634 $abc$36366$n3978_1
.sym 58635 $abc$36366$n3983_1
.sym 58637 $abc$36366$n3002
.sym 58638 picorv32.reg_next_pc[3]
.sym 58639 picorv32.instr_sub
.sym 58640 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58641 $abc$36366$n5458
.sym 58643 basesoc_picorv327[2]
.sym 58644 picorv32.alu_out_q[13]
.sym 58646 $abc$36366$n3981_1
.sym 58647 $abc$36366$n3836_1
.sym 58648 $abc$36366$n2913
.sym 58649 picorv32.latched_stalu
.sym 58650 picorv32.mem_wordsize[0]
.sym 58652 $abc$36366$n4007_1
.sym 58654 basesoc_picorv327[15]
.sym 58655 $abc$36366$n3870
.sym 58659 $abc$36366$n3870
.sym 58660 basesoc_picorv327[2]
.sym 58661 $abc$36366$n3981_1
.sym 58664 picorv32.instr_sub
.sym 58665 $abc$36366$n5457
.sym 58666 $abc$36366$n5458
.sym 58667 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58670 $abc$36366$n4707
.sym 58671 picorv32.mem_wordsize[0]
.sym 58672 picorv32.mem_wordsize[2]
.sym 58673 $abc$36366$n3978_1
.sym 58677 picorv32.reg_next_pc[3]
.sym 58678 picorv32.reg_out[3]
.sym 58679 $abc$36366$n3836_1
.sym 58683 $abc$36366$n3983_1
.sym 58684 basesoc_picorv327[3]
.sym 58685 $abc$36366$n3870
.sym 58688 picorv32.alu_out_q[13]
.sym 58689 picorv32.reg_out[13]
.sym 58691 picorv32.latched_stalu
.sym 58695 $abc$36366$n3978_1
.sym 58696 basesoc_picorv327[1]
.sym 58697 $abc$36366$n2913
.sym 58698 $abc$36366$n3002
.sym 58699 clk12_$glb_clk
.sym 58702 $abc$36366$n3108
.sym 58703 picorv32.decoded_imm[4]
.sym 58704 $abc$36366$n3106
.sym 58705 picorv32.decoded_imm[3]
.sym 58706 $abc$36366$n3109
.sym 58708 picorv32.mem_rdata_latched[26]
.sym 58713 $abc$36366$n4596_1
.sym 58714 basesoc_picorv327[1]
.sym 58715 basesoc_picorv328[27]
.sym 58716 basesoc_picorv327[24]
.sym 58717 basesoc_picorv327[3]
.sym 58718 basesoc_picorv327[20]
.sym 58719 basesoc_picorv327[24]
.sym 58720 basesoc_picorv323[2]
.sym 58721 picorv32.mem_wordsize[2]
.sym 58722 basesoc_picorv328[28]
.sym 58723 basesoc_picorv328[29]
.sym 58724 basesoc_picorv327[12]
.sym 58725 picorv32.mem_rdata_q[24]
.sym 58727 picorv32.decoded_imm[19]
.sym 58728 picorv32.decoded_imm_uj[10]
.sym 58729 picorv32.alu_out_q[20]
.sym 58731 basesoc_picorv327[26]
.sym 58732 $abc$36366$n3981_1
.sym 58734 picorv32.decoded_imm_uj[21]
.sym 58735 $abc$36366$n3104
.sym 58736 picorv32.mem_wordsize[0]
.sym 58744 picorv32.mem_rdata_q[10]
.sym 58747 $abc$36366$n4625
.sym 58749 $abc$36366$n2859
.sym 58750 $abc$36366$n4420_1
.sym 58751 picorv32.mem_rdata_q[9]
.sym 58752 $abc$36366$n4627
.sym 58753 $abc$36366$n2900
.sym 58754 picorv32.mem_rdata_q[31]
.sym 58756 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58757 $abc$36366$n3975_1
.sym 58758 basesoc_picorv328[20]
.sym 58763 picorv32.mem_rdata_latched[16]
.sym 58765 basesoc_picorv327[20]
.sym 58766 picorv32.is_sb_sh_sw
.sym 58769 $abc$36366$n4626_1
.sym 58770 picorv32.mem_rdata_latched[10]
.sym 58771 $abc$36366$n4421
.sym 58772 $abc$36366$n4419_1
.sym 58773 $abc$36366$n4624
.sym 58776 picorv32.mem_rdata_q[31]
.sym 58777 $abc$36366$n2900
.sym 58778 $abc$36366$n2859
.sym 58781 picorv32.is_sb_sh_sw
.sym 58782 picorv32.mem_rdata_q[9]
.sym 58783 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58788 picorv32.mem_rdata_latched[10]
.sym 58793 basesoc_picorv327[20]
.sym 58794 basesoc_picorv328[20]
.sym 58795 $abc$36366$n4419_1
.sym 58796 $abc$36366$n4421
.sym 58799 picorv32.mem_rdata_q[10]
.sym 58800 $abc$36366$n2859
.sym 58801 $abc$36366$n3975_1
.sym 58805 $abc$36366$n4420_1
.sym 58806 basesoc_picorv328[20]
.sym 58807 basesoc_picorv327[20]
.sym 58808 $abc$36366$n4626_1
.sym 58811 $abc$36366$n4624
.sym 58812 $abc$36366$n4625
.sym 58814 $abc$36366$n4627
.sym 58817 picorv32.mem_rdata_latched[16]
.sym 58822 clk12_$glb_clk
.sym 58824 picorv32.mem_rdata_q[29]
.sym 58825 picorv32.mem_rdata_q[27]
.sym 58826 picorv32.mem_rdata_q[19]
.sym 58827 picorv32.mem_rdata_q[30]
.sym 58828 $abc$36366$n2894
.sym 58829 $abc$36366$n3139_1
.sym 58830 picorv32.mem_rdata_latched[29]
.sym 58831 picorv32.mem_rdata_latched[27]
.sym 58834 $abc$36366$n3872
.sym 58837 picorv32.mem_rdata_q[9]
.sym 58838 picorv32.mem_rdata_q[28]
.sym 58839 $abc$36366$n2841
.sym 58840 picorv32.mem_rdata_latched[28]
.sym 58841 basesoc_picorv328[10]
.sym 58842 picorv32.mem_rdata_q[31]
.sym 58843 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 58844 basesoc_picorv327[22]
.sym 58845 $abc$36366$n3829_1
.sym 58847 picorv32.latched_is_lh
.sym 58848 picorv32.mem_rdata_q[7]
.sym 58849 basesoc_picorv327[5]
.sym 58851 picorv32.decoded_imm[20]
.sym 58852 picorv32.is_sb_sh_sw
.sym 58853 picorv32.decoded_imm[29]
.sym 58854 basesoc_picorv327[2]
.sym 58855 basesoc_picorv327[9]
.sym 58857 basesoc_picorv327[19]
.sym 58858 basesoc_picorv327[20]
.sym 58859 picorv32.decoded_imm[2]
.sym 58867 picorv32.instr_lui
.sym 58869 picorv32.reg_out[9]
.sym 58870 picorv32.reg_out[9]
.sym 58873 picorv32.mem_rdata_latched[31]
.sym 58876 picorv32.reg_out[2]
.sym 58877 picorv32.instr_auipc
.sym 58878 $abc$36366$n3085
.sym 58879 picorv32.alu_out_q[9]
.sym 58880 picorv32.reg_next_pc[2]
.sym 58881 $abc$36366$n2859
.sym 58884 picorv32.mem_rdata_latched[23]
.sym 58886 $abc$36366$n2908
.sym 58889 picorv32.mem_rdata_latched[24]
.sym 58890 picorv32.reg_next_pc[9]
.sym 58891 picorv32.mem_rdata_q[19]
.sym 58892 picorv32.mem_rdata_q[30]
.sym 58893 $abc$36366$n3836_1
.sym 58896 picorv32.latched_stalu
.sym 58898 picorv32.reg_next_pc[9]
.sym 58899 picorv32.reg_out[9]
.sym 58901 $abc$36366$n3836_1
.sym 58905 picorv32.reg_next_pc[2]
.sym 58906 $abc$36366$n3836_1
.sym 58907 picorv32.reg_out[2]
.sym 58913 picorv32.mem_rdata_latched[31]
.sym 58916 picorv32.alu_out_q[9]
.sym 58917 picorv32.latched_stalu
.sym 58919 picorv32.reg_out[9]
.sym 58922 picorv32.instr_lui
.sym 58923 picorv32.instr_auipc
.sym 58924 $abc$36366$n3085
.sym 58925 picorv32.mem_rdata_q[19]
.sym 58930 picorv32.mem_rdata_latched[24]
.sym 58934 picorv32.mem_rdata_q[30]
.sym 58935 $abc$36366$n2908
.sym 58936 $abc$36366$n2859
.sym 58940 picorv32.mem_rdata_latched[23]
.sym 58944 $abc$36366$n3006_$glb_ce
.sym 58945 clk12_$glb_clk
.sym 58947 picorv32.decoded_imm_uj[11]
.sym 58948 picorv32.decoded_imm_uj[10]
.sym 58949 $abc$36366$n5439_1
.sym 58950 $abc$36366$n3117
.sym 58951 $abc$36366$n5424_1
.sym 58952 picorv32.decoded_imm_uj[7]
.sym 58953 picorv32.decoded_imm_uj[9]
.sym 58954 $abc$36366$n5429
.sym 58956 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58959 $abc$36366$n4420_1
.sym 58960 $abc$36366$n2840_1
.sym 58961 basesoc_picorv328[28]
.sym 58962 picorv32.mem_rdata_q[30]
.sym 58963 picorv32.instr_maskirq
.sym 58964 picorv32.mem_rdata_latched[27]
.sym 58965 $abc$36366$n3829_1
.sym 58966 basesoc_picorv327[24]
.sym 58967 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58968 picorv32.mem_wordsize[0]
.sym 58969 $abc$36366$n2841
.sym 58970 $abc$36366$n2934
.sym 58971 picorv32.decoded_imm[10]
.sym 58972 picorv32.alu_out_q[22]
.sym 58973 picorv32.mem_rdata_q[30]
.sym 58974 $abc$36366$n2995
.sym 58975 picorv32.mem_rdata_latched[24]
.sym 58976 picorv32.decoded_imm_uj[9]
.sym 58977 $abc$36366$n3139_1
.sym 58978 picorv32.decoded_imm_uj[4]
.sym 58979 picorv32.decoded_imm[15]
.sym 58980 $abc$36366$n3888_1
.sym 58981 picorv32.decoded_imm_uj[19]
.sym 58982 picorv32.decoded_imm_uj[3]
.sym 58988 picorv32.mem_rdata_latched[10]
.sym 58990 $abc$36366$n3007_1
.sym 58995 $abc$36366$n4036_1
.sym 58996 picorv32.mem_rdata_latched[16]
.sym 58997 $abc$36366$n2995
.sym 58998 picorv32.mem_rdata_q[22]
.sym 59001 $abc$36366$n4037_1
.sym 59003 picorv32.cpuregs_rs1[1]
.sym 59005 picorv32.mem_rdata_latched[19]
.sym 59007 $abc$36366$n3104
.sym 59010 $abc$36366$n4043_1
.sym 59013 basesoc_picorv327[0]
.sym 59014 basesoc_picorv327[2]
.sym 59016 $abc$36366$n4042_1
.sym 59017 $abc$36366$n2841
.sym 59019 picorv32.mem_rdata_latched[25]
.sym 59021 $abc$36366$n2841
.sym 59022 picorv32.mem_rdata_q[22]
.sym 59024 $abc$36366$n3104
.sym 59027 picorv32.mem_rdata_latched[19]
.sym 59036 picorv32.mem_rdata_latched[16]
.sym 59040 picorv32.mem_rdata_latched[10]
.sym 59045 $abc$36366$n3007_1
.sym 59046 $abc$36366$n4036_1
.sym 59047 $abc$36366$n4043_1
.sym 59048 basesoc_picorv327[2]
.sym 59052 picorv32.mem_rdata_latched[25]
.sym 59057 $abc$36366$n2995
.sym 59059 basesoc_picorv327[0]
.sym 59064 $abc$36366$n4037_1
.sym 59065 $abc$36366$n4042_1
.sym 59066 picorv32.cpuregs_rs1[1]
.sym 59067 $abc$36366$n3006_$glb_ce
.sym 59068 clk12_$glb_clk
.sym 59071 $abc$36366$n4879
.sym 59072 $abc$36366$n4880
.sym 59073 $abc$36366$n4881
.sym 59074 $abc$36366$n4882
.sym 59075 $abc$36366$n4883
.sym 59076 $abc$36366$n4884
.sym 59077 $abc$36366$n4885
.sym 59078 picorv32.mem_wordsize[0]
.sym 59082 $abc$36366$n5141
.sym 59084 $abc$36366$n3007_1
.sym 59086 $abc$36366$n3083_1
.sym 59087 $abc$36366$n5429
.sym 59088 picorv32.cpu_state[3]
.sym 59089 $abc$36366$n4037_1
.sym 59090 picorv32.latched_stalu
.sym 59091 $abc$36366$n3007_1
.sym 59092 $abc$36366$n3829_1
.sym 59093 picorv32.instr_auipc
.sym 59094 picorv32.instr_auipc
.sym 59095 picorv32.decoded_imm_uj[16]
.sym 59096 $abc$36366$n3117
.sym 59098 picorv32.decoded_imm[4]
.sym 59099 $abc$36366$n3024
.sym 59101 picorv32.decoded_imm_uj[5]
.sym 59102 picorv32.decoded_imm_uj[9]
.sym 59103 $abc$36366$n4898
.sym 59104 $abc$36366$n5773
.sym 59105 $abc$36366$n4041_1
.sym 59111 $abc$36366$n3836_1
.sym 59112 $abc$36366$n4141
.sym 59113 $abc$36366$n4093_1
.sym 59114 $abc$36366$n4898
.sym 59115 picorv32.latched_stalu
.sym 59116 $abc$36366$n5141
.sym 59117 $abc$36366$n3021
.sym 59118 picorv32.alu_out_q[1]
.sym 59119 $abc$36366$n4045
.sym 59120 picorv32.instr_auipc
.sym 59121 picorv32.instr_lui
.sym 59122 basesoc_picorv327[8]
.sym 59124 $abc$36366$n3085
.sym 59125 $abc$36366$n3021
.sym 59127 $abc$36366$n4886
.sym 59129 $abc$36366$n4880
.sym 59130 picorv32.mem_rdata_q[22]
.sym 59132 $abc$36366$n4049_1
.sym 59133 $abc$36366$n5472_1
.sym 59135 picorv32.reg_out[1]
.sym 59136 basesoc_picorv327[15]
.sym 59137 $abc$36366$n5473_1
.sym 59138 $abc$36366$n3089
.sym 59140 basesoc_picorv327[20]
.sym 59141 $abc$36366$n5441
.sym 59142 $abc$36366$n3024
.sym 59144 $abc$36366$n3024
.sym 59145 $abc$36366$n5141
.sym 59146 $abc$36366$n4880
.sym 59147 $abc$36366$n4049_1
.sym 59150 picorv32.reg_out[1]
.sym 59151 $abc$36366$n3836_1
.sym 59152 picorv32.alu_out_q[1]
.sym 59153 picorv32.latched_stalu
.sym 59156 $abc$36366$n5472_1
.sym 59157 $abc$36366$n5141
.sym 59158 $abc$36366$n3024
.sym 59159 $abc$36366$n4898
.sym 59162 $abc$36366$n5141
.sym 59164 $abc$36366$n5441
.sym 59165 $abc$36366$n4886
.sym 59168 basesoc_picorv327[15]
.sym 59169 $abc$36366$n4141
.sym 59170 $abc$36366$n3021
.sym 59171 $abc$36366$n4045
.sym 59174 $abc$36366$n5473_1
.sym 59175 basesoc_picorv327[20]
.sym 59176 $abc$36366$n4045
.sym 59177 $abc$36366$n3021
.sym 59180 basesoc_picorv327[8]
.sym 59181 $abc$36366$n4045
.sym 59182 $abc$36366$n4093_1
.sym 59183 $abc$36366$n3021
.sym 59186 picorv32.mem_rdata_q[22]
.sym 59187 picorv32.instr_auipc
.sym 59188 picorv32.instr_lui
.sym 59189 $abc$36366$n3085
.sym 59190 $abc$36366$n3089
.sym 59191 clk12_$glb_clk
.sym 59193 $abc$36366$n4886
.sym 59194 $abc$36366$n4887
.sym 59195 $abc$36366$n4888
.sym 59196 $abc$36366$n4889
.sym 59197 $abc$36366$n4890
.sym 59198 $abc$36366$n4891
.sym 59199 $abc$36366$n4892
.sym 59200 $abc$36366$n4893
.sym 59204 $abc$36366$n5190
.sym 59205 $abc$36366$n4045
.sym 59206 picorv32.cpu_state[2]
.sym 59207 picorv32.instr_lui
.sym 59208 $abc$36366$n3089
.sym 59209 basesoc_picorv327[10]
.sym 59211 picorv32.latched_stalu
.sym 59212 $abc$36366$n5141
.sym 59213 picorv32.latched_is_lu
.sym 59214 basesoc_picorv327[1]
.sym 59215 $abc$36366$n5458_1
.sym 59216 basesoc_picorv327[3]
.sym 59217 picorv32.decoded_imm[15]
.sym 59218 $abc$36366$n4049_1
.sym 59219 picorv32.decoded_imm[19]
.sym 59220 basesoc_picorv327[8]
.sym 59221 picorv32.decoded_imm_uj[10]
.sym 59222 picorv32.decoded_imm_uj[21]
.sym 59223 basesoc_picorv327[7]
.sym 59224 picorv32.decoded_imm[5]
.sym 59225 picorv32.decoded_imm[10]
.sym 59226 picorv32.decoded_imm[16]
.sym 59227 picorv32.decoded_imm[7]
.sym 59228 picorv32.instr_jal
.sym 59234 $abc$36366$n2840_1
.sym 59235 picorv32.instr_jal
.sym 59236 $abc$36366$n2841
.sym 59237 $abc$36366$n4095
.sym 59238 basesoc_picorv327[17]
.sym 59239 picorv32.decoded_imm_uj[10]
.sym 59241 $abc$36366$n3125_1
.sym 59242 $abc$36366$n3024
.sym 59243 picorv32.decoded_imm_uj[15]
.sym 59244 $abc$36366$n2995
.sym 59245 picorv32.mem_rdata_q[30]
.sym 59246 picorv32.mem_rdata_q[31]
.sym 59247 picorv32.cpuregs_rs1[13]
.sym 59248 $abc$36366$n4128
.sym 59249 $abc$36366$n4143
.sym 59250 $abc$36366$n4886
.sym 59252 $abc$36366$n3083_1
.sym 59253 picorv32.decoded_imm_uj[19]
.sym 59254 basesoc_picorv327[15]
.sym 59255 $abc$36366$n4142
.sym 59256 $abc$36366$n3117
.sym 59257 $abc$36366$n4893
.sym 59258 picorv32.is_sb_sh_sw
.sym 59259 $abc$36366$n3024
.sym 59260 $abc$36366$n4036_1
.sym 59261 $abc$36366$n3133
.sym 59263 $abc$36366$n4037_1
.sym 59264 $abc$36366$n4130
.sym 59265 $abc$36366$n4094
.sym 59267 $abc$36366$n2840_1
.sym 59268 picorv32.instr_jal
.sym 59269 picorv32.mem_rdata_q[30]
.sym 59270 picorv32.decoded_imm_uj[10]
.sym 59273 $abc$36366$n4142
.sym 59274 $abc$36366$n3024
.sym 59275 $abc$36366$n4893
.sym 59276 $abc$36366$n4143
.sym 59279 $abc$36366$n4094
.sym 59280 $abc$36366$n3024
.sym 59281 $abc$36366$n4886
.sym 59282 $abc$36366$n4095
.sym 59285 picorv32.mem_rdata_q[31]
.sym 59286 $abc$36366$n2841
.sym 59287 picorv32.is_sb_sh_sw
.sym 59288 $abc$36366$n3117
.sym 59291 picorv32.decoded_imm_uj[15]
.sym 59292 picorv32.instr_jal
.sym 59293 $abc$36366$n3083_1
.sym 59294 $abc$36366$n3125_1
.sym 59297 picorv32.decoded_imm_uj[19]
.sym 59298 $abc$36366$n3083_1
.sym 59299 picorv32.instr_jal
.sym 59300 $abc$36366$n3133
.sym 59303 $abc$36366$n4037_1
.sym 59304 $abc$36366$n4128
.sym 59305 picorv32.cpuregs_rs1[13]
.sym 59306 $abc$36366$n4130
.sym 59309 $abc$36366$n2995
.sym 59310 basesoc_picorv327[17]
.sym 59311 $abc$36366$n4036_1
.sym 59312 basesoc_picorv327[15]
.sym 59313 $abc$36366$n3008_$glb_ce
.sym 59314 clk12_$glb_clk
.sym 59315 $abc$36366$n205_$glb_sr
.sym 59316 $abc$36366$n4894
.sym 59317 $abc$36366$n4895
.sym 59318 $abc$36366$n4896
.sym 59319 $abc$36366$n4897
.sym 59320 $abc$36366$n4898
.sym 59321 $abc$36366$n4899
.sym 59322 $abc$36366$n4900
.sym 59323 $abc$36366$n4901
.sym 59327 picorv32.reg_next_pc[3]
.sym 59328 $abc$36366$n2840_1
.sym 59329 $abc$36366$n4037_1
.sym 59330 $abc$36366$n2841
.sym 59331 $abc$36366$n4095
.sym 59332 $abc$36366$n4102_1
.sym 59333 $abc$36366$n3021
.sym 59334 basesoc_picorv327[17]
.sym 59335 $abc$36366$n4053_1
.sym 59336 $abc$36366$n4128
.sym 59337 picorv32.latched_rd[5]
.sym 59338 basesoc_picorv327[14]
.sym 59339 $abc$36366$n3836_1
.sym 59340 picorv32.decoded_imm[29]
.sym 59341 basesoc_picorv327[9]
.sym 59342 picorv32.decoded_imm_uj[17]
.sym 59343 basesoc_picorv327[19]
.sym 59344 picorv32.is_sb_sh_sw
.sym 59345 picorv32.decoded_imm_uj[22]
.sym 59346 picorv32.decoded_imm[2]
.sym 59347 picorv32.decoded_imm[19]
.sym 59348 basesoc_picorv327[18]
.sym 59349 picorv32.decoded_imm[20]
.sym 59350 $abc$36366$n2845
.sym 59357 $abc$36366$n4037_1
.sym 59358 $abc$36366$n3007_1
.sym 59360 $abc$36366$n4181
.sym 59362 picorv32.mem_rdata_q[25]
.sym 59363 picorv32.reg_pc[17]
.sym 59364 $abc$36366$n3083_1
.sym 59365 picorv32.decoded_imm_uj[22]
.sym 59366 $abc$36366$n2840_1
.sym 59367 $abc$36366$n4080_1
.sym 59369 $abc$36366$n3024
.sym 59370 $abc$36366$n5141
.sym 59371 picorv32.decoded_imm_uj[5]
.sym 59372 picorv32.reg_pc[16]
.sym 59373 $abc$36366$n4894
.sym 59374 $abc$36366$n4895
.sym 59375 $abc$36366$n3087
.sym 59376 $abc$36366$n3103_1
.sym 59377 $abc$36366$n5141
.sym 59378 $abc$36366$n4154
.sym 59379 $abc$36366$n4156
.sym 59382 $abc$36366$n4895
.sym 59383 picorv32.cpuregs_rs1[16]
.sym 59384 $abc$36366$n4149
.sym 59386 $abc$36366$n4899
.sym 59387 picorv32.decoded_imm_uj[2]
.sym 59388 picorv32.instr_jal
.sym 59390 picorv32.reg_pc[16]
.sym 59391 $abc$36366$n3024
.sym 59392 $abc$36366$n4894
.sym 59393 $abc$36366$n4080_1
.sym 59396 picorv32.decoded_imm_uj[5]
.sym 59397 picorv32.instr_jal
.sym 59398 picorv32.mem_rdata_q[25]
.sym 59399 $abc$36366$n2840_1
.sym 59402 $abc$36366$n4149
.sym 59403 $abc$36366$n3007_1
.sym 59404 $abc$36366$n4037_1
.sym 59405 picorv32.cpuregs_rs1[16]
.sym 59408 $abc$36366$n4181
.sym 59409 $abc$36366$n5141
.sym 59410 $abc$36366$n3024
.sym 59411 $abc$36366$n4899
.sym 59414 picorv32.instr_jal
.sym 59415 picorv32.decoded_imm_uj[22]
.sym 59416 $abc$36366$n3087
.sym 59417 $abc$36366$n3083_1
.sym 59420 $abc$36366$n4895
.sym 59421 $abc$36366$n4156
.sym 59422 $abc$36366$n4154
.sym 59423 $abc$36366$n5141
.sym 59426 $abc$36366$n4895
.sym 59427 $abc$36366$n3024
.sym 59428 picorv32.reg_pc[17]
.sym 59429 $abc$36366$n4080_1
.sym 59432 picorv32.decoded_imm_uj[2]
.sym 59433 picorv32.instr_jal
.sym 59434 $abc$36366$n3103_1
.sym 59436 $abc$36366$n3008_$glb_ce
.sym 59437 clk12_$glb_clk
.sym 59438 $abc$36366$n205_$glb_sr
.sym 59439 $abc$36366$n4902
.sym 59440 $abc$36366$n4903
.sym 59441 $abc$36366$n4904
.sym 59442 $abc$36366$n4905
.sym 59443 $abc$36366$n4906
.sym 59444 $abc$36366$n4907
.sym 59445 $abc$36366$n4908
.sym 59446 $abc$36366$n4909
.sym 59451 $abc$36366$n3024
.sym 59453 $abc$36366$n5462
.sym 59454 $abc$36366$n4181
.sym 59455 basesoc_picorv327[20]
.sym 59456 picorv32.cpu_state[3]
.sym 59457 basesoc_picorv327[22]
.sym 59458 $abc$36366$n3089
.sym 59459 $abc$36366$n5477
.sym 59460 $abc$36366$n3007_1
.sym 59461 basesoc_picorv327[20]
.sym 59462 $abc$36366$n3008_1
.sym 59463 $abc$36366$n5141
.sym 59465 $abc$36366$n3139_1
.sym 59466 picorv32.decoded_imm[23]
.sym 59467 $abc$36366$n5141
.sym 59469 picorv32.decoded_imm_uj[19]
.sym 59470 picorv32.decoded_imm_uj[4]
.sym 59471 $abc$36366$n4900
.sym 59473 $abc$36366$n3888_1
.sym 59474 picorv32.decoded_imm_uj[3]
.sym 59481 $abc$36366$n3007_1
.sym 59484 picorv32.reg_pc[28]
.sym 59485 $abc$36366$n4037_1
.sym 59486 $abc$36366$n4239_1
.sym 59489 $abc$36366$n4225_1
.sym 59492 picorv32.cpu_state[2]
.sym 59493 $abc$36366$n5141
.sym 59494 $abc$36366$n4053_1
.sym 59495 picorv32.reg_pc[30]
.sym 59496 $abc$36366$n4080_1
.sym 59497 $abc$36366$n3024
.sym 59498 picorv32.reg_pc[13]
.sym 59499 $abc$36366$n4240_1
.sym 59500 picorv32.mem_rdata_latched[31]
.sym 59505 $abc$36366$n4238
.sym 59506 $abc$36366$n4227_1
.sym 59508 $abc$36366$n4906
.sym 59509 picorv32.cpuregs_rs1[30]
.sym 59510 $abc$36366$n4908
.sym 59515 picorv32.mem_rdata_latched[31]
.sym 59519 $abc$36366$n3007_1
.sym 59520 $abc$36366$n4239_1
.sym 59521 $abc$36366$n4037_1
.sym 59522 picorv32.cpuregs_rs1[30]
.sym 59525 $abc$36366$n4080_1
.sym 59526 $abc$36366$n4906
.sym 59527 picorv32.reg_pc[28]
.sym 59528 $abc$36366$n3024
.sym 59531 $abc$36366$n3024
.sym 59532 $abc$36366$n4080_1
.sym 59533 $abc$36366$n4908
.sym 59534 picorv32.reg_pc[30]
.sym 59537 $abc$36366$n5141
.sym 59538 $abc$36366$n4227_1
.sym 59539 $abc$36366$n4225_1
.sym 59540 $abc$36366$n4906
.sym 59544 picorv32.mem_rdata_latched[31]
.sym 59549 $abc$36366$n4238
.sym 59550 $abc$36366$n4908
.sym 59551 $abc$36366$n5141
.sym 59552 $abc$36366$n4240_1
.sym 59555 $abc$36366$n4053_1
.sym 59556 picorv32.reg_pc[13]
.sym 59557 picorv32.cpu_state[2]
.sym 59559 $abc$36366$n3006_$glb_ce
.sym 59560 clk12_$glb_clk
.sym 59562 picorv32.decoded_imm[27]
.sym 59563 $abc$36366$n3145_1
.sym 59564 picorv32.decoded_imm[24]
.sym 59565 picorv32.decoded_imm[7]
.sym 59566 picorv32.decoded_imm[20]
.sym 59567 $abc$36366$n3135
.sym 59568 picorv32.decoded_imm[6]
.sym 59569 picorv32.decoded_imm[25]
.sym 59570 $abc$36366$n5488_1
.sym 59574 $abc$36366$n5141
.sym 59575 picorv32.irq_state[1]
.sym 59576 $abc$36366$n3089
.sym 59577 basesoc_picorv327[29]
.sym 59578 $abc$36366$n5523
.sym 59579 $abc$36366$n5141
.sym 59580 $abc$36366$n3008_1
.sym 59581 picorv32.alu_out_q[29]
.sym 59582 picorv32.latched_stalu
.sym 59583 $abc$36366$n4903
.sym 59584 basesoc_picorv327[27]
.sym 59585 $abc$36366$n3026
.sym 59586 picorv32.instr_auipc
.sym 59587 picorv32.decoded_imm_uj[16]
.sym 59588 $abc$36366$n2845
.sym 59589 picorv32.decoded_imm_uj[5]
.sym 59590 picorv32.decoded_imm_uj[9]
.sym 59591 picorv32.instr_auipc
.sym 59592 $abc$36366$n3890_1
.sym 59593 picorv32.decoded_imm_uj[23]
.sym 59594 $abc$36366$n5190
.sym 59595 picorv32.cpuregs_rs1[30]
.sym 59596 $abc$36366$n5773
.sym 59597 picorv32.reg_next_pc[2]
.sym 59605 picorv32.latched_store
.sym 59607 picorv32.reg_next_pc[13]
.sym 59608 $abc$36366$n3085
.sym 59609 picorv32.instr_lui
.sym 59610 picorv32.mem_rdata_q[26]
.sym 59612 picorv32.instr_auipc
.sym 59613 picorv32.mem_rdata_q[23]
.sym 59614 $abc$36366$n3838_1
.sym 59616 picorv32.decoded_imm_uj[23]
.sym 59617 $abc$36366$n3143
.sym 59619 $abc$36366$n3083_1
.sym 59620 picorv32.decoded_imm_uj[26]
.sym 59626 picorv32.irq_state[0]
.sym 59627 $abc$36366$n3083_1
.sym 59629 $abc$36366$n3836_1
.sym 59630 picorv32.instr_jal
.sym 59631 $abc$36366$n3084
.sym 59633 $abc$36366$n3888_1
.sym 59634 picorv32.latched_branch
.sym 59636 picorv32.reg_next_pc[13]
.sym 59637 $abc$36366$n3836_1
.sym 59638 $abc$36366$n3838_1
.sym 59639 $abc$36366$n3888_1
.sym 59642 picorv32.decoded_imm_uj[26]
.sym 59643 $abc$36366$n3083_1
.sym 59644 $abc$36366$n3143
.sym 59645 picorv32.instr_jal
.sym 59648 picorv32.latched_branch
.sym 59650 picorv32.latched_store
.sym 59654 picorv32.irq_state[0]
.sym 59655 picorv32.latched_branch
.sym 59657 picorv32.latched_store
.sym 59660 picorv32.instr_lui
.sym 59661 $abc$36366$n3085
.sym 59662 picorv32.instr_auipc
.sym 59663 picorv32.mem_rdata_q[23]
.sym 59667 picorv32.latched_branch
.sym 59669 picorv32.latched_store
.sym 59672 picorv32.instr_auipc
.sym 59673 picorv32.mem_rdata_q[26]
.sym 59674 picorv32.instr_lui
.sym 59675 $abc$36366$n3085
.sym 59678 $abc$36366$n3084
.sym 59679 picorv32.instr_jal
.sym 59680 $abc$36366$n3083_1
.sym 59681 picorv32.decoded_imm_uj[23]
.sym 59682 $abc$36366$n3008_$glb_ce
.sym 59683 clk12_$glb_clk
.sym 59684 $abc$36366$n205_$glb_sr
.sym 59686 $abc$36366$n5366
.sym 59687 $abc$36366$n5367
.sym 59688 $abc$36366$n5368
.sym 59689 $abc$36366$n5369
.sym 59690 $abc$36366$n5370
.sym 59691 $abc$36366$n5371
.sym 59692 $abc$36366$n5372
.sym 59698 picorv32.instr_lui
.sym 59699 $abc$36366$n2845
.sym 59701 picorv32.latched_store
.sym 59702 $abc$36366$n5523
.sym 59703 $abc$36366$n3836_1
.sym 59704 picorv32.irq_mask[1]
.sym 59705 picorv32.instr_lui
.sym 59708 $abc$36366$n3022
.sym 59710 $abc$36366$n3836_1
.sym 59711 picorv32.decoded_imm[7]
.sym 59712 picorv32.irq_state[0]
.sym 59714 picorv32.decoded_imm_uj[21]
.sym 59715 $abc$36366$n5193
.sym 59716 picorv32.instr_jal
.sym 59717 picorv32.reg_next_pc[3]
.sym 59718 $abc$36366$n5211
.sym 59719 picorv32.reg_pc[13]
.sym 59726 $abc$36366$n5190
.sym 59728 $abc$36366$n5308
.sym 59729 $abc$36366$n3838_1
.sym 59730 $abc$36366$n3847_1
.sym 59731 $abc$36366$n3854_1
.sym 59732 $abc$36366$n5312
.sym 59734 $abc$36366$n3845_1
.sym 59735 $abc$36366$n3848_1
.sym 59736 $abc$36366$n3836_1
.sym 59737 $abc$36366$n5309
.sym 59741 picorv32.reg_next_pc[9]
.sym 59743 $abc$36366$n3846_1
.sym 59744 $abc$36366$n5175
.sym 59745 $abc$36366$n5368
.sym 59749 $abc$36366$n5372
.sym 59751 $abc$36366$n3872
.sym 59752 $abc$36366$n3890_1
.sym 59753 $abc$36366$n5160
.sym 59754 $abc$36366$n5369
.sym 59755 $abc$36366$n3870_1
.sym 59759 $abc$36366$n5160
.sym 59760 $abc$36366$n3846_1
.sym 59761 $abc$36366$n3847_1
.sym 59762 $abc$36366$n3845_1
.sym 59766 $abc$36366$n5190
.sym 59771 $abc$36366$n3872
.sym 59772 $abc$36366$n3838_1
.sym 59773 picorv32.reg_next_pc[9]
.sym 59774 $abc$36366$n3836_1
.sym 59777 $abc$36366$n5368
.sym 59778 $abc$36366$n3848_1
.sym 59779 $abc$36366$n3854_1
.sym 59780 $abc$36366$n5308
.sym 59784 $abc$36366$n3890_1
.sym 59785 $abc$36366$n5190
.sym 59786 $abc$36366$n3846_1
.sym 59789 $abc$36366$n3854_1
.sym 59790 $abc$36366$n3848_1
.sym 59791 $abc$36366$n5372
.sym 59792 $abc$36366$n5312
.sym 59795 $abc$36366$n5175
.sym 59797 $abc$36366$n3870_1
.sym 59798 $abc$36366$n3846_1
.sym 59801 $abc$36366$n3854_1
.sym 59802 $abc$36366$n3848_1
.sym 59803 $abc$36366$n5369
.sym 59804 $abc$36366$n5309
.sym 59805 $abc$36366$n3020_$glb_ce
.sym 59806 clk12_$glb_clk
.sym 59807 $abc$36366$n208_$glb_sr
.sym 59808 $abc$36366$n5373
.sym 59809 $abc$36366$n5374
.sym 59810 $abc$36366$n5375
.sym 59811 $abc$36366$n5376
.sym 59812 $abc$36366$n5377
.sym 59813 $abc$36366$n5378
.sym 59814 $abc$36366$n5379
.sym 59815 $abc$36366$n5380
.sym 59822 $abc$36366$n5160
.sym 59824 picorv32.decoded_imm_uj[2]
.sym 59825 $abc$36366$n3032
.sym 59826 $abc$36366$n3847_1
.sym 59827 $abc$36366$n5172
.sym 59828 picorv32.cpu_state[4]
.sym 59829 $abc$36366$n5311
.sym 59830 $abc$36366$n3848_1
.sym 59832 $abc$36366$n5387
.sym 59833 picorv32.decoded_imm_uj[22]
.sym 59835 $abc$36366$n5175
.sym 59836 $abc$36366$n5181
.sym 59837 picorv32.reg_next_pc[13]
.sym 59842 picorv32.decoded_imm_uj[17]
.sym 59849 $abc$36366$n5172
.sym 59851 $abc$36366$n5178
.sym 59852 $abc$36366$n5157
.sym 59859 $abc$36366$n5166
.sym 59864 $abc$36366$n5160
.sym 59872 $abc$36366$n5175
.sym 59874 $abc$36366$n5169
.sym 59880 $abc$36366$n5163
.sym 59881 $nextpnr_ICESTORM_LC_13$O
.sym 59883 $abc$36366$n5157
.sym 59887 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 59889 $abc$36366$n5160
.sym 59893 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 59896 $abc$36366$n5163
.sym 59897 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 59899 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 59902 $abc$36366$n5166
.sym 59903 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 59905 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 59908 $abc$36366$n5169
.sym 59909 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 59911 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 59913 $abc$36366$n5172
.sym 59915 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 59917 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 59919 $abc$36366$n5175
.sym 59921 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 59923 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 59925 $abc$36366$n5178
.sym 59927 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 59931 $abc$36366$n5381
.sym 59932 $abc$36366$n5382
.sym 59933 $abc$36366$n5383
.sym 59934 $abc$36366$n5384
.sym 59935 $abc$36366$n5385
.sym 59936 $abc$36366$n5386
.sym 59937 $abc$36366$n5387
.sym 59938 $abc$36366$n5388
.sym 59947 picorv32.cpu_state[0]
.sym 59950 picorv32.irq_state[1]
.sym 59951 picorv32.irq_state[0]
.sym 59953 $abc$36366$n5310
.sym 59954 $abc$36366$n5199
.sym 59957 picorv32.decoded_imm_uj[19]
.sym 59959 $abc$36366$n5187
.sym 59960 $abc$36366$n5169
.sym 59961 $abc$36366$n5208
.sym 59963 $abc$36366$n3854_1
.sym 59966 $abc$36366$n5163
.sym 59967 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 59973 $abc$36366$n5196
.sym 59980 $abc$36366$n5184
.sym 59981 $abc$36366$n5187
.sym 59983 $abc$36366$n5202
.sym 59987 $abc$36366$n5199
.sym 59990 $abc$36366$n5193
.sym 59996 $abc$36366$n5181
.sym 59999 $abc$36366$n5190
.sym 60004 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 60006 $abc$36366$n5181
.sym 60008 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 60010 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 60013 $abc$36366$n5184
.sym 60014 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 60016 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 60019 $abc$36366$n5187
.sym 60020 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 60022 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 60024 $abc$36366$n5190
.sym 60026 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 60028 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 60031 $abc$36366$n5193
.sym 60032 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 60034 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 60037 $abc$36366$n5196
.sym 60038 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 60040 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 60043 $abc$36366$n5199
.sym 60044 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 60046 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 60048 $abc$36366$n5202
.sym 60050 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 60054 $abc$36366$n5389
.sym 60055 $abc$36366$n5390
.sym 60056 $abc$36366$n5391
.sym 60057 $abc$36366$n5392
.sym 60058 $abc$36366$n5393
.sym 60059 $abc$36366$n5394
.sym 60060 $abc$36366$n5395
.sym 60061 picorv32.reg_next_pc[25]
.sym 60071 $abc$36366$n5202
.sym 60077 $abc$36366$n3006
.sym 60084 $abc$36366$n5214
.sym 60085 picorv32.decoded_imm_uj[23]
.sym 60086 $abc$36366$n5220
.sym 60087 $abc$36366$n5223
.sym 60090 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 60102 $abc$36366$n5217
.sym 60108 $abc$36366$n5220
.sym 60109 $abc$36366$n5208
.sym 60110 $abc$36366$n5214
.sym 60112 $abc$36366$n5223
.sym 60115 $abc$36366$n5226
.sym 60118 $abc$36366$n5211
.sym 60126 $abc$36366$n5205
.sym 60127 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 60130 $abc$36366$n5205
.sym 60131 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 60133 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 60136 $abc$36366$n5208
.sym 60137 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 60139 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 60141 $abc$36366$n5211
.sym 60143 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 60145 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 60147 $abc$36366$n5214
.sym 60149 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 60151 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 60153 $abc$36366$n5217
.sym 60155 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 60157 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 60159 $abc$36366$n5220
.sym 60161 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 60163 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 60165 $abc$36366$n5223
.sym 60167 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 60169 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 60171 $abc$36366$n5226
.sym 60173 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 60180 $abc$36366$n3950_1
.sym 60181 $abc$36366$n3938_1
.sym 60183 picorv32.reg_next_pc[28]
.sym 60201 $abc$36366$n5238
.sym 60204 $abc$36366$n5211
.sym 60206 $abc$36366$n5326
.sym 60208 $abc$36366$n5232
.sym 60213 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 60218 $abc$36366$n5238
.sym 60220 $abc$36366$n5391
.sym 60222 $abc$36366$n5393
.sym 60224 $abc$36366$n5232
.sym 60225 $abc$36366$n3854_1
.sym 60226 $abc$36366$n3848_1
.sym 60227 $abc$36366$n5331
.sym 60233 $abc$36366$n3854_1
.sym 60237 $abc$36366$n5333
.sym 60239 $abc$36366$n5235
.sym 60243 $abc$36366$n5244
.sym 60247 $abc$36366$n5241
.sym 60249 $abc$36366$n5229
.sym 60250 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 60253 $abc$36366$n5229
.sym 60254 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 60256 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 60258 $abc$36366$n5232
.sym 60260 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 60262 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 60264 $abc$36366$n5235
.sym 60266 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 60268 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 60270 $abc$36366$n5238
.sym 60272 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 60274 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 60277 $abc$36366$n5241
.sym 60278 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 60282 $abc$36366$n5244
.sym 60284 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 60287 $abc$36366$n5391
.sym 60288 $abc$36366$n3848_1
.sym 60289 $abc$36366$n5331
.sym 60290 $abc$36366$n3854_1
.sym 60293 $abc$36366$n5333
.sym 60294 $abc$36366$n3854_1
.sym 60295 $abc$36366$n3848_1
.sym 60296 $abc$36366$n5393
.sym 60321 $abc$36366$n5235
.sym 60325 $abc$36366$n5244
.sym 60329 $abc$36366$n5241
.sym 60331 $abc$36366$n5229
.sym 60374 serial_tx
.sym 60387 serial_tx
.sym 60401 waittimer0_count[0]
.sym 60402 $abc$36366$n6412
.sym 60406 $abc$36366$n6799
.sym 60417 $abc$36366$n3380
.sym 60420 serial_tx
.sym 60452 $abc$36366$n2906
.sym 60462 user_btn0
.sym 60466 waittimer0_count[1]
.sym 60482 user_btn0
.sym 60483 waittimer0_count[1]
.sym 60520 $abc$36366$n2906
.sym 60521 clk12_$glb_clk
.sym 60522 sys_rst_$glb_sr
.sym 60523 user_btn_n
.sym 60529 $abc$36366$n6416
.sym 60530 $abc$36366$n6418
.sym 60531 $abc$36366$n6420
.sym 60532 $abc$36366$n6422
.sym 60533 $abc$36366$n6424
.sym 60534 $abc$36366$n6426
.sym 60547 $abc$36366$n2905
.sym 60550 user_btn0
.sym 60556 user_btn0
.sym 60584 $abc$36366$n2905
.sym 60587 waittimer0_count[5]
.sym 60604 eventmanager_status_w[0]
.sym 60605 $abc$36366$n146
.sym 60606 waittimer0_count[0]
.sym 60607 waittimer0_count[3]
.sym 60608 waittimer0_count[5]
.sym 60611 sys_rst
.sym 60612 user_btn0
.sym 60613 waittimer0_count[1]
.sym 60614 $abc$36366$n3337
.sym 60615 $abc$36366$n6418
.sym 60618 waittimer0_count[2]
.sym 60620 $abc$36366$n3338
.sym 60622 $abc$36366$n6416
.sym 60623 $abc$36366$n6434
.sym 60624 $abc$36366$n3339
.sym 60629 waittimer0_count[4]
.sym 60630 waittimer0_count[8]
.sym 60631 $abc$36366$n2905
.sym 60632 $abc$36366$n6420
.sym 60637 waittimer0_count[4]
.sym 60638 waittimer0_count[8]
.sym 60639 waittimer0_count[5]
.sym 60640 waittimer0_count[3]
.sym 60643 $abc$36366$n6420
.sym 60645 user_btn0
.sym 60650 $abc$36366$n6434
.sym 60652 user_btn0
.sym 60655 user_btn0
.sym 60658 $abc$36366$n6418
.sym 60661 waittimer0_count[1]
.sym 60662 $abc$36366$n146
.sym 60663 waittimer0_count[0]
.sym 60664 waittimer0_count[2]
.sym 60667 sys_rst
.sym 60668 eventmanager_status_w[0]
.sym 60669 user_btn0
.sym 60670 waittimer0_count[0]
.sym 60673 $abc$36366$n6416
.sym 60674 user_btn0
.sym 60679 $abc$36366$n3337
.sym 60680 $abc$36366$n3339
.sym 60682 $abc$36366$n3338
.sym 60683 $abc$36366$n2905
.sym 60684 clk12_$glb_clk
.sym 60685 sys_rst_$glb_sr
.sym 60686 $abc$36366$n6428
.sym 60687 $abc$36366$n6430
.sym 60688 $abc$36366$n6432
.sym 60689 $abc$36366$n6434
.sym 60690 $abc$36366$n6436
.sym 60691 $abc$36366$n6438
.sym 60692 $abc$36366$n6440
.sym 60693 $abc$36366$n6442
.sym 60698 eventmanager_status_w[0]
.sym 60701 $abc$36366$n6418
.sym 60703 array_muxed0[14]
.sym 60707 basesoc_dat_w[6]
.sym 60714 $PACKER_VCC_NET
.sym 60716 waittimer0_count[8]
.sym 60718 spiflash_counter[0]
.sym 60720 $abc$36366$n3384_1
.sym 60728 $abc$36366$n3384_1
.sym 60729 waittimer0_count[11]
.sym 60730 sys_rst
.sym 60734 $abc$36366$n6327
.sym 60735 spiflash_counter[0]
.sym 60736 user_btn0
.sym 60737 $abc$36366$n6317
.sym 60738 $abc$36366$n6319
.sym 60740 $PACKER_VCC_NET
.sym 60746 waittimer0_count[9]
.sym 60747 $abc$36366$n3385_1
.sym 60749 $abc$36366$n6313
.sym 60754 $abc$36366$n2964
.sym 60755 $abc$36366$n3374
.sym 60756 eventmanager_status_w[0]
.sym 60758 waittimer0_count[13]
.sym 60760 $abc$36366$n6313
.sym 60762 $abc$36366$n3385_1
.sym 60763 $abc$36366$n3374
.sym 60766 $abc$36366$n3374
.sym 60769 $abc$36366$n3385_1
.sym 60772 waittimer0_count[11]
.sym 60774 waittimer0_count[13]
.sym 60775 waittimer0_count[9]
.sym 60778 $abc$36366$n6327
.sym 60780 $abc$36366$n3384_1
.sym 60785 $abc$36366$n3384_1
.sym 60786 $abc$36366$n6319
.sym 60790 $abc$36366$n6317
.sym 60792 $abc$36366$n3384_1
.sym 60796 $PACKER_VCC_NET
.sym 60797 spiflash_counter[0]
.sym 60802 sys_rst
.sym 60803 eventmanager_status_w[0]
.sym 60805 user_btn0
.sym 60806 $abc$36366$n2964
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60809 $abc$36366$n6444
.sym 60810 waittimer0_count[8]
.sym 60811 waittimer0_count[5]
.sym 60812 waittimer0_count[9]
.sym 60813 $abc$36366$n3385_1
.sym 60814 $abc$36366$n2813
.sym 60815 waittimer0_count[16]
.sym 60816 waittimer0_count[13]
.sym 60823 sys_rst
.sym 60826 sys_rst
.sym 60827 $abc$36366$n146
.sym 60829 array_muxed0[6]
.sym 60830 adr[0]
.sym 60832 user_btn0
.sym 60836 spiflash_counter[7]
.sym 60839 basesoc_adr[3]
.sym 60840 $abc$36366$n2964
.sym 60850 spiflash_counter[5]
.sym 60854 spiflash_counter[6]
.sym 60855 spiflash_counter[2]
.sym 60858 spiflash_counter[0]
.sym 60861 spiflash_counter[7]
.sym 60862 spiflash_counter[3]
.sym 60865 spiflash_counter[4]
.sym 60880 spiflash_counter[1]
.sym 60882 $nextpnr_ICESTORM_LC_14$O
.sym 60884 spiflash_counter[0]
.sym 60888 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 60891 spiflash_counter[1]
.sym 60894 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 60896 spiflash_counter[2]
.sym 60898 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 60900 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 60903 spiflash_counter[3]
.sym 60904 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 60906 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 60909 spiflash_counter[4]
.sym 60910 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 60912 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 60914 spiflash_counter[5]
.sym 60916 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 60918 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 60921 spiflash_counter[6]
.sym 60922 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 60926 spiflash_counter[7]
.sym 60928 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 60932 $abc$36366$n57
.sym 60933 $abc$36366$n3368
.sym 60935 $abc$36366$n2965
.sym 60936 $abc$36366$n2947
.sym 60937 $abc$36366$n3373
.sym 60938 spiflash_counter[1]
.sym 60939 $abc$36366$n2812
.sym 60942 $abc$36366$n5479
.sym 60944 basesoc_dat_w[5]
.sym 60945 user_btn0
.sym 60946 basesoc_dat_w[3]
.sym 60948 spram_wren0
.sym 60949 basesoc_ctrl_reset_reset_r
.sym 60950 spiflash_miso
.sym 60951 basesoc_dat_w[3]
.sym 60952 $abc$36366$n2685
.sym 60953 $abc$36366$n3304
.sym 60954 csrbank2_bitbang0_w[2]
.sym 60957 slave_sel_r[2]
.sym 60958 basesoc_dat_w[5]
.sym 60959 interface1_bank_bus_dat_r[3]
.sym 60960 $abc$36366$n4536
.sym 60961 $abc$36366$n2942
.sym 60962 slave_sel[2]
.sym 60963 $abc$36366$n2826_1
.sym 60964 array_muxed0[5]
.sym 60979 $abc$36366$n3375
.sym 60981 spiflash_counter[5]
.sym 60985 $abc$36366$n6321
.sym 60986 $abc$36366$n6323
.sym 60987 $abc$36366$n6325
.sym 60988 spiflash_counter[4]
.sym 60992 $abc$36366$n3384_1
.sym 60993 spiflash_counter[6]
.sym 60996 spiflash_counter[7]
.sym 61000 $abc$36366$n2964
.sym 61004 $abc$36366$n2812
.sym 61007 $abc$36366$n3384_1
.sym 61008 $abc$36366$n6323
.sym 61012 spiflash_counter[5]
.sym 61013 spiflash_counter[6]
.sym 61014 spiflash_counter[7]
.sym 61015 spiflash_counter[4]
.sym 61018 $abc$36366$n3375
.sym 61020 spiflash_counter[4]
.sym 61021 spiflash_counter[5]
.sym 61031 $abc$36366$n3384_1
.sym 61033 $abc$36366$n6325
.sym 61037 spiflash_counter[4]
.sym 61038 spiflash_counter[5]
.sym 61039 $abc$36366$n3375
.sym 61042 spiflash_counter[6]
.sym 61043 spiflash_counter[7]
.sym 61044 $abc$36366$n2812
.sym 61048 $abc$36366$n3384_1
.sym 61050 $abc$36366$n6321
.sym 61052 $abc$36366$n2964
.sym 61053 clk12_$glb_clk
.sym 61054 sys_rst_$glb_sr
.sym 61057 $abc$36366$n2898
.sym 61058 $abc$36366$n2964
.sym 61059 $abc$36366$n3212
.sym 61061 $abc$36366$n4538
.sym 61062 $abc$36366$n3373_1
.sym 61068 $abc$36366$n3979_1
.sym 61069 $abc$36366$n9
.sym 61072 spiflash_miso
.sym 61075 basesoc_ctrl_reset_reset_r
.sym 61078 basesoc_dat_w[7]
.sym 61080 $abc$36366$n3212
.sym 61081 sys_rst
.sym 61083 adr[1]
.sym 61085 $abc$36366$n5085_1
.sym 61088 $abc$36366$n3333
.sym 61090 sys_rst
.sym 61104 eventmanager_status_w[0]
.sym 61111 basesoc_adr[3]
.sym 61114 basesoc_adr[3]
.sym 61117 $abc$36366$n3218
.sym 61122 slave_sel[2]
.sym 61124 adr[2]
.sym 61129 basesoc_adr[3]
.sym 61130 $abc$36366$n3218
.sym 61132 adr[2]
.sym 61147 adr[2]
.sym 61148 basesoc_adr[3]
.sym 61149 $abc$36366$n3218
.sym 61159 eventmanager_status_w[0]
.sym 61166 slave_sel[2]
.sym 61176 clk12_$glb_clk
.sym 61177 sys_rst_$glb_sr
.sym 61178 spiflash_mosi
.sym 61179 $abc$36366$n5085_1
.sym 61180 $abc$36366$n5246
.sym 61181 $abc$36366$n5233_1
.sym 61182 csrbank0_buttons_ev_enable0_w[0]
.sym 61183 csrbank0_buttons_ev_enable0_w[1]
.sym 61184 $abc$36366$n2936
.sym 61185 $abc$36366$n5240
.sym 61190 $abc$36366$n3307
.sym 61191 adr[1]
.sym 61192 $abc$36366$n7
.sym 61195 array_muxed0[3]
.sym 61197 basesoc_ctrl_storage[7]
.sym 61198 $abc$36366$n3217
.sym 61203 $abc$36366$n3380
.sym 61205 $abc$36366$n3217
.sym 61206 $abc$36366$n3965_1
.sym 61207 interface1_bank_bus_dat_r[2]
.sym 61208 $abc$36366$n3380
.sym 61210 $PACKER_VCC_NET
.sym 61211 eventmanager_status_w[1]
.sym 61212 $abc$36366$n3373_1
.sym 61213 spiflash_bus_dat_r[7]
.sym 61219 interface1_bank_bus_dat_r[0]
.sym 61220 sel_r
.sym 61221 $abc$36366$n5244_1
.sym 61223 interface0_bank_bus_dat_r[2]
.sym 61225 interface0_bank_bus_dat_r[0]
.sym 61226 $abc$36366$n5232_1
.sym 61227 $abc$36366$n5241_1
.sym 61228 sel_r
.sym 61229 interface1_bank_bus_dat_r[3]
.sym 61231 interface1_bank_bus_dat_r[2]
.sym 61232 $abc$36366$n4536
.sym 61233 $abc$36366$n4538
.sym 61237 $abc$36366$n5249
.sym 61238 $abc$36366$n5233_1
.sym 61239 $abc$36366$n4623
.sym 61240 $abc$36366$n5243
.sym 61242 $abc$36366$n5234
.sym 61243 $abc$36366$n5235_1
.sym 61246 interface0_bank_bus_dat_r[3]
.sym 61250 $abc$36366$n5240
.sym 61252 $abc$36366$n4536
.sym 61253 $abc$36366$n4538
.sym 61254 sel_r
.sym 61259 $abc$36366$n4623
.sym 61260 $abc$36366$n5235_1
.sym 61261 $abc$36366$n4536
.sym 61264 $abc$36366$n5249
.sym 61265 $abc$36366$n5243
.sym 61267 $abc$36366$n5233_1
.sym 61270 interface1_bank_bus_dat_r[3]
.sym 61271 interface0_bank_bus_dat_r[3]
.sym 61272 $abc$36366$n5243
.sym 61273 $abc$36366$n5244_1
.sym 61276 $abc$36366$n4623
.sym 61277 $abc$36366$n5232_1
.sym 61279 $abc$36366$n5235_1
.sym 61282 sel_r
.sym 61283 $abc$36366$n4623
.sym 61284 $abc$36366$n4538
.sym 61285 $abc$36366$n4536
.sym 61288 interface0_bank_bus_dat_r[2]
.sym 61289 interface1_bank_bus_dat_r[2]
.sym 61290 $abc$36366$n5240
.sym 61291 $abc$36366$n5241_1
.sym 61294 $abc$36366$n5234
.sym 61295 interface1_bank_bus_dat_r[0]
.sym 61296 $abc$36366$n5233_1
.sym 61297 interface0_bank_bus_dat_r[0]
.sym 61299 clk12_$glb_clk
.sym 61300 sys_rst_$glb_sr
.sym 61301 $abc$36366$n3965_1
.sym 61302 $abc$36366$n5091_1
.sym 61303 $abc$36366$n2876
.sym 61304 $abc$36366$n2872
.sym 61305 $abc$36366$n4623
.sym 61306 $abc$36366$n2868
.sym 61307 $abc$36366$n3967_1
.sym 61308 $abc$36366$n5088
.sym 61311 $abc$36366$n5467
.sym 61312 $abc$36366$n5422
.sym 61313 $abc$36366$n3215
.sym 61314 sys_rst
.sym 61315 adr[1]
.sym 61316 $abc$36366$n3217
.sym 61317 $abc$36366$n5244_1
.sym 61318 basesoc_dat_w[1]
.sym 61319 sys_rst
.sym 61320 spiflash_mosi
.sym 61321 $abc$36366$n11
.sym 61323 interface1_bank_bus_dat_r[0]
.sym 61324 $abc$36366$n2685
.sym 61326 basesoc_dat_w[1]
.sym 61342 $abc$36366$n5235_1
.sym 61343 spiflash_bus_dat_r[3]
.sym 61345 basesoc_bus_wishbone_dat_r[3]
.sym 61346 basesoc_bus_wishbone_dat_r[0]
.sym 61347 $abc$36366$n3333
.sym 61348 basesoc_bus_wishbone_dat_r[2]
.sym 61349 basesoc_bus_wishbone_dat_r[1]
.sym 61350 $abc$36366$n3218
.sym 61351 slave_sel_r[0]
.sym 61352 slave_sel_r[0]
.sym 61354 spiflash_bus_dat_r[0]
.sym 61355 $abc$36366$n3218
.sym 61356 spiflash_bus_dat_r[2]
.sym 61357 spiflash_bus_dat_r[1]
.sym 61359 sel_r
.sym 61360 eventmanager_status_w[2]
.sym 61361 $abc$36366$n5251
.sym 61362 $abc$36366$n4623
.sym 61365 $abc$36366$n5088
.sym 61367 $abc$36366$n5091_1
.sym 61368 slave_sel[0]
.sym 61371 eventmanager_status_w[1]
.sym 61373 slave_sel_r[1]
.sym 61375 slave_sel_r[1]
.sym 61376 spiflash_bus_dat_r[3]
.sym 61377 slave_sel_r[0]
.sym 61378 basesoc_bus_wishbone_dat_r[3]
.sym 61381 slave_sel[0]
.sym 61387 $abc$36366$n4623
.sym 61388 $abc$36366$n5251
.sym 61389 $abc$36366$n5235_1
.sym 61390 sel_r
.sym 61393 $abc$36366$n5088
.sym 61394 eventmanager_status_w[1]
.sym 61395 $abc$36366$n3333
.sym 61396 $abc$36366$n3218
.sym 61399 $abc$36366$n5091_1
.sym 61400 $abc$36366$n3333
.sym 61401 eventmanager_status_w[2]
.sym 61402 $abc$36366$n3218
.sym 61405 slave_sel_r[0]
.sym 61406 spiflash_bus_dat_r[1]
.sym 61407 basesoc_bus_wishbone_dat_r[1]
.sym 61408 slave_sel_r[1]
.sym 61411 basesoc_bus_wishbone_dat_r[2]
.sym 61412 slave_sel_r[0]
.sym 61413 slave_sel_r[1]
.sym 61414 spiflash_bus_dat_r[2]
.sym 61417 slave_sel_r[0]
.sym 61418 slave_sel_r[1]
.sym 61419 spiflash_bus_dat_r[0]
.sym 61420 basesoc_bus_wishbone_dat_r[0]
.sym 61422 clk12_$glb_clk
.sym 61423 sys_rst_$glb_sr
.sym 61424 spiflash_bus_dat_r[13]
.sym 61425 spiflash_bus_dat_r[6]
.sym 61426 spiflash_bus_dat_r[5]
.sym 61427 spiflash_bus_dat_r[15]
.sym 61428 spiflash_bus_dat_r[14]
.sym 61429 spiflash_bus_dat_r[7]
.sym 61430 $abc$36366$n5092
.sym 61431 spiflash_bus_dat_r[12]
.sym 61434 $abc$36366$n3978_1
.sym 61435 basesoc_picorv327[3]
.sym 61436 $abc$36366$n3218
.sym 61438 $abc$36366$n2885_1
.sym 61439 basesoc_dat_w[5]
.sym 61440 slave_sel_r[0]
.sym 61441 interface1_bank_bus_dat_r[6]
.sym 61443 $abc$36366$n3965_1
.sym 61444 $abc$36366$n2874
.sym 61448 $abc$36366$n5089_1
.sym 61450 $abc$36366$n3342_1
.sym 61452 array_muxed0[12]
.sym 61453 slave_sel[2]
.sym 61454 array_muxed0[10]
.sym 61455 array_muxed0[5]
.sym 61457 array_muxed0[16]
.sym 61458 array_muxed0[11]
.sym 61459 eventmanager_pending_w[2]
.sym 61467 $abc$36366$n2950
.sym 61468 $abc$36366$n2930
.sym 61470 array_muxed0[18]
.sym 61471 spiflash_bus_dat_r[2]
.sym 61472 $abc$36366$n3979_1
.sym 61473 $abc$36366$n3380
.sym 61474 spiflash_bus_dat_r[3]
.sym 61477 spiflash_bus_dat_r[0]
.sym 61478 spiflash_bus_dat_r[11]
.sym 61479 $abc$36366$n2818
.sym 61480 array_muxed0[14]
.sym 61481 array_muxed0[16]
.sym 61483 $abc$36366$n3380
.sym 61484 $abc$36366$n3373_1
.sym 61485 spiflash_bus_dat_r[10]
.sym 61487 slave_sel_r[1]
.sym 61488 spiflash_bus_dat_r[1]
.sym 61491 array_muxed0[9]
.sym 61492 spiflash_bus_dat_r[15]
.sym 61493 array_muxed0[17]
.sym 61494 array_muxed0[15]
.sym 61498 spiflash_bus_dat_r[3]
.sym 61499 $abc$36366$n3373_1
.sym 61500 $abc$36366$n3380
.sym 61501 array_muxed0[18]
.sym 61504 array_muxed0[17]
.sym 61505 $abc$36366$n3380
.sym 61506 $abc$36366$n3373_1
.sym 61507 spiflash_bus_dat_r[2]
.sym 61510 spiflash_bus_dat_r[15]
.sym 61511 $abc$36366$n2930
.sym 61512 slave_sel_r[1]
.sym 61513 $abc$36366$n2818
.sym 61516 $abc$36366$n2818
.sym 61517 spiflash_bus_dat_r[11]
.sym 61518 $abc$36366$n3979_1
.sym 61519 slave_sel_r[1]
.sym 61522 spiflash_bus_dat_r[15]
.sym 61523 $abc$36366$n3380
.sym 61524 array_muxed0[14]
.sym 61525 $abc$36366$n3373_1
.sym 61528 array_muxed0[9]
.sym 61529 $abc$36366$n3380
.sym 61531 spiflash_bus_dat_r[10]
.sym 61534 $abc$36366$n3380
.sym 61535 spiflash_bus_dat_r[1]
.sym 61536 array_muxed0[16]
.sym 61537 $abc$36366$n3373_1
.sym 61540 $abc$36366$n3373_1
.sym 61541 array_muxed0[15]
.sym 61542 spiflash_bus_dat_r[0]
.sym 61543 $abc$36366$n3380
.sym 61544 $abc$36366$n2950
.sym 61545 clk12_$glb_clk
.sym 61546 sys_rst_$glb_sr
.sym 61547 $abc$36366$n6695
.sym 61549 $abc$36366$n2912
.sym 61550 $abc$36366$n6698
.sym 61551 $abc$36366$n6694
.sym 61553 $abc$36366$n5089_1
.sym 61554 eventmanager_pending_w[1]
.sym 61557 basesoc_picorv327[18]
.sym 61560 basesoc_uart_tx_fifo_wrport_we
.sym 61561 $abc$36366$n3429
.sym 61562 $abc$36366$n3254
.sym 61563 basesoc_uart_phy_rx_busy
.sym 61565 basesoc_adr[3]
.sym 61566 array_muxed0[18]
.sym 61568 $abc$36366$n2950
.sym 61570 array_muxed0[13]
.sym 61571 basesoc_picorv327[1]
.sym 61573 slave_sel_r[1]
.sym 61575 adr[1]
.sym 61579 array_muxed0[17]
.sym 61581 $abc$36366$n5401
.sym 61582 basesoc_picorv327[12]
.sym 61588 $abc$36366$n6697
.sym 61592 basesoc_picorv327[3]
.sym 61594 $abc$36366$n6699
.sym 61597 basesoc_picorv327[1]
.sym 61598 $abc$36366$n6696
.sym 61599 $abc$36366$n6700
.sym 61600 $abc$36366$n6693
.sym 61604 $abc$36366$n6695
.sym 61605 basesoc_picorv327[7]
.sym 61609 basesoc_picorv327[5]
.sym 61611 basesoc_picorv327[6]
.sym 61614 basesoc_picorv327[4]
.sym 61615 $abc$36366$n6698
.sym 61616 $abc$36366$n6694
.sym 61617 basesoc_picorv327[0]
.sym 61618 basesoc_picorv327[2]
.sym 61620 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 61622 $abc$36366$n6693
.sym 61623 basesoc_picorv327[0]
.sym 61626 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 61628 basesoc_picorv327[1]
.sym 61629 $abc$36366$n6694
.sym 61630 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 61632 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 61634 basesoc_picorv327[2]
.sym 61635 $abc$36366$n6695
.sym 61636 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 61638 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 61640 basesoc_picorv327[3]
.sym 61641 $abc$36366$n6696
.sym 61642 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 61644 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 61646 basesoc_picorv327[4]
.sym 61647 $abc$36366$n6697
.sym 61648 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 61650 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 61652 $abc$36366$n6698
.sym 61653 basesoc_picorv327[5]
.sym 61654 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 61656 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 61658 basesoc_picorv327[6]
.sym 61659 $abc$36366$n6699
.sym 61660 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 61662 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 61664 $abc$36366$n6700
.sym 61665 basesoc_picorv327[7]
.sym 61666 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 61670 $abc$36366$n4416_1
.sym 61671 $abc$36366$n6716
.sym 61672 $abc$36366$n6702
.sym 61673 $abc$36366$n2925
.sym 61675 eventmanager_pending_w[2]
.sym 61676 $abc$36366$n6708
.sym 61680 $abc$36366$n5473
.sym 61682 picorv32.mem_wordsize[2]
.sym 61683 $abc$36366$n208
.sym 61684 adr[1]
.sym 61685 basesoc_we
.sym 61686 basesoc_dat_w[4]
.sym 61687 $abc$36366$n3333
.sym 61689 basesoc_dat_w[3]
.sym 61694 basesoc_picorv327[10]
.sym 61695 basesoc_picorv323[1]
.sym 61697 basesoc_picorv328[16]
.sym 61698 $abc$36366$n3426
.sym 61699 basesoc_picorv327[21]
.sym 61700 basesoc_picorv327[18]
.sym 61701 csrbank0_leds_out0_w[1]
.sym 61702 basesoc_picorv327[15]
.sym 61703 $abc$36366$n3965_1
.sym 61704 basesoc_picorv327[2]
.sym 61705 basesoc_picorv327[9]
.sym 61706 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 61712 $abc$36366$n6714
.sym 61714 $abc$36366$n6706
.sym 61715 $abc$36366$n6704
.sym 61718 $abc$36366$n6712
.sym 61719 basesoc_picorv327[9]
.sym 61720 basesoc_picorv327[10]
.sym 61725 basesoc_picorv327[8]
.sym 61726 basesoc_picorv327[14]
.sym 61727 basesoc_picorv327[13]
.sym 61728 basesoc_picorv327[15]
.sym 61729 $abc$36366$n6702
.sym 61730 $abc$36366$n6710
.sym 61736 $abc$36366$n6716
.sym 61740 basesoc_picorv327[11]
.sym 61741 $abc$36366$n6708
.sym 61742 basesoc_picorv327[12]
.sym 61743 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 61745 basesoc_picorv327[8]
.sym 61746 $abc$36366$n6702
.sym 61747 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 61749 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 61751 $abc$36366$n6704
.sym 61752 basesoc_picorv327[9]
.sym 61753 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 61755 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 61757 $abc$36366$n6706
.sym 61758 basesoc_picorv327[10]
.sym 61759 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 61761 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 61763 basesoc_picorv327[11]
.sym 61764 $abc$36366$n6708
.sym 61765 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 61767 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 61769 $abc$36366$n6710
.sym 61770 basesoc_picorv327[12]
.sym 61771 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 61773 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 61775 basesoc_picorv327[13]
.sym 61776 $abc$36366$n6712
.sym 61777 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 61779 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 61781 $abc$36366$n6714
.sym 61782 basesoc_picorv327[14]
.sym 61783 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 61785 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 61787 $abc$36366$n6716
.sym 61788 basesoc_picorv327[15]
.sym 61789 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 61793 $abc$36366$n4458
.sym 61794 picorv32.alu_out_q[1]
.sym 61795 $abc$36366$n4556
.sym 61796 picorv32.alu_out_q[9]
.sym 61797 $abc$36366$n6718
.sym 61798 $abc$36366$n6730
.sym 61799 $abc$36366$n6732
.sym 61800 $abc$36366$n4459_1
.sym 61805 $abc$36366$n2735
.sym 61807 sys_rst
.sym 61808 basesoc_picorv328[8]
.sym 61810 basesoc_picorv323[0]
.sym 61811 $abc$36366$n6693
.sym 61813 basesoc_picorv323[0]
.sym 61814 picorv32.mem_wordsize[2]
.sym 61816 slave_sel[0]
.sym 61817 basesoc_picorv328[25]
.sym 61818 $abc$36366$n5428
.sym 61820 $abc$36366$n5416
.sym 61821 picorv32.instr_sub
.sym 61823 basesoc_picorv323[3]
.sym 61825 $abc$36366$n5446
.sym 61826 basesoc_picorv327[11]
.sym 61827 basesoc_picorv328[9]
.sym 61829 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 61836 basesoc_picorv327[17]
.sym 61840 basesoc_picorv327[16]
.sym 61841 $abc$36366$n6726
.sym 61842 $abc$36366$n6728
.sym 61844 basesoc_picorv327[19]
.sym 61849 basesoc_picorv327[20]
.sym 61850 $abc$36366$n6724
.sym 61854 basesoc_picorv327[22]
.sym 61855 $abc$36366$n6730
.sym 61856 $abc$36366$n6732
.sym 61857 basesoc_picorv327[23]
.sym 61859 basesoc_picorv327[21]
.sym 61860 basesoc_picorv327[18]
.sym 61862 $abc$36366$n6718
.sym 61863 $abc$36366$n6722
.sym 61864 $abc$36366$n6720
.sym 61866 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 61868 $abc$36366$n6718
.sym 61869 basesoc_picorv327[16]
.sym 61870 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 61872 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 61874 basesoc_picorv327[17]
.sym 61875 $abc$36366$n6720
.sym 61876 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 61878 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 61880 basesoc_picorv327[18]
.sym 61881 $abc$36366$n6722
.sym 61882 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 61884 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 61886 $abc$36366$n6724
.sym 61887 basesoc_picorv327[19]
.sym 61888 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 61890 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 61892 $abc$36366$n6726
.sym 61893 basesoc_picorv327[20]
.sym 61894 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 61896 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 61898 basesoc_picorv327[21]
.sym 61899 $abc$36366$n6728
.sym 61900 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 61902 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 61904 $abc$36366$n6730
.sym 61905 basesoc_picorv327[22]
.sym 61906 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 61908 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 61910 $abc$36366$n6732
.sym 61911 basesoc_picorv327[23]
.sym 61912 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 61916 $abc$36366$n4655
.sym 61917 $abc$36366$n6738
.sym 61918 $abc$36366$n6734
.sym 61919 $abc$36366$n6742
.sym 61920 $abc$36366$n6748
.sym 61921 $abc$36366$n6746
.sym 61922 $abc$36366$n6744
.sym 61923 $abc$36366$n6736
.sym 61929 $abc$36366$n4442_1
.sym 61932 $abc$36366$n5449
.sym 61935 $abc$36366$n4446
.sym 61936 picorv32.mem_wordsize[2]
.sym 61937 $abc$36366$n4460_1
.sym 61938 regs0
.sym 61939 $abc$36366$n4557
.sym 61941 array_muxed0[16]
.sym 61942 $abc$36366$n5485
.sym 61943 basesoc_picorv327[23]
.sym 61945 $abc$36366$n4420_1
.sym 61946 $abc$36366$n4420_1
.sym 61952 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 61958 basesoc_picorv327[24]
.sym 61959 $abc$36366$n6740
.sym 61969 basesoc_picorv327[27]
.sym 61971 basesoc_picorv327[31]
.sym 61974 basesoc_picorv327[30]
.sym 61975 $abc$36366$n6734
.sym 61976 basesoc_picorv327[29]
.sym 61977 $abc$36366$n6748
.sym 61979 $abc$36366$n6744
.sym 61980 basesoc_picorv327[26]
.sym 61982 $abc$36366$n6738
.sym 61984 $abc$36366$n6742
.sym 61985 basesoc_picorv327[25]
.sym 61986 $abc$36366$n6746
.sym 61987 basesoc_picorv327[28]
.sym 61988 $abc$36366$n6736
.sym 61989 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 61991 basesoc_picorv327[24]
.sym 61992 $abc$36366$n6734
.sym 61993 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 61995 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 61997 $abc$36366$n6736
.sym 61998 basesoc_picorv327[25]
.sym 61999 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 62001 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 62003 basesoc_picorv327[26]
.sym 62004 $abc$36366$n6738
.sym 62005 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 62007 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 62009 $abc$36366$n6740
.sym 62010 basesoc_picorv327[27]
.sym 62011 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 62013 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 62015 basesoc_picorv327[28]
.sym 62016 $abc$36366$n6742
.sym 62017 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 62019 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 62021 $abc$36366$n6744
.sym 62022 basesoc_picorv327[29]
.sym 62023 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 62025 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 62027 basesoc_picorv327[30]
.sym 62028 $abc$36366$n6746
.sym 62029 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 62033 $abc$36366$n6748
.sym 62034 basesoc_picorv327[31]
.sym 62035 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 62039 $abc$36366$n4592_1
.sym 62040 $abc$36366$n4586
.sym 62041 picorv32.alu_out_q[13]
.sym 62042 $abc$36366$n4566_1
.sym 62043 $abc$36366$n4593_1
.sym 62044 $abc$36366$n3164
.sym 62045 $abc$36366$n3165
.sym 62046 $abc$36366$n4585
.sym 62049 picorv32.decoded_imm_uj[7]
.sym 62051 basesoc_picorv323[2]
.sym 62052 basesoc_picorv327[4]
.sym 62054 basesoc_uart_tx_fifo_do_read
.sym 62056 basesoc_picorv328[24]
.sym 62057 $abc$36366$n5476
.sym 62058 sys_rst
.sym 62060 basesoc_picorv323[2]
.sym 62061 basesoc_uart_tx_fifo_do_read
.sym 62062 basesoc_picorv327[18]
.sym 62063 basesoc_picorv327[1]
.sym 62064 basesoc_picorv328[26]
.sym 62065 array_muxed0[3]
.sym 62066 basesoc_picorv328[21]
.sym 62067 basesoc_picorv328[30]
.sym 62068 $abc$36366$n3165
.sym 62069 basesoc_picorv327[12]
.sym 62071 $abc$36366$n3002
.sym 62072 $abc$36366$n4612_1
.sym 62073 basesoc_picorv327[28]
.sym 62074 $abc$36366$n4604
.sym 62081 picorv32.instr_sub
.sym 62082 $abc$36366$n3002
.sym 62083 $abc$36366$n5443
.sym 62084 picorv32.instr_sub
.sym 62085 $abc$36366$n5434
.sym 62086 $abc$36366$n4013_1
.sym 62087 $abc$36366$n5442
.sym 62088 $abc$36366$n5421
.sym 62089 $abc$36366$n3987_1
.sym 62090 $abc$36366$n5416
.sym 62091 $abc$36366$n4499
.sym 62092 $abc$36366$n5433
.sym 62093 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62097 $abc$36366$n5446
.sym 62099 $abc$36366$n5422
.sym 62101 $abc$36366$n3870
.sym 62102 $abc$36366$n5415
.sym 62104 $abc$36366$n5445
.sym 62105 $abc$36366$n4420_1
.sym 62106 basesoc_picorv323[3]
.sym 62108 basesoc_picorv327[3]
.sym 62109 basesoc_picorv327[5]
.sym 62110 basesoc_picorv327[18]
.sym 62113 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62114 $abc$36366$n5434
.sym 62115 picorv32.instr_sub
.sym 62116 $abc$36366$n5433
.sym 62119 $abc$36366$n5421
.sym 62120 picorv32.instr_sub
.sym 62121 $abc$36366$n5422
.sym 62122 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62125 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62126 $abc$36366$n5443
.sym 62127 picorv32.instr_sub
.sym 62128 $abc$36366$n5442
.sym 62131 picorv32.instr_sub
.sym 62132 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62133 $abc$36366$n5416
.sym 62134 $abc$36366$n5415
.sym 62137 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62138 $abc$36366$n5446
.sym 62139 picorv32.instr_sub
.sym 62140 $abc$36366$n5445
.sym 62144 $abc$36366$n3987_1
.sym 62145 $abc$36366$n3870
.sym 62146 basesoc_picorv327[5]
.sym 62149 $abc$36366$n4013_1
.sym 62150 basesoc_picorv327[18]
.sym 62152 $abc$36366$n3870
.sym 62155 basesoc_picorv323[3]
.sym 62156 $abc$36366$n4420_1
.sym 62157 basesoc_picorv327[3]
.sym 62158 $abc$36366$n4499
.sym 62159 $abc$36366$n3002
.sym 62160 clk12_$glb_clk
.sym 62162 $abc$36366$n4629
.sym 62163 $abc$36366$n4648_1
.sym 62164 $abc$36366$n4578
.sym 62165 $abc$36366$n3175
.sym 62166 $abc$36366$n4579
.sym 62167 $abc$36366$n4638
.sym 62168 $abc$36366$n4630_1
.sym 62169 $abc$36366$n4664
.sym 62172 $abc$36366$n2913
.sym 62174 basesoc_picorv327[6]
.sym 62175 picorv32.instr_sub
.sym 62176 basesoc_picorv323[4]
.sym 62178 $abc$36366$n2818
.sym 62179 $abc$36366$n4573
.sym 62180 basesoc_picorv323[0]
.sym 62181 $abc$36366$n4420_1
.sym 62182 basesoc_picorv328[13]
.sym 62183 $abc$36366$n4587
.sym 62184 basesoc_picorv323[0]
.sym 62185 $abc$36366$n4605_1
.sym 62186 picorv32.alu_out_q[13]
.sym 62187 $abc$36366$n4601_1
.sym 62188 $abc$36366$n4560
.sym 62189 basesoc_picorv327[15]
.sym 62190 $abc$36366$n3426
.sym 62191 basesoc_picorv328[31]
.sym 62192 $abc$36366$n3164
.sym 62193 basesoc_picorv327[15]
.sym 62194 basesoc_picorv327[9]
.sym 62196 $abc$36366$n3965_1
.sym 62197 basesoc_picorv327[10]
.sym 62203 $abc$36366$n5482
.sym 62204 $abc$36366$n5464
.sym 62205 $abc$36366$n4665
.sym 62206 $abc$36366$n4419_1
.sym 62207 $abc$36366$n5488
.sym 62209 $abc$36366$n5463
.sym 62210 $abc$36366$n3985_1
.sym 62211 $abc$36366$n4421
.sym 62212 $abc$36366$n5448
.sym 62214 $abc$36366$n5485
.sym 62215 $abc$36366$n4420_1
.sym 62216 $abc$36366$n5449
.sym 62218 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62219 basesoc_picorv328[18]
.sym 62220 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62221 $abc$36366$n3002
.sym 62222 $abc$36366$n3175
.sym 62223 $abc$36366$n5481
.sym 62225 $abc$36366$n5487
.sym 62228 basesoc_picorv327[4]
.sym 62230 basesoc_picorv327[18]
.sym 62231 picorv32.instr_sub
.sym 62232 $abc$36366$n5484
.sym 62233 $abc$36366$n3870
.sym 62234 $abc$36366$n4664
.sym 62236 $abc$36366$n4665
.sym 62237 $abc$36366$n3175
.sym 62238 $abc$36366$n4664
.sym 62239 $abc$36366$n4420_1
.sym 62242 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62243 $abc$36366$n5484
.sym 62244 picorv32.instr_sub
.sym 62245 $abc$36366$n5485
.sym 62248 $abc$36366$n5448
.sym 62249 picorv32.instr_sub
.sym 62250 $abc$36366$n5449
.sym 62251 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62254 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62255 $abc$36366$n5487
.sym 62256 picorv32.instr_sub
.sym 62257 $abc$36366$n5488
.sym 62260 $abc$36366$n5463
.sym 62261 $abc$36366$n5464
.sym 62262 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62263 picorv32.instr_sub
.sym 62266 picorv32.instr_sub
.sym 62267 $abc$36366$n5482
.sym 62268 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62269 $abc$36366$n5481
.sym 62272 basesoc_picorv327[18]
.sym 62273 $abc$36366$n4419_1
.sym 62274 basesoc_picorv328[18]
.sym 62275 $abc$36366$n4421
.sym 62278 $abc$36366$n3985_1
.sym 62279 basesoc_picorv327[4]
.sym 62280 $abc$36366$n3870
.sym 62282 $abc$36366$n3002
.sym 62283 clk12_$glb_clk
.sym 62285 $abc$36366$n3170
.sym 62286 $abc$36366$n3169
.sym 62287 array_muxed0[20]
.sym 62288 $abc$36366$n4723
.sym 62289 $abc$36366$n3162
.sym 62290 $abc$36366$n3174
.sym 62291 $abc$36366$n3163
.sym 62292 $abc$36366$n3167
.sym 62298 $abc$36366$n3995_1
.sym 62299 basesoc_picorv323[5]
.sym 62300 $abc$36366$n4419_1
.sym 62301 $abc$36366$n4669_1
.sym 62302 basesoc_picorv328[8]
.sym 62304 $abc$36366$n4629
.sym 62307 $abc$36366$n4421
.sym 62308 $abc$36366$n4421
.sym 62309 basesoc_picorv328[25]
.sym 62311 $abc$36366$n4651_1
.sym 62312 basesoc_picorv327[15]
.sym 62313 picorv32.instr_sub
.sym 62314 basesoc_picorv327[4]
.sym 62315 $abc$36366$n4638
.sym 62316 basesoc_picorv328[15]
.sym 62317 $abc$36366$n2921
.sym 62318 basesoc_picorv323[3]
.sym 62319 basesoc_picorv328[9]
.sym 62320 $abc$36366$n4417_1
.sym 62327 $abc$36366$n4417_1
.sym 62328 $abc$36366$n2904
.sym 62329 $abc$36366$n5491
.sym 62330 picorv32.mem_wordsize[2]
.sym 62331 $abc$36366$n4563_1
.sym 62333 basesoc_picorv327[1]
.sym 62335 $abc$36366$n5472
.sym 62337 $abc$36366$n4634
.sym 62338 $abc$36366$n4636_1
.sym 62340 picorv32.mem_wordsize[0]
.sym 62341 $abc$36366$n5490
.sym 62343 picorv32.instr_sub
.sym 62345 $abc$36366$n4633_1
.sym 62346 $abc$36366$n4721
.sym 62347 $abc$36366$n5473
.sym 62348 $abc$36366$n4560
.sym 62349 $abc$36366$n5478
.sym 62350 $abc$36366$n3426
.sym 62351 $abc$36366$n5479
.sym 62353 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62356 $abc$36366$n5467
.sym 62357 $abc$36366$n5466
.sym 62359 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62360 picorv32.instr_sub
.sym 62361 $abc$36366$n5466
.sym 62362 $abc$36366$n5467
.sym 62365 picorv32.mem_wordsize[0]
.sym 62366 picorv32.mem_wordsize[2]
.sym 62367 $abc$36366$n3426
.sym 62368 $abc$36366$n4721
.sym 62371 $abc$36366$n4560
.sym 62372 $abc$36366$n4417_1
.sym 62374 $abc$36366$n4563_1
.sym 62377 $abc$36366$n5491
.sym 62378 $abc$36366$n5490
.sym 62379 picorv32.instr_sub
.sym 62380 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62384 basesoc_picorv327[1]
.sym 62385 $abc$36366$n2904
.sym 62386 $abc$36366$n3426
.sym 62389 $abc$36366$n5473
.sym 62390 $abc$36366$n5472
.sym 62391 picorv32.instr_sub
.sym 62392 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62395 $abc$36366$n4634
.sym 62396 $abc$36366$n4633_1
.sym 62398 $abc$36366$n4636_1
.sym 62401 picorv32.instr_sub
.sym 62402 $abc$36366$n5479
.sym 62403 $abc$36366$n5478
.sym 62404 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62406 clk12_$glb_clk
.sym 62408 $abc$36366$n3168
.sym 62409 picorv32.mem_rdata_q[7]
.sym 62412 $abc$36366$n4599_1
.sym 62413 $abc$36366$n4600_1
.sym 62414 picorv32.alu_out_q[15]
.sym 62415 picorv32.mem_rdata_latched[7]
.sym 62418 picorv32.decoded_imm_uj[1]
.sym 62419 picorv32.decoded_imm_uj[11]
.sym 62420 basesoc_picorv327[31]
.sym 62423 basesoc_picorv327[7]
.sym 62424 $abc$36366$n4783
.sym 62425 $abc$36366$n4634
.sym 62426 picorv32.mem_wordsize[2]
.sym 62427 basesoc_picorv327[7]
.sym 62428 $abc$36366$n4678_1
.sym 62429 basesoc_picorv328[21]
.sym 62430 $abc$36366$n3681_1
.sym 62431 basesoc_picorv328[19]
.sym 62432 $abc$36366$n4420_1
.sym 62433 basesoc_picorv323[7]
.sym 62435 basesoc_picorv328[12]
.sym 62436 basesoc_picorv327[27]
.sym 62437 picorv32.alu_out_q[15]
.sym 62438 $abc$36366$n4419_1
.sym 62439 basesoc_picorv327[23]
.sym 62440 $abc$36366$n2917
.sym 62441 $abc$36366$n2859
.sym 62442 $abc$36366$n2859
.sym 62443 $abc$36366$n4456_1
.sym 62449 $abc$36366$n4641
.sym 62450 $abc$36366$n4658
.sym 62454 basesoc_picorv327[27]
.sym 62455 basesoc_picorv327[23]
.sym 62456 $abc$36366$n4639_1
.sym 62457 picorv32.mem_rdata_latched[11]
.sym 62458 $abc$36366$n4420_1
.sym 62459 picorv32.mem_rdata_q[11]
.sym 62460 $abc$36366$n4640
.sym 62462 basesoc_picorv327[27]
.sym 62463 basesoc_picorv327[23]
.sym 62464 $abc$36366$n4661
.sym 62465 $abc$36366$n2859
.sym 62466 $abc$36366$n4660_1
.sym 62468 basesoc_picorv328[23]
.sym 62471 $abc$36366$n3978_1
.sym 62472 basesoc_picorv328[27]
.sym 62473 $abc$36366$n4421
.sym 62475 $abc$36366$n4638
.sym 62476 $abc$36366$n4419_1
.sym 62479 $abc$36366$n4659
.sym 62480 basesoc_picorv328[27]
.sym 62482 $abc$36366$n3978_1
.sym 62484 $abc$36366$n2859
.sym 62485 picorv32.mem_rdata_q[11]
.sym 62488 $abc$36366$n4421
.sym 62489 basesoc_picorv328[27]
.sym 62490 basesoc_picorv327[27]
.sym 62491 $abc$36366$n4419_1
.sym 62495 picorv32.mem_rdata_latched[11]
.sym 62500 $abc$36366$n4421
.sym 62501 $abc$36366$n4419_1
.sym 62502 basesoc_picorv328[23]
.sym 62503 basesoc_picorv327[23]
.sym 62507 $abc$36366$n4639_1
.sym 62508 $abc$36366$n4641
.sym 62509 $abc$36366$n4638
.sym 62512 $abc$36366$n4658
.sym 62513 $abc$36366$n4661
.sym 62514 $abc$36366$n4659
.sym 62518 basesoc_picorv327[27]
.sym 62519 $abc$36366$n4660_1
.sym 62520 $abc$36366$n4420_1
.sym 62521 basesoc_picorv328[27]
.sym 62524 basesoc_picorv327[23]
.sym 62525 $abc$36366$n4640
.sym 62526 basesoc_picorv328[23]
.sym 62527 $abc$36366$n4420_1
.sym 62529 clk12_$glb_clk
.sym 62534 picorv32.mem_rdata_q[26]
.sym 62535 picorv32.alu_out_q[25]
.sym 62536 picorv32.mem_rdata_latched[28]
.sym 62537 picorv32.mem_rdata_q[31]
.sym 62538 $abc$36366$n4650
.sym 62541 picorv32.decoded_imm_uj[10]
.sym 62543 basesoc_picorv328[31]
.sym 62545 basesoc_picorv327[6]
.sym 62546 basesoc_picorv328[24]
.sym 62547 basesoc_picorv328[23]
.sym 62548 $abc$36366$n3870
.sym 62549 basesoc_picorv328[22]
.sym 62550 picorv32.is_sb_sh_sw
.sym 62552 picorv32.mem_rdata_q[7]
.sym 62553 basesoc_picorv323[1]
.sym 62554 $abc$36366$n4658
.sym 62555 picorv32.decoded_imm[3]
.sym 62556 picorv32.alu_out_q[25]
.sym 62557 $abc$36366$n3864
.sym 62558 picorv32.mem_rdata_latched[28]
.sym 62559 picorv32.decoded_imm_uj[6]
.sym 62560 picorv32.alu_out_q[23]
.sym 62561 $PACKER_GND_NET
.sym 62562 picorv32.mem_rdata_q[27]
.sym 62563 basesoc_picorv327[30]
.sym 62564 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62565 basesoc_picorv327[12]
.sym 62566 basesoc_picorv327[1]
.sym 62573 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62574 picorv32.mem_rdata_q[10]
.sym 62577 picorv32.mem_rdata_q[23]
.sym 62578 $abc$36366$n2841
.sym 62580 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62581 $abc$36366$n3108
.sym 62582 picorv32.mem_rdata_q[11]
.sym 62583 picorv32.mem_rdata_q[24]
.sym 62585 $abc$36366$n3109
.sym 62586 $abc$36366$n2841
.sym 62587 picorv32.instr_jal
.sym 62588 picorv32.is_sb_sh_sw
.sym 62589 $abc$36366$n2921
.sym 62591 $abc$36366$n3106
.sym 62593 picorv32.decoded_imm_uj[4]
.sym 62595 picorv32.decoded_imm_uj[3]
.sym 62599 picorv32.mem_rdata_q[26]
.sym 62601 $abc$36366$n2859
.sym 62611 $abc$36366$n2841
.sym 62612 $abc$36366$n3109
.sym 62614 picorv32.mem_rdata_q[24]
.sym 62617 picorv32.instr_jal
.sym 62619 $abc$36366$n3108
.sym 62620 picorv32.decoded_imm_uj[4]
.sym 62623 picorv32.mem_rdata_q[23]
.sym 62624 picorv32.instr_jal
.sym 62625 picorv32.decoded_imm_uj[3]
.sym 62626 $abc$36366$n2841
.sym 62629 picorv32.is_sb_sh_sw
.sym 62630 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62631 picorv32.mem_rdata_q[10]
.sym 62632 $abc$36366$n3106
.sym 62635 picorv32.mem_rdata_q[11]
.sym 62636 picorv32.is_sb_sh_sw
.sym 62637 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62647 $abc$36366$n2921
.sym 62648 picorv32.mem_rdata_q[26]
.sym 62650 $abc$36366$n2859
.sym 62651 $abc$36366$n3008_$glb_ce
.sym 62652 clk12_$glb_clk
.sym 62653 $abc$36366$n205_$glb_sr
.sym 62654 picorv32.decoded_imm_uj[6]
.sym 62655 $abc$36366$n2947_1
.sym 62656 $abc$36366$n2945
.sym 62657 picorv32.instr_waitirq
.sym 62658 picorv32.decoded_rd[0]
.sym 62659 $abc$36366$n2946
.sym 62660 $abc$36366$n2911_1
.sym 62661 $abc$36366$n3864
.sym 62666 basesoc_picorv328[14]
.sym 62667 picorv32.cpu_state[2]
.sym 62668 picorv32.mem_wordsize[2]
.sym 62669 basesoc_picorv323[4]
.sym 62670 picorv32.mem_rdata_q[14]
.sym 62672 $abc$36366$n4649
.sym 62673 picorv32.mem_rdata_q[12]
.sym 62674 basesoc_picorv328[13]
.sym 62675 picorv32.instr_jal
.sym 62676 picorv32.instr_sub
.sym 62678 picorv32.decoded_imm[27]
.sym 62679 picorv32.decoded_imm[4]
.sym 62680 picorv32.decoded_imm[31]
.sym 62681 basesoc_picorv327[2]
.sym 62682 picorv32.decoded_imm[24]
.sym 62683 picorv32.decoded_imm[3]
.sym 62684 picorv32.mem_rdata_latched[20]
.sym 62685 basesoc_picorv327[15]
.sym 62686 picorv32.mem_rdata_q[29]
.sym 62687 $abc$36366$n2841
.sym 62688 picorv32.mem_rdata_q[27]
.sym 62689 basesoc_picorv327[10]
.sym 62696 picorv32.instr_auipc
.sym 62699 picorv32.mem_rdata_q[24]
.sym 62700 picorv32.instr_lui
.sym 62701 picorv32.mem_rdata_latched[29]
.sym 62703 picorv32.mem_rdata_q[29]
.sym 62704 picorv32.mem_rdata_q[27]
.sym 62706 picorv32.mem_rdata_latched[25]
.sym 62709 picorv32.mem_rdata_latched[30]
.sym 62710 picorv32.mem_rdata_latched[27]
.sym 62711 $abc$36366$n3085
.sym 62714 $abc$36366$n2859
.sym 62717 $abc$36366$n2913
.sym 62719 picorv32.mem_rdata_latched[31]
.sym 62720 $abc$36366$n2904
.sym 62721 picorv32.mem_rdata_latched[19]
.sym 62730 picorv32.mem_rdata_latched[29]
.sym 62737 picorv32.mem_rdata_latched[27]
.sym 62741 picorv32.mem_rdata_latched[19]
.sym 62748 picorv32.mem_rdata_latched[30]
.sym 62752 picorv32.mem_rdata_latched[25]
.sym 62753 picorv32.mem_rdata_latched[31]
.sym 62754 picorv32.mem_rdata_latched[29]
.sym 62755 picorv32.mem_rdata_latched[30]
.sym 62758 picorv32.instr_auipc
.sym 62759 picorv32.mem_rdata_q[24]
.sym 62760 picorv32.instr_lui
.sym 62761 $abc$36366$n3085
.sym 62764 $abc$36366$n2904
.sym 62765 picorv32.mem_rdata_q[29]
.sym 62767 $abc$36366$n2859
.sym 62770 $abc$36366$n2859
.sym 62771 $abc$36366$n2913
.sym 62773 picorv32.mem_rdata_q[27]
.sym 62775 clk12_$glb_clk
.sym 62777 picorv32.decoded_imm_uj[8]
.sym 62778 $abc$36366$n3149
.sym 62779 $abc$36366$n4107_1
.sym 62780 picorv32.instr_retirq
.sym 62781 $abc$36366$n3129
.sym 62782 $abc$36366$n3083_1
.sym 62783 $abc$36366$n4105_1
.sym 62784 $abc$36366$n4106_1
.sym 62789 picorv32.mem_rdata_q[29]
.sym 62790 picorv32.instr_auipc
.sym 62791 picorv32.latched_stalu
.sym 62792 basesoc_picorv328[8]
.sym 62793 picorv32.mem_rdata_q[27]
.sym 62794 $abc$36366$n4421
.sym 62795 $abc$36366$n2934
.sym 62796 picorv32.cpu_state[3]
.sym 62797 $abc$36366$n4419_1
.sym 62798 picorv32.instr_jal
.sym 62799 $abc$36366$n2864
.sym 62800 picorv32.is_sb_sh_sw
.sym 62801 basesoc_picorv327[4]
.sym 62802 picorv32.decoded_imm[6]
.sym 62803 $abc$36366$n5141
.sym 62804 basesoc_picorv327[11]
.sym 62805 picorv32.decoded_imm[25]
.sym 62807 basesoc_picorv327[2]
.sym 62808 picorv32.decoded_imm[30]
.sym 62809 $abc$36366$n3024
.sym 62810 picorv32.decoded_imm_uj[8]
.sym 62811 basesoc_picorv327[15]
.sym 62812 picorv32.decoded_imm[17]
.sym 62819 $abc$36366$n4879
.sym 62820 picorv32.instr_jal
.sym 62821 $abc$36366$n4881
.sym 62823 $abc$36366$n5141
.sym 62825 $abc$36366$n4885
.sym 62829 $abc$36366$n5141
.sym 62830 picorv32.mem_rdata_q[7]
.sym 62832 picorv32.mem_rdata_latched[29]
.sym 62833 picorv32.mem_rdata_latched[27]
.sym 62834 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62835 $abc$36366$n3024
.sym 62836 $abc$36366$n5428_1
.sym 62840 $abc$36366$n5438
.sym 62842 picorv32.decoded_imm_uj[11]
.sym 62843 $abc$36366$n3024
.sym 62844 picorv32.mem_rdata_latched[20]
.sym 62848 picorv32.mem_rdata_latched[30]
.sym 62849 $abc$36366$n4041_1
.sym 62852 picorv32.mem_rdata_latched[20]
.sym 62859 picorv32.mem_rdata_latched[30]
.sym 62863 $abc$36366$n5438
.sym 62864 $abc$36366$n4885
.sym 62865 $abc$36366$n5141
.sym 62866 $abc$36366$n3024
.sym 62869 picorv32.decoded_imm_uj[11]
.sym 62870 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 62871 picorv32.mem_rdata_q[7]
.sym 62872 picorv32.instr_jal
.sym 62875 $abc$36366$n4041_1
.sym 62876 $abc$36366$n4879
.sym 62877 $abc$36366$n5141
.sym 62878 $abc$36366$n3024
.sym 62882 picorv32.mem_rdata_latched[27]
.sym 62888 picorv32.mem_rdata_latched[29]
.sym 62893 $abc$36366$n5141
.sym 62894 $abc$36366$n3024
.sym 62895 $abc$36366$n4881
.sym 62896 $abc$36366$n5428_1
.sym 62897 $abc$36366$n3006_$glb_ce
.sym 62898 clk12_$glb_clk
.sym 62900 $abc$36366$n5434_1
.sym 62901 basesoc_picorv327[2]
.sym 62902 $abc$36366$n5432
.sym 62903 basesoc_picorv327[15]
.sym 62904 $abc$36366$n5443_1
.sym 62905 basesoc_picorv327[10]
.sym 62906 basesoc_picorv327[4]
.sym 62907 $abc$36366$n5444
.sym 62908 basesoc_picorv327[3]
.sym 62909 picorv32.cpuregs_rs1[10]
.sym 62912 $abc$36366$n4037_1
.sym 62913 basesoc_picorv327[0]
.sym 62914 picorv32.instr_jal
.sym 62915 picorv32.instr_retirq
.sym 62916 basesoc_picorv327[26]
.sym 62917 $abc$36366$n2995
.sym 62918 $abc$36366$n5439_1
.sym 62919 picorv32.mem_wordsize[0]
.sym 62920 picorv32.instr_lui
.sym 62921 basesoc_picorv327[7]
.sym 62922 $abc$36366$n5424_1
.sym 62923 picorv32.cpu_state[3]
.sym 62924 picorv32.decoded_imm[8]
.sym 62925 basesoc_picorv327[21]
.sym 62926 basesoc_picorv327[23]
.sym 62927 picorv32.decoded_imm[1]
.sym 62928 $abc$36366$n3129
.sym 62929 picorv32.decoded_imm[18]
.sym 62930 $abc$36366$n3083_1
.sym 62931 picorv32.decoded_imm_uj[7]
.sym 62932 basesoc_picorv327[27]
.sym 62933 picorv32.decoded_imm[21]
.sym 62934 picorv32.mem_rdata_q[17]
.sym 62935 picorv32.decoded_imm_uj[17]
.sym 62941 basesoc_picorv327[5]
.sym 62943 picorv32.decoded_imm[1]
.sym 62944 basesoc_picorv327[1]
.sym 62945 basesoc_picorv327[3]
.sym 62949 picorv32.decoded_imm[4]
.sym 62950 basesoc_picorv327[6]
.sym 62951 picorv32.decoded_imm[2]
.sym 62953 picorv32.decoded_imm[3]
.sym 62959 basesoc_picorv327[7]
.sym 62960 picorv32.decoded_imm[5]
.sym 62961 picorv32.decoded_imm[0]
.sym 62962 picorv32.decoded_imm[6]
.sym 62963 basesoc_picorv327[4]
.sym 62964 basesoc_picorv327[0]
.sym 62966 basesoc_picorv327[2]
.sym 62971 picorv32.decoded_imm[7]
.sym 62973 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 62975 basesoc_picorv327[0]
.sym 62976 picorv32.decoded_imm[0]
.sym 62979 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 62981 picorv32.decoded_imm[1]
.sym 62982 basesoc_picorv327[1]
.sym 62983 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 62985 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 62987 picorv32.decoded_imm[2]
.sym 62988 basesoc_picorv327[2]
.sym 62989 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 62991 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 62993 basesoc_picorv327[3]
.sym 62994 picorv32.decoded_imm[3]
.sym 62995 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 62997 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 62999 picorv32.decoded_imm[4]
.sym 63000 basesoc_picorv327[4]
.sym 63001 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 63003 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 63005 basesoc_picorv327[5]
.sym 63006 picorv32.decoded_imm[5]
.sym 63007 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 63009 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 63011 picorv32.decoded_imm[6]
.sym 63012 basesoc_picorv327[6]
.sym 63013 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 63015 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 63017 basesoc_picorv327[7]
.sym 63018 picorv32.decoded_imm[7]
.sym 63019 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 63023 $abc$36366$n5450
.sym 63024 $abc$36366$n5453
.sym 63025 $abc$36366$n4021_1
.sym 63026 $abc$36366$n4129
.sym 63027 picorv32.decoded_imm[9]
.sym 63028 picorv32.decoded_imm[17]
.sym 63029 picorv32.decoded_imm[8]
.sym 63030 $abc$36366$n4128
.sym 63032 basesoc_picorv327[18]
.sym 63035 basesoc_picorv327[5]
.sym 63036 basesoc_picorv327[4]
.sym 63037 $abc$36366$n5141
.sym 63038 basesoc_picorv327[1]
.sym 63039 $abc$36366$n3089
.sym 63040 basesoc_picorv327[18]
.sym 63041 basesoc_picorv327[6]
.sym 63042 basesoc_picorv327[11]
.sym 63043 basesoc_picorv327[9]
.sym 63044 basesoc_picorv327[2]
.sym 63045 basesoc_picorv327[19]
.sym 63046 basesoc_picorv327[6]
.sym 63047 picorv32.decoded_imm[0]
.sym 63048 picorv32.decoded_imm[9]
.sym 63049 $abc$36366$n4080_1
.sym 63050 picorv32.decoded_imm[17]
.sym 63051 picorv32.decoded_imm_uj[6]
.sym 63052 basesoc_picorv327[25]
.sym 63053 $PACKER_GND_NET
.sym 63054 basesoc_picorv327[30]
.sym 63056 $abc$36366$n4884
.sym 63057 picorv32.decoded_imm_uj[20]
.sym 63058 picorv32.mem_rdata_q[25]
.sym 63059 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 63067 basesoc_picorv327[15]
.sym 63068 picorv32.decoded_imm[15]
.sym 63069 basesoc_picorv327[14]
.sym 63071 basesoc_picorv327[12]
.sym 63072 picorv32.decoded_imm[10]
.sym 63074 basesoc_picorv327[11]
.sym 63075 picorv32.decoded_imm[11]
.sym 63077 basesoc_picorv327[10]
.sym 63083 basesoc_picorv327[13]
.sym 63086 picorv32.decoded_imm[8]
.sym 63089 picorv32.decoded_imm[12]
.sym 63090 basesoc_picorv327[8]
.sym 63091 picorv32.decoded_imm[13]
.sym 63092 picorv32.decoded_imm[9]
.sym 63093 basesoc_picorv327[9]
.sym 63095 picorv32.decoded_imm[14]
.sym 63096 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 63098 basesoc_picorv327[8]
.sym 63099 picorv32.decoded_imm[8]
.sym 63100 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 63102 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 63104 basesoc_picorv327[9]
.sym 63105 picorv32.decoded_imm[9]
.sym 63106 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 63108 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 63110 picorv32.decoded_imm[10]
.sym 63111 basesoc_picorv327[10]
.sym 63112 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 63114 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 63116 picorv32.decoded_imm[11]
.sym 63117 basesoc_picorv327[11]
.sym 63118 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 63120 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 63122 basesoc_picorv327[12]
.sym 63123 picorv32.decoded_imm[12]
.sym 63124 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 63126 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 63128 picorv32.decoded_imm[13]
.sym 63129 basesoc_picorv327[13]
.sym 63130 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 63132 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 63134 basesoc_picorv327[14]
.sym 63135 picorv32.decoded_imm[14]
.sym 63136 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 63138 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 63140 picorv32.decoded_imm[15]
.sym 63141 basesoc_picorv327[15]
.sym 63142 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 63146 $abc$36366$n3089_1
.sym 63147 $abc$36366$n5466_1
.sym 63148 $abc$36366$n3123
.sym 63149 picorv32.decoded_imm_uj[20]
.sym 63150 $abc$36366$n5470_1
.sym 63151 $abc$36366$n5460_1
.sym 63152 picorv32.decoded_rd[5]
.sym 63153 $abc$36366$n4080_1
.sym 63158 basesoc_picorv327[12]
.sym 63159 $abc$36366$n5141
.sym 63160 $abc$36366$n4120
.sym 63161 $abc$36366$n4079_1
.sym 63162 picorv32.latched_rd[5]
.sym 63163 $abc$36366$n3067
.sym 63164 picorv32.decoded_imm_uj[9]
.sym 63165 $abc$36366$n5141
.sym 63166 $abc$36366$n4889
.sym 63167 basesoc_picorv327[12]
.sym 63168 basesoc_picorv327[7]
.sym 63169 $abc$36366$n2995
.sym 63170 picorv32.decoded_imm[27]
.sym 63171 picorv32.decoded_imm[31]
.sym 63172 picorv32.reg_pc[27]
.sym 63173 picorv32.mem_rdata_q[27]
.sym 63174 picorv32.decoded_imm[24]
.sym 63175 picorv32.decoded_imm[12]
.sym 63177 picorv32.decoded_imm[13]
.sym 63178 picorv32.mem_rdata_q[29]
.sym 63179 $abc$36366$n3089_1
.sym 63181 picorv32.decoded_imm[14]
.sym 63182 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 63187 basesoc_picorv327[16]
.sym 63188 basesoc_picorv327[22]
.sym 63191 picorv32.decoded_imm[22]
.sym 63192 picorv32.decoded_imm[16]
.sym 63195 basesoc_picorv327[21]
.sym 63199 picorv32.decoded_imm[18]
.sym 63200 picorv32.decoded_imm[17]
.sym 63201 basesoc_picorv327[17]
.sym 63202 basesoc_picorv327[20]
.sym 63203 picorv32.decoded_imm[21]
.sym 63209 basesoc_picorv327[23]
.sym 63210 picorv32.decoded_imm[23]
.sym 63211 picorv32.decoded_imm[20]
.sym 63212 basesoc_picorv327[18]
.sym 63213 basesoc_picorv327[19]
.sym 63216 picorv32.decoded_imm[19]
.sym 63219 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 63221 picorv32.decoded_imm[16]
.sym 63222 basesoc_picorv327[16]
.sym 63223 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 63225 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 63227 picorv32.decoded_imm[17]
.sym 63228 basesoc_picorv327[17]
.sym 63229 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 63231 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 63233 picorv32.decoded_imm[18]
.sym 63234 basesoc_picorv327[18]
.sym 63235 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 63237 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 63239 picorv32.decoded_imm[19]
.sym 63240 basesoc_picorv327[19]
.sym 63241 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 63243 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 63245 picorv32.decoded_imm[20]
.sym 63246 basesoc_picorv327[20]
.sym 63247 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 63249 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 63251 picorv32.decoded_imm[21]
.sym 63252 basesoc_picorv327[21]
.sym 63253 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 63255 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 63257 basesoc_picorv327[22]
.sym 63258 picorv32.decoded_imm[22]
.sym 63259 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 63261 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 63263 basesoc_picorv327[23]
.sym 63264 picorv32.decoded_imm[23]
.sym 63265 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 63269 $abc$36366$n5469_1
.sym 63270 basesoc_picorv327[28]
.sym 63271 $abc$36366$n4166
.sym 63272 basesoc_picorv327[30]
.sym 63273 $abc$36366$n5496_1
.sym 63274 $abc$36366$n4249_1
.sym 63275 $abc$36366$n4221_1
.sym 63276 $abc$36366$n4239_1
.sym 63278 picorv32.cpu_state[4]
.sym 63281 $abc$36366$n3085
.sym 63282 basesoc_picorv327[26]
.sym 63283 $abc$36366$n4160
.sym 63284 picorv32.cpu_state[4]
.sym 63286 picorv32.cpu_state[4]
.sym 63287 $abc$36366$n3024
.sym 63289 basesoc_picorv327[17]
.sym 63291 basesoc_picorv327[16]
.sym 63293 picorv32.decoded_imm[29]
.sym 63294 picorv32.decoded_imm[6]
.sym 63295 picorv32.decoded_imm[30]
.sym 63296 picorv32.decoded_imm[25]
.sym 63297 picorv32.decoded_imm[31]
.sym 63298 picorv32.decoded_imm_uj[8]
.sym 63299 picorv32.cpu_state[0]
.sym 63301 picorv32.decoded_imm_uj[28]
.sym 63302 $abc$36366$n5141
.sym 63303 $abc$36366$n4080_1
.sym 63304 basesoc_picorv327[28]
.sym 63305 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 63310 picorv32.decoded_imm[27]
.sym 63312 picorv32.decoded_imm[24]
.sym 63315 basesoc_picorv327[27]
.sym 63316 basesoc_picorv327[29]
.sym 63318 basesoc_picorv327[26]
.sym 63322 basesoc_picorv327[25]
.sym 63325 picorv32.decoded_imm[25]
.sym 63326 picorv32.decoded_imm[31]
.sym 63327 basesoc_picorv327[28]
.sym 63329 basesoc_picorv327[30]
.sym 63330 picorv32.decoded_imm[28]
.sym 63333 basesoc_picorv327[31]
.sym 63335 picorv32.decoded_imm[26]
.sym 63336 basesoc_picorv327[24]
.sym 63340 picorv32.decoded_imm[29]
.sym 63341 picorv32.decoded_imm[30]
.sym 63342 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 63344 basesoc_picorv327[24]
.sym 63345 picorv32.decoded_imm[24]
.sym 63346 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 63348 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 63350 picorv32.decoded_imm[25]
.sym 63351 basesoc_picorv327[25]
.sym 63352 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 63354 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 63356 basesoc_picorv327[26]
.sym 63357 picorv32.decoded_imm[26]
.sym 63358 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 63360 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 63362 picorv32.decoded_imm[27]
.sym 63363 basesoc_picorv327[27]
.sym 63364 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 63366 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 63368 basesoc_picorv327[28]
.sym 63369 picorv32.decoded_imm[28]
.sym 63370 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 63372 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 63374 basesoc_picorv327[29]
.sym 63375 picorv32.decoded_imm[29]
.sym 63376 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 63378 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 63380 basesoc_picorv327[30]
.sym 63381 picorv32.decoded_imm[30]
.sym 63382 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 63385 basesoc_picorv327[31]
.sym 63386 picorv32.decoded_imm[31]
.sym 63388 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 63392 picorv32.decoded_imm[31]
.sym 63393 $abc$36366$n3141
.sym 63394 picorv32.decoded_imm[12]
.sym 63395 picorv32.decoded_imm[13]
.sym 63396 picorv32.decoded_imm[28]
.sym 63397 picorv32.decoded_imm[14]
.sym 63398 picorv32.decoded_imm[29]
.sym 63399 picorv32.decoded_imm[30]
.sym 63405 picorv32.cpu_state[4]
.sym 63406 $abc$36366$n4209_1
.sym 63407 basesoc_picorv327[30]
.sym 63408 picorv32.irq_state[0]
.sym 63409 picorv32.cpuregs_rs1[19]
.sym 63410 $abc$36366$n4904
.sym 63411 $abc$36366$n2995
.sym 63412 $abc$36366$n4905
.sym 63413 basesoc_picorv327[28]
.sym 63414 basesoc_picorv327[26]
.sym 63415 $abc$36366$n3072
.sym 63416 $abc$36366$n2840_1
.sym 63417 picorv32.decoded_imm_uj[6]
.sym 63418 $abc$36366$n3083_1
.sym 63419 basesoc_picorv327[31]
.sym 63420 $abc$36366$n3848_1
.sym 63422 picorv32.decoded_imm_uj[13]
.sym 63423 picorv32.decoded_imm_uj[20]
.sym 63424 picorv32.decoded_imm_uj[7]
.sym 63425 basesoc_picorv327[31]
.sym 63426 picorv32.reg_pc[31]
.sym 63427 $abc$36366$n3083_1
.sym 63433 picorv32.decoded_imm_uj[6]
.sym 63434 $abc$36366$n2840_1
.sym 63436 $abc$36366$n3083_1
.sym 63437 picorv32.instr_lui
.sym 63439 $abc$36366$n3139_1
.sym 63442 $abc$36366$n3145_1
.sym 63443 picorv32.mem_rdata_q[27]
.sym 63446 $abc$36366$n3135
.sym 63447 picorv32.decoded_imm_uj[20]
.sym 63450 $abc$36366$n3141
.sym 63451 picorv32.mem_rdata_q[20]
.sym 63452 picorv32.instr_jal
.sym 63453 picorv32.instr_auipc
.sym 63455 picorv32.decoded_imm_uj[24]
.sym 63457 $abc$36366$n3085
.sym 63458 picorv32.decoded_imm_uj[7]
.sym 63459 picorv32.mem_rdata_q[26]
.sym 63460 picorv32.instr_jal
.sym 63461 picorv32.instr_auipc
.sym 63462 picorv32.decoded_imm_uj[25]
.sym 63464 picorv32.decoded_imm_uj[27]
.sym 63466 picorv32.decoded_imm_uj[27]
.sym 63467 picorv32.instr_jal
.sym 63468 $abc$36366$n3145_1
.sym 63469 $abc$36366$n3083_1
.sym 63472 picorv32.mem_rdata_q[27]
.sym 63473 picorv32.instr_lui
.sym 63474 $abc$36366$n3085
.sym 63475 picorv32.instr_auipc
.sym 63478 $abc$36366$n3139_1
.sym 63479 picorv32.instr_jal
.sym 63480 picorv32.decoded_imm_uj[24]
.sym 63481 $abc$36366$n3083_1
.sym 63484 picorv32.mem_rdata_q[27]
.sym 63485 picorv32.instr_jal
.sym 63486 $abc$36366$n2840_1
.sym 63487 picorv32.decoded_imm_uj[7]
.sym 63490 $abc$36366$n3135
.sym 63491 $abc$36366$n3083_1
.sym 63492 picorv32.instr_jal
.sym 63493 picorv32.decoded_imm_uj[20]
.sym 63496 $abc$36366$n3085
.sym 63497 picorv32.mem_rdata_q[20]
.sym 63498 picorv32.instr_auipc
.sym 63499 picorv32.instr_lui
.sym 63502 picorv32.instr_jal
.sym 63503 $abc$36366$n2840_1
.sym 63504 picorv32.decoded_imm_uj[6]
.sym 63505 picorv32.mem_rdata_q[26]
.sym 63508 $abc$36366$n3083_1
.sym 63509 picorv32.decoded_imm_uj[25]
.sym 63510 $abc$36366$n3141
.sym 63511 picorv32.instr_jal
.sym 63512 $abc$36366$n3008_$glb_ce
.sym 63513 clk12_$glb_clk
.sym 63514 $abc$36366$n205_$glb_sr
.sym 63515 $abc$36366$n3848_1
.sym 63516 $abc$36366$n3798_1
.sym 63517 $abc$36366$n3849_1
.sym 63518 picorv32.decoded_imm_uj[14]
.sym 63519 $abc$36366$n3845_1
.sym 63520 picorv32.decoded_imm_uj[2]
.sym 63521 $abc$36366$n3847_1
.sym 63522 $abc$36366$n3866
.sym 63528 picorv32.decoded_imm[29]
.sym 63529 picorv32.latched_compr
.sym 63530 picorv32.instr_lui
.sym 63531 picorv32.cpu_state[3]
.sym 63533 picorv32.decoded_imm[24]
.sym 63537 basesoc_picorv327[25]
.sym 63538 sys_rst
.sym 63539 picorv32.decoded_imm[12]
.sym 63540 picorv32.decoded_imm_uj[29]
.sym 63543 picorv32.decoded_imm_uj[6]
.sym 63545 picorv32.decoded_imm_uj[20]
.sym 63546 $abc$36366$n5374
.sym 63548 $abc$36366$n3848_1
.sym 63549 $abc$36366$n3846_1
.sym 63550 picorv32.decoded_imm_uj[27]
.sym 63556 $abc$36366$n5172
.sym 63562 $abc$36366$n5773
.sym 63563 picorv32.decoded_imm_uj[5]
.sym 63564 $abc$36366$n5169
.sym 63566 picorv32.decoded_imm_uj[3]
.sym 63568 picorv32.decoded_imm_uj[8]
.sym 63569 picorv32.decoded_imm_uj[6]
.sym 63570 picorv32.decoded_imm_uj[4]
.sym 63571 $abc$36366$n5160
.sym 63574 $abc$36366$n5163
.sym 63577 picorv32.decoded_imm_uj[1]
.sym 63578 $abc$36366$n5166
.sym 63579 $abc$36366$n5157
.sym 63584 picorv32.decoded_imm_uj[7]
.sym 63585 picorv32.decoded_imm_uj[2]
.sym 63587 $abc$36366$n5175
.sym 63588 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 63590 picorv32.decoded_imm_uj[1]
.sym 63591 $abc$36366$n5773
.sym 63594 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 63596 picorv32.decoded_imm_uj[2]
.sym 63597 $abc$36366$n5157
.sym 63598 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 63600 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 63602 picorv32.decoded_imm_uj[3]
.sym 63603 $abc$36366$n5160
.sym 63604 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 63606 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 63608 $abc$36366$n5163
.sym 63609 picorv32.decoded_imm_uj[4]
.sym 63610 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 63612 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 63614 picorv32.decoded_imm_uj[5]
.sym 63615 $abc$36366$n5166
.sym 63616 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 63618 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 63620 picorv32.decoded_imm_uj[6]
.sym 63621 $abc$36366$n5169
.sym 63622 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 63624 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 63626 picorv32.decoded_imm_uj[7]
.sym 63627 $abc$36366$n5172
.sym 63628 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 63630 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 63632 $abc$36366$n5175
.sym 63633 picorv32.decoded_imm_uj[8]
.sym 63634 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 63638 picorv32.reg_next_pc[2]
.sym 63639 $abc$36366$n3890_1
.sym 63640 $abc$36366$n3840
.sym 63641 $abc$36366$n3846_1
.sym 63642 $abc$36366$n3841_1
.sym 63644 $abc$36366$n3862
.sym 63645 picorv32.reg_next_pc[22]
.sym 63650 $abc$36366$n5169
.sym 63651 $abc$36366$n3029_1
.sym 63654 picorv32.instr_jal
.sym 63656 $abc$36366$n3854_1
.sym 63660 picorv32.mem_rdata_latched[22]
.sym 63661 $abc$36366$n3854_1
.sym 63662 $abc$36366$n3799
.sym 63663 picorv32.reg_pc[27]
.sym 63665 $abc$36366$n5388
.sym 63667 picorv32.decoded_imm_uj[30]
.sym 63669 picorv32.decoded_imm_uj[25]
.sym 63670 $abc$36366$n5184
.sym 63671 $abc$36366$n5383
.sym 63673 picorv32.decoded_imm_uj[31]
.sym 63674 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 63679 picorv32.decoded_imm_uj[16]
.sym 63680 $abc$36366$n5190
.sym 63681 $abc$36366$n5184
.sym 63683 picorv32.decoded_imm_uj[12]
.sym 63684 picorv32.decoded_imm_uj[9]
.sym 63689 $abc$36366$n5193
.sym 63690 picorv32.decoded_imm_uj[14]
.sym 63691 $abc$36366$n5199
.sym 63694 picorv32.decoded_imm_uj[13]
.sym 63697 $abc$36366$n5178
.sym 63698 picorv32.decoded_imm_uj[11]
.sym 63700 picorv32.decoded_imm_uj[15]
.sym 63702 $abc$36366$n5181
.sym 63703 $abc$36366$n5187
.sym 63706 $abc$36366$n5196
.sym 63708 picorv32.decoded_imm_uj[10]
.sym 63711 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 63713 picorv32.decoded_imm_uj[9]
.sym 63714 $abc$36366$n5178
.sym 63715 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 63717 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 63719 picorv32.decoded_imm_uj[10]
.sym 63720 $abc$36366$n5181
.sym 63721 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 63723 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 63725 picorv32.decoded_imm_uj[11]
.sym 63726 $abc$36366$n5184
.sym 63727 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 63729 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 63731 picorv32.decoded_imm_uj[12]
.sym 63732 $abc$36366$n5187
.sym 63733 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 63735 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 63737 $abc$36366$n5190
.sym 63738 picorv32.decoded_imm_uj[13]
.sym 63739 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 63741 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 63743 picorv32.decoded_imm_uj[14]
.sym 63744 $abc$36366$n5193
.sym 63745 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 63747 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 63749 picorv32.decoded_imm_uj[15]
.sym 63750 $abc$36366$n5196
.sym 63751 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 63753 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 63755 picorv32.decoded_imm_uj[16]
.sym 63756 $abc$36366$n5199
.sym 63757 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 63761 picorv32.decoded_imm_uj[29]
.sym 63763 $abc$36366$n3926_1
.sym 63766 picorv32.decoded_imm_uj[27]
.sym 63767 picorv32.decoded_imm_uj[24]
.sym 63768 $abc$36366$n3902_1
.sym 63774 $abc$36366$n3862
.sym 63776 $abc$36366$n3846_1
.sym 63779 picorv32.decoded_imm_uj[12]
.sym 63780 picorv32.reg_next_pc[2]
.sym 63781 picorv32.instr_jal
.sym 63782 $abc$36366$n3890_1
.sym 63785 picorv32.decoded_imm_uj[28]
.sym 63787 $abc$36366$n3846_1
.sym 63791 picorv32.decoded_imm_uj[26]
.sym 63796 $abc$36366$n5157
.sym 63797 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 63802 $abc$36366$n5205
.sym 63807 picorv32.decoded_imm_uj[22]
.sym 63808 $abc$36366$n5202
.sym 63810 $abc$36366$n5211
.sym 63814 picorv32.decoded_imm_uj[21]
.sym 63816 picorv32.decoded_imm_uj[17]
.sym 63817 picorv32.decoded_imm_uj[20]
.sym 63820 $abc$36366$n5214
.sym 63821 picorv32.decoded_imm_uj[23]
.sym 63822 $abc$36366$n5220
.sym 63823 $abc$36366$n5223
.sym 63824 picorv32.decoded_imm_uj[24]
.sym 63825 $abc$36366$n5208
.sym 63829 picorv32.decoded_imm_uj[19]
.sym 63831 $abc$36366$n5217
.sym 63832 picorv32.decoded_imm_uj[18]
.sym 63834 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 63836 picorv32.decoded_imm_uj[17]
.sym 63837 $abc$36366$n5202
.sym 63838 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 63840 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 63842 $abc$36366$n5205
.sym 63843 picorv32.decoded_imm_uj[18]
.sym 63844 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 63846 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 63848 $abc$36366$n5208
.sym 63849 picorv32.decoded_imm_uj[19]
.sym 63850 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 63852 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 63854 picorv32.decoded_imm_uj[20]
.sym 63855 $abc$36366$n5211
.sym 63856 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 63858 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 63860 picorv32.decoded_imm_uj[21]
.sym 63861 $abc$36366$n5214
.sym 63862 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 63864 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 63866 $abc$36366$n5217
.sym 63867 picorv32.decoded_imm_uj[22]
.sym 63868 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 63870 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 63872 picorv32.decoded_imm_uj[23]
.sym 63873 $abc$36366$n5220
.sym 63874 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 63876 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 63878 picorv32.decoded_imm_uj[24]
.sym 63879 $abc$36366$n5223
.sym 63880 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 63886 picorv32.decoded_imm_uj[30]
.sym 63887 picorv32.decoded_imm_uj[25]
.sym 63889 picorv32.decoded_imm_uj[31]
.sym 63890 picorv32.decoded_imm_uj[28]
.sym 63896 $abc$36366$n5205
.sym 63901 $abc$36366$n3902_1
.sym 63902 $abc$36366$n5326
.sym 63904 $abc$36366$n5384
.sym 63909 picorv32.reg_next_pc[28]
.sym 63920 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 63925 picorv32.decoded_imm_uj[29]
.sym 63927 $abc$36366$n5229
.sym 63930 picorv32.decoded_imm_uj[27]
.sym 63932 $abc$36366$n5244
.sym 63936 $abc$36366$n5235
.sym 63937 $abc$36366$n3938_1
.sym 63939 $abc$36366$n5241
.sym 63943 picorv32.decoded_imm_uj[30]
.sym 63944 picorv32.decoded_imm_uj[25]
.sym 63947 $abc$36366$n3846_1
.sym 63950 $abc$36366$n5226
.sym 63951 picorv32.decoded_imm_uj[26]
.sym 63952 $abc$36366$n5232
.sym 63953 $abc$36366$n5238
.sym 63954 picorv32.decoded_imm_uj[31]
.sym 63955 picorv32.decoded_imm_uj[28]
.sym 63957 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 63959 picorv32.decoded_imm_uj[25]
.sym 63960 $abc$36366$n5226
.sym 63961 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 63963 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 63965 $abc$36366$n5229
.sym 63966 picorv32.decoded_imm_uj[26]
.sym 63967 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 63969 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 63971 picorv32.decoded_imm_uj[27]
.sym 63972 $abc$36366$n5232
.sym 63973 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 63975 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 63977 $abc$36366$n5235
.sym 63978 picorv32.decoded_imm_uj[28]
.sym 63979 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 63981 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 63983 $abc$36366$n5238
.sym 63984 picorv32.decoded_imm_uj[29]
.sym 63985 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 63987 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 63989 picorv32.decoded_imm_uj[30]
.sym 63990 $abc$36366$n5241
.sym 63991 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 63995 $abc$36366$n5244
.sym 63996 picorv32.decoded_imm_uj[31]
.sym 63997 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 64001 $abc$36366$n3846_1
.sym 64002 $abc$36366$n3938_1
.sym 64003 $abc$36366$n5226
.sym 64004 $abc$36366$n3020_$glb_ce
.sym 64005 clk12_$glb_clk
.sym 64006 $abc$36366$n208_$glb_sr
.sym 64021 $abc$36366$n5229
.sym 64024 $abc$36366$n5235
.sym 64027 $abc$36366$n5241
.sym 64028 $abc$36366$n5244
.sym 64029 sys_rst
.sym 64036 $abc$36366$n3848_1
.sym 64048 $abc$36366$n5389
.sym 64050 $abc$36366$n5332
.sym 64051 $abc$36366$n5392
.sym 64057 $abc$36366$n3854_1
.sym 64059 $abc$36366$n3846_1
.sym 64060 $abc$36366$n3848_1
.sym 64067 $abc$36366$n3950_1
.sym 64071 $abc$36366$n5329
.sym 64077 $abc$36366$n5235
.sym 64099 $abc$36366$n5392
.sym 64100 $abc$36366$n5332
.sym 64101 $abc$36366$n3848_1
.sym 64102 $abc$36366$n3854_1
.sym 64105 $abc$36366$n5389
.sym 64106 $abc$36366$n5329
.sym 64107 $abc$36366$n3854_1
.sym 64108 $abc$36366$n3848_1
.sym 64117 $abc$36366$n3846_1
.sym 64119 $abc$36366$n5235
.sym 64120 $abc$36366$n3950_1
.sym 64127 $abc$36366$n3020_$glb_ce
.sym 64128 clk12_$glb_clk
.sym 64129 $abc$36366$n208_$glb_sr
.sym 64264 user_btn0
.sym 64272 user_btn_n
.sym 64276 user_btn0
.sym 64280 $PACKER_VCC_NET
.sym 64282 waittimer0_count[0]
.sym 64283 $abc$36366$n2905
.sym 64291 $abc$36366$n6412
.sym 64317 user_btn0
.sym 64318 $abc$36366$n6412
.sym 64323 waittimer0_count[0]
.sym 64325 $PACKER_VCC_NET
.sym 64348 user_btn_n
.sym 64351 $abc$36366$n2905
.sym 64352 clk12_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64358 waittimer0_count[7]
.sym 64359 $abc$36366$n136
.sym 64361 waittimer0_count[6]
.sym 64362 eventmanager_status_w[0]
.sym 64363 $abc$36366$n134
.sym 64364 waittimer0_count[15]
.sym 64365 $abc$36366$n144
.sym 64382 $PACKER_VCC_NET
.sym 64387 user_btn0
.sym 64406 $abc$36366$n2905
.sym 64413 eventmanager_status_w[0]
.sym 64414 $abc$36366$n6422
.sym 64437 waittimer0_count[0]
.sym 64438 waittimer0_count[3]
.sym 64441 waittimer0_count[2]
.sym 64444 waittimer0_count[4]
.sym 64452 waittimer0_count[1]
.sym 64455 waittimer0_count[5]
.sym 64456 $PACKER_VCC_NET
.sym 64459 waittimer0_count[7]
.sym 64460 $PACKER_VCC_NET
.sym 64462 waittimer0_count[6]
.sym 64467 $nextpnr_ICESTORM_LC_7$O
.sym 64470 waittimer0_count[0]
.sym 64473 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 64475 $PACKER_VCC_NET
.sym 64476 waittimer0_count[1]
.sym 64479 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 64481 $PACKER_VCC_NET
.sym 64482 waittimer0_count[2]
.sym 64483 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 64485 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 64487 $PACKER_VCC_NET
.sym 64488 waittimer0_count[3]
.sym 64489 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 64491 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 64493 $PACKER_VCC_NET
.sym 64494 waittimer0_count[4]
.sym 64495 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 64497 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 64499 waittimer0_count[5]
.sym 64500 $PACKER_VCC_NET
.sym 64501 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 64503 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 64505 $PACKER_VCC_NET
.sym 64506 waittimer0_count[6]
.sym 64507 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 64509 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 64511 $PACKER_VCC_NET
.sym 64512 waittimer0_count[7]
.sym 64513 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 64517 waittimer0_count[10]
.sym 64518 $abc$36366$n3340_1
.sym 64519 $abc$36366$n138
.sym 64520 $abc$36366$n142
.sym 64521 $abc$36366$n140
.sym 64522 waittimer0_count[12]
.sym 64523 $abc$36366$n146
.sym 64524 waittimer0_count[14]
.sym 64529 array_muxed2[2]
.sym 64533 basesoc_dat_w[2]
.sym 64542 $PACKER_VCC_NET
.sym 64546 $PACKER_VCC_NET
.sym 64547 $abc$36366$n3430
.sym 64549 $abc$36366$n2892
.sym 64550 $abc$36366$n3966_1
.sym 64551 $abc$36366$n3424
.sym 64552 $abc$36366$n3427_1
.sym 64553 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 64558 $PACKER_VCC_NET
.sym 64559 waittimer0_count[8]
.sym 64562 $PACKER_VCC_NET
.sym 64565 waittimer0_count[13]
.sym 64566 $PACKER_VCC_NET
.sym 64569 waittimer0_count[9]
.sym 64570 $PACKER_VCC_NET
.sym 64572 waittimer0_count[15]
.sym 64574 waittimer0_count[10]
.sym 64579 waittimer0_count[12]
.sym 64581 waittimer0_count[14]
.sym 64584 waittimer0_count[11]
.sym 64590 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 64592 waittimer0_count[8]
.sym 64593 $PACKER_VCC_NET
.sym 64594 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 64596 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 64598 waittimer0_count[9]
.sym 64599 $PACKER_VCC_NET
.sym 64600 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 64602 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 64604 $PACKER_VCC_NET
.sym 64605 waittimer0_count[10]
.sym 64606 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 64608 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 64610 $PACKER_VCC_NET
.sym 64611 waittimer0_count[11]
.sym 64612 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 64614 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 64616 waittimer0_count[12]
.sym 64617 $PACKER_VCC_NET
.sym 64618 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 64620 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 64622 $PACKER_VCC_NET
.sym 64623 waittimer0_count[13]
.sym 64624 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 64626 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 64628 waittimer0_count[14]
.sym 64629 $PACKER_VCC_NET
.sym 64630 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 64632 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 64634 $PACKER_VCC_NET
.sym 64635 waittimer0_count[15]
.sym 64636 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 64642 $abc$36366$n176
.sym 64652 slave_sel_r[2]
.sym 64655 $abc$36366$n4536
.sym 64656 array_muxed0[5]
.sym 64664 adr[0]
.sym 64667 eventmanager_status_w[0]
.sym 64668 adr[0]
.sym 64671 basesoc_dat_w[4]
.sym 64673 $abc$36366$n2899
.sym 64675 adr[0]
.sym 64676 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 64682 $abc$36366$n3368
.sym 64683 $abc$36366$n2905
.sym 64685 user_btn0
.sym 64686 $abc$36366$n6438
.sym 64687 $abc$36366$n146
.sym 64689 $abc$36366$n6428
.sym 64690 $abc$36366$n6430
.sym 64692 $abc$36366$n6422
.sym 64695 spiflash_counter[1]
.sym 64701 spiflash_counter[3]
.sym 64702 $PACKER_VCC_NET
.sym 64703 waittimer0_count[16]
.sym 64710 spiflash_counter[2]
.sym 64715 $PACKER_VCC_NET
.sym 64716 waittimer0_count[16]
.sym 64717 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 64720 $abc$36366$n6428
.sym 64721 user_btn0
.sym 64726 $abc$36366$n6422
.sym 64728 user_btn0
.sym 64733 user_btn0
.sym 64735 $abc$36366$n6430
.sym 64738 spiflash_counter[2]
.sym 64739 $abc$36366$n3368
.sym 64740 spiflash_counter[3]
.sym 64741 spiflash_counter[1]
.sym 64744 spiflash_counter[1]
.sym 64745 spiflash_counter[3]
.sym 64747 spiflash_counter[2]
.sym 64750 $abc$36366$n146
.sym 64756 $abc$36366$n6438
.sym 64759 user_btn0
.sym 64760 $abc$36366$n2905
.sym 64761 clk12_$glb_clk
.sym 64762 sys_rst_$glb_sr
.sym 64763 spiflash_bus_ack
.sym 64764 $abc$36366$n9
.sym 64769 $abc$36366$n2940
.sym 64777 basesoc_dat_w[1]
.sym 64778 basesoc_dat_w[3]
.sym 64779 basesoc_ctrl_reset_reset_r
.sym 64781 $abc$36366$n3083
.sym 64787 basesoc_ctrl_reset_reset_r
.sym 64788 $abc$36366$n3376
.sym 64789 $abc$36366$n2936
.sym 64791 basesoc_dat_w[2]
.sym 64793 basesoc_ctrl_reset_reset_r
.sym 64794 $abc$36366$n3376
.sym 64796 sys_rst
.sym 64805 spiflash_counter[0]
.sym 64806 $abc$36366$n3374
.sym 64807 $abc$36366$n2964
.sym 64812 $abc$36366$n57
.sym 64813 $abc$36366$n2814
.sym 64815 $abc$36366$n3384_1
.sym 64817 $abc$36366$n2813
.sym 64818 spiflash_counter[1]
.sym 64819 $abc$36366$n3373_1
.sym 64820 sys_rst
.sym 64827 sys_rst
.sym 64829 $abc$36366$n3368
.sym 64831 $abc$36366$n2965
.sym 64835 $abc$36366$n2812
.sym 64837 $abc$36366$n2814
.sym 64839 $abc$36366$n2812
.sym 64840 sys_rst
.sym 64843 spiflash_counter[0]
.sym 64844 $abc$36366$n2814
.sym 64855 $abc$36366$n2964
.sym 64856 $abc$36366$n3384_1
.sym 64857 spiflash_counter[0]
.sym 64858 sys_rst
.sym 64862 $abc$36366$n57
.sym 64863 $abc$36366$n3373_1
.sym 64868 $abc$36366$n3368
.sym 64870 $abc$36366$n2813
.sym 64873 $abc$36366$n3374
.sym 64876 spiflash_counter[1]
.sym 64880 $abc$36366$n2813
.sym 64881 spiflash_counter[0]
.sym 64883 $abc$36366$n2965
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64887 eventmanager_pending_w[0]
.sym 64890 $abc$36366$n2899
.sym 64897 array_muxed2[3]
.sym 64904 interface1_bank_bus_dat_r[2]
.sym 64907 $abc$36366$n3217
.sym 64911 $abc$36366$n2936
.sym 64914 csrbank2_bitbang_en0_w
.sym 64918 basesoc_we
.sym 64919 array_muxed0[14]
.sym 64920 $abc$36366$n2868
.sym 64937 eventmanager_status_w[0]
.sym 64938 $abc$36366$n2826_1
.sym 64939 adr[1]
.sym 64940 eventsourceprocess0_old_trigger
.sym 64945 adr[0]
.sym 64946 sys_rst
.sym 64948 $abc$36366$n3376
.sym 64953 $abc$36366$n3374
.sym 64954 $abc$36366$n3376
.sym 64972 eventsourceprocess0_old_trigger
.sym 64973 eventmanager_status_w[0]
.sym 64978 $abc$36366$n3374
.sym 64979 $abc$36366$n2826_1
.sym 64980 sys_rst
.sym 64981 $abc$36366$n3376
.sym 64985 adr[1]
.sym 64986 adr[0]
.sym 64997 adr[1]
.sym 65002 $abc$36366$n3374
.sym 65003 $abc$36366$n2826_1
.sym 65004 $abc$36366$n3376
.sym 65007 clk12_$glb_clk
.sym 65009 basesoc_bus_wishbone_dat_r[4]
.sym 65010 $abc$36366$n5086
.sym 65011 $abc$36366$n3342_1
.sym 65013 interface0_bank_bus_dat_r[4]
.sym 65020 array_muxed0[20]
.sym 65025 interface1_bank_bus_dat_r[7]
.sym 65026 $abc$36366$n3311
.sym 65027 $abc$36366$n2898
.sym 65028 $abc$36366$n3211
.sym 65029 basesoc_dat_w[1]
.sym 65030 basesoc_adr[3]
.sym 65031 $abc$36366$n3212
.sym 65033 basesoc_picorv323[1]
.sym 65035 $abc$36366$n3430
.sym 65036 $abc$36366$n3424
.sym 65037 $abc$36366$n2892
.sym 65038 $PACKER_VCC_NET
.sym 65040 $abc$36366$n3427_1
.sym 65042 array_muxed1[17]
.sym 65043 $abc$36366$n3966_1
.sym 65044 $abc$36366$n2884_1
.sym 65054 $abc$36366$n3212
.sym 65055 $abc$36366$n3333
.sym 65056 $abc$36366$n4538
.sym 65059 sys_rst
.sym 65061 $abc$36366$n2936
.sym 65062 $abc$36366$n4623
.sym 65063 $abc$36366$n4536
.sym 65064 basesoc_dat_w[1]
.sym 65065 basesoc_ctrl_reset_reset_r
.sym 65067 $abc$36366$n5086
.sym 65068 spiflash_bus_dat_r[7]
.sym 65070 csrbank0_buttons_ev_enable0_w[0]
.sym 65074 csrbank2_bitbang_en0_w
.sym 65075 csrbank2_bitbang0_w[0]
.sym 65076 sel_r
.sym 65078 basesoc_we
.sym 65083 spiflash_bus_dat_r[7]
.sym 65085 csrbank2_bitbang0_w[0]
.sym 65086 csrbank2_bitbang_en0_w
.sym 65089 $abc$36366$n5086
.sym 65090 $abc$36366$n3212
.sym 65092 csrbank0_buttons_ev_enable0_w[0]
.sym 65095 $abc$36366$n4538
.sym 65096 $abc$36366$n4623
.sym 65097 $abc$36366$n4536
.sym 65098 sel_r
.sym 65101 $abc$36366$n4623
.sym 65102 $abc$36366$n4538
.sym 65103 sel_r
.sym 65104 $abc$36366$n4536
.sym 65109 basesoc_ctrl_reset_reset_r
.sym 65115 basesoc_dat_w[1]
.sym 65119 $abc$36366$n3212
.sym 65120 basesoc_we
.sym 65121 sys_rst
.sym 65122 $abc$36366$n3333
.sym 65125 $abc$36366$n4623
.sym 65126 $abc$36366$n4538
.sym 65127 sel_r
.sym 65128 $abc$36366$n4536
.sym 65129 $abc$36366$n2936
.sym 65130 clk12_$glb_clk
.sym 65131 sys_rst_$glb_sr
.sym 65132 eventsourceprocess1_old_trigger
.sym 65133 $abc$36366$n2887_1
.sym 65134 $abc$36366$n2883
.sym 65135 $abc$36366$n2879_1
.sym 65138 $abc$36366$n2891
.sym 65139 $abc$36366$n2874
.sym 65145 $abc$36366$n2826_1
.sym 65146 basesoc_dat_w[5]
.sym 65148 interface1_bank_bus_dat_r[3]
.sym 65150 $abc$36366$n2685
.sym 65151 $abc$36366$n3301
.sym 65154 $abc$36366$n5
.sym 65155 $abc$36366$n3342_1
.sym 65156 $abc$36366$n3342_1
.sym 65160 adr[0]
.sym 65161 adr[0]
.sym 65163 $abc$36366$n2818
.sym 65164 slave_sel_r[1]
.sym 65167 basesoc_dat_w[4]
.sym 65173 basesoc_bus_wishbone_dat_r[4]
.sym 65174 spiflash_bus_dat_r[6]
.sym 65175 spiflash_bus_dat_r[5]
.sym 65178 spiflash_bus_dat_r[7]
.sym 65179 $abc$36366$n5092
.sym 65180 csrbank0_buttons_ev_enable0_w[2]
.sym 65181 $abc$36366$n3212
.sym 65182 slave_sel_r[0]
.sym 65183 slave_sel_r[1]
.sym 65186 csrbank0_buttons_ev_enable0_w[1]
.sym 65187 $abc$36366$n2818
.sym 65189 adr[2]
.sym 65195 $abc$36366$n3967_1
.sym 65197 spiflash_bus_dat_r[4]
.sym 65198 basesoc_bus_wishbone_dat_r[6]
.sym 65199 basesoc_bus_wishbone_dat_r[5]
.sym 65201 $abc$36366$n5089_1
.sym 65203 $abc$36366$n3966_1
.sym 65204 basesoc_bus_wishbone_dat_r[7]
.sym 65207 $abc$36366$n3966_1
.sym 65208 $abc$36366$n3967_1
.sym 65209 $abc$36366$n2818
.sym 65212 csrbank0_buttons_ev_enable0_w[2]
.sym 65213 $abc$36366$n5092
.sym 65214 $abc$36366$n3212
.sym 65218 basesoc_bus_wishbone_dat_r[4]
.sym 65219 spiflash_bus_dat_r[4]
.sym 65220 slave_sel_r[0]
.sym 65221 slave_sel_r[1]
.sym 65224 slave_sel_r[1]
.sym 65225 spiflash_bus_dat_r[5]
.sym 65226 basesoc_bus_wishbone_dat_r[5]
.sym 65227 slave_sel_r[0]
.sym 65230 adr[2]
.sym 65236 spiflash_bus_dat_r[6]
.sym 65237 basesoc_bus_wishbone_dat_r[6]
.sym 65238 slave_sel_r[1]
.sym 65239 slave_sel_r[0]
.sym 65242 basesoc_bus_wishbone_dat_r[7]
.sym 65243 slave_sel_r[1]
.sym 65244 slave_sel_r[0]
.sym 65245 spiflash_bus_dat_r[7]
.sym 65248 $abc$36366$n5089_1
.sym 65250 $abc$36366$n3212
.sym 65251 csrbank0_buttons_ev_enable0_w[1]
.sym 65253 clk12_$glb_clk
.sym 65255 $abc$36366$n3426
.sym 65256 $abc$36366$n3429
.sym 65257 $PACKER_VCC_NET
.sym 65258 $abc$36366$n2911
.sym 65259 array_muxed1[17]
.sym 65260 $abc$36366$n3423
.sym 65262 array_muxed1[15]
.sym 65267 $abc$36366$n7
.sym 65268 $abc$36366$n2888
.sym 65269 slave_sel_r[1]
.sym 65273 array_muxed0[14]
.sym 65274 basesoc_dat_w[7]
.sym 65275 $abc$36366$n2872
.sym 65276 csrbank0_buttons_ev_enable0_w[2]
.sym 65277 basesoc_dat_w[3]
.sym 65278 $abc$36366$n3215
.sym 65279 basesoc_dat_w[2]
.sym 65281 interface0_bank_bus_dat_r[3]
.sym 65283 sys_rst
.sym 65285 basesoc_picorv328[15]
.sym 65286 basesoc_picorv328[17]
.sym 65287 $abc$36366$n2891
.sym 65288 basesoc_picorv323[5]
.sym 65296 spiflash_bus_dat_r[4]
.sym 65297 spiflash_bus_dat_r[6]
.sym 65298 $abc$36366$n2950
.sym 65299 $abc$36366$n3373_1
.sym 65300 array_muxed0[13]
.sym 65303 spiflash_bus_dat_r[12]
.sym 65304 $abc$36366$n3380
.sym 65306 csrbank0_leds_out0_w[2]
.sym 65309 spiflash_bus_dat_r[11]
.sym 65311 $abc$36366$n3380
.sym 65312 adr[1]
.sym 65314 spiflash_bus_dat_r[5]
.sym 65315 array_muxed0[20]
.sym 65317 array_muxed0[19]
.sym 65319 array_muxed0[10]
.sym 65320 spiflash_bus_dat_r[13]
.sym 65321 adr[0]
.sym 65322 eventmanager_pending_w[2]
.sym 65323 array_muxed0[11]
.sym 65324 spiflash_bus_dat_r[14]
.sym 65325 array_muxed0[12]
.sym 65327 array_muxed0[21]
.sym 65330 spiflash_bus_dat_r[12]
.sym 65331 array_muxed0[11]
.sym 65332 $abc$36366$n3380
.sym 65335 array_muxed0[20]
.sym 65336 $abc$36366$n3380
.sym 65337 $abc$36366$n3373_1
.sym 65338 spiflash_bus_dat_r[5]
.sym 65341 spiflash_bus_dat_r[4]
.sym 65342 $abc$36366$n3373_1
.sym 65343 $abc$36366$n3380
.sym 65344 array_muxed0[19]
.sym 65347 $abc$36366$n3380
.sym 65349 spiflash_bus_dat_r[14]
.sym 65350 array_muxed0[13]
.sym 65353 array_muxed0[12]
.sym 65354 $abc$36366$n3380
.sym 65356 spiflash_bus_dat_r[13]
.sym 65359 $abc$36366$n3373_1
.sym 65360 $abc$36366$n3380
.sym 65361 spiflash_bus_dat_r[6]
.sym 65362 array_muxed0[21]
.sym 65365 adr[0]
.sym 65366 csrbank0_leds_out0_w[2]
.sym 65367 adr[1]
.sym 65368 eventmanager_pending_w[2]
.sym 65371 array_muxed0[10]
.sym 65373 $abc$36366$n3380
.sym 65374 spiflash_bus_dat_r[11]
.sym 65375 $abc$36366$n2950
.sym 65376 clk12_$glb_clk
.sym 65377 sys_rst_$glb_sr
.sym 65380 $abc$36366$n2895
.sym 65383 basesoc_dat_w[4]
.sym 65385 interface0_bank_bus_dat_r[3]
.sym 65390 csrbank0_leds_out0_w[1]
.sym 65392 $abc$36366$n3251
.sym 65394 csrbank0_leds_out0_w[2]
.sym 65395 $abc$36366$n2988
.sym 65396 basesoc_uart_tx_fifo_wrport_we
.sym 65397 $abc$36366$n3426
.sym 65398 $abc$36366$n4251_1
.sym 65399 basesoc_picorv323[7]
.sym 65400 eventmanager_status_w[1]
.sym 65401 $PACKER_VCC_NET
.sym 65402 $PACKER_VCC_NET
.sym 65405 basesoc_dat_w[3]
.sym 65406 $abc$36366$n2818
.sym 65407 basesoc_picorv327[0]
.sym 65408 $abc$36366$n3423
.sym 65409 $abc$36366$n2988
.sym 65410 $abc$36366$n2870
.sym 65411 array_muxed0[14]
.sym 65412 basesoc_picorv327[0]
.sym 65419 basesoc_dat_w[1]
.sym 65421 $abc$36366$n2912
.sym 65422 $abc$36366$n2911
.sym 65426 adr[1]
.sym 65428 $abc$36366$n3342_1
.sym 65431 basesoc_picorv323[2]
.sym 65432 adr[0]
.sym 65434 eventmanager_pending_w[1]
.sym 65438 csrbank0_leds_out0_w[1]
.sym 65443 sys_rst
.sym 65448 basesoc_picorv323[5]
.sym 65450 basesoc_picorv323[1]
.sym 65455 basesoc_picorv323[2]
.sym 65464 $abc$36366$n3342_1
.sym 65465 $abc$36366$n2911
.sym 65466 basesoc_dat_w[1]
.sym 65467 sys_rst
.sym 65471 basesoc_picorv323[5]
.sym 65478 basesoc_picorv323[1]
.sym 65488 eventmanager_pending_w[1]
.sym 65489 adr[1]
.sym 65490 adr[0]
.sym 65491 csrbank0_leds_out0_w[1]
.sym 65494 $abc$36366$n2911
.sym 65498 $abc$36366$n2912
.sym 65499 clk12_$glb_clk
.sym 65500 sys_rst_$glb_sr
.sym 65503 $abc$36366$n4430_1
.sym 65504 csrbank0_leds_out0_w[3]
.sym 65505 $abc$36366$n5398
.sym 65507 $abc$36366$n6693
.sym 65511 basesoc_picorv327[2]
.sym 65516 array_muxed0[8]
.sym 65517 $abc$36366$n2788
.sym 65519 basesoc_picorv323[2]
.sym 65520 basesoc_we
.sym 65521 $abc$36366$n2788
.sym 65522 basesoc_picorv323[3]
.sym 65523 $abc$36366$n2988
.sym 65525 $abc$36366$n5400
.sym 65526 basesoc_picorv323[0]
.sym 65532 picorv32.alu_out_q[1]
.sym 65536 basesoc_picorv323[1]
.sym 65545 $abc$36366$n3342_1
.sym 65546 basesoc_picorv327[1]
.sym 65548 $abc$36366$n2924
.sym 65549 sys_rst
.sym 65551 basesoc_dat_w[2]
.sym 65553 basesoc_picorv323[0]
.sym 65556 basesoc_picorv328[8]
.sym 65565 basesoc_picorv328[11]
.sym 65566 basesoc_picorv323[1]
.sym 65568 basesoc_picorv328[15]
.sym 65569 $abc$36366$n2925
.sym 65572 basesoc_picorv327[0]
.sym 65575 basesoc_picorv327[1]
.sym 65576 basesoc_picorv323[1]
.sym 65577 basesoc_picorv323[0]
.sym 65578 basesoc_picorv327[0]
.sym 65581 basesoc_picorv328[15]
.sym 65588 basesoc_picorv328[8]
.sym 65593 $abc$36366$n3342_1
.sym 65594 basesoc_dat_w[2]
.sym 65595 sys_rst
.sym 65596 $abc$36366$n2924
.sym 65606 $abc$36366$n2924
.sym 65614 basesoc_picorv328[11]
.sym 65621 $abc$36366$n2925
.sym 65622 clk12_$glb_clk
.sym 65623 sys_rst_$glb_sr
.sym 65625 $abc$36366$n5397
.sym 65626 $abc$36366$n4553
.sym 65628 $abc$36366$n4424
.sym 65631 $abc$36366$n4426_1
.sym 65637 array_muxed0[12]
.sym 65639 csrbank0_leds_out0_w[3]
.sym 65641 $abc$36366$n3002
.sym 65644 $abc$36366$n2924
.sym 65646 array_muxed0[7]
.sym 65647 $abc$36366$n4430_1
.sym 65649 basesoc_picorv328[22]
.sym 65650 $abc$36366$n4417_1
.sym 65652 basesoc_picorv328[14]
.sym 65653 basesoc_picorv327[4]
.sym 65654 basesoc_picorv323[4]
.sym 65655 $abc$36366$n3681_1
.sym 65659 $abc$36366$n2818
.sym 65665 basesoc_picorv328[22]
.sym 65666 basesoc_picorv327[1]
.sym 65667 $abc$36366$n4460_1
.sym 65668 $abc$36366$n4417_1
.sym 65669 $abc$36366$n4557
.sym 65670 $abc$36366$n4420_1
.sym 65672 basesoc_picorv327[9]
.sym 65673 $abc$36366$n4458
.sym 65676 $abc$36366$n5401
.sym 65677 $abc$36366$n4558
.sym 65678 basesoc_picorv323[1]
.sym 65680 basesoc_picorv328[16]
.sym 65681 basesoc_picorv328[23]
.sym 65683 $abc$36366$n4553
.sym 65685 $abc$36366$n5400
.sym 65686 picorv32.instr_sub
.sym 65688 $abc$36366$n4459_1
.sym 65691 $abc$36366$n4556
.sym 65692 basesoc_picorv328[9]
.sym 65694 $abc$36366$n4419_1
.sym 65695 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65696 $abc$36366$n4426_1
.sym 65698 basesoc_picorv323[1]
.sym 65699 basesoc_picorv327[1]
.sym 65700 $abc$36366$n4419_1
.sym 65701 $abc$36366$n4459_1
.sym 65704 $abc$36366$n4458
.sym 65705 $abc$36366$n4426_1
.sym 65706 $abc$36366$n4417_1
.sym 65707 $abc$36366$n4460_1
.sym 65711 $abc$36366$n4420_1
.sym 65712 basesoc_picorv328[9]
.sym 65713 basesoc_picorv327[9]
.sym 65716 $abc$36366$n4556
.sym 65717 $abc$36366$n4557
.sym 65718 $abc$36366$n4558
.sym 65719 $abc$36366$n4553
.sym 65724 basesoc_picorv328[16]
.sym 65729 basesoc_picorv328[22]
.sym 65736 basesoc_picorv328[23]
.sym 65740 picorv32.instr_sub
.sym 65741 $abc$36366$n5400
.sym 65742 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65743 $abc$36366$n5401
.sym 65745 clk12_$glb_clk
.sym 65747 $abc$36366$n4582
.sym 65748 $abc$36366$n4583
.sym 65750 $abc$36366$n4514_1
.sym 65751 $abc$36366$n4513
.sym 65753 $abc$36366$n4517_1
.sym 65754 $abc$36366$n4584
.sym 65757 $abc$36366$n4648_1
.sym 65760 $abc$36366$n3688_1
.sym 65762 basesoc_picorv327[21]
.sym 65763 $abc$36366$n4604
.sym 65764 array_muxed0[3]
.sym 65765 $abc$36366$n4438_1
.sym 65766 $abc$36366$n4420_1
.sym 65767 $abc$36366$n3002
.sym 65770 $abc$36366$n3002
.sym 65771 $abc$36366$n4419_1
.sym 65772 basesoc_picorv327[13]
.sym 65774 picorv32.alu_out_q[9]
.sym 65775 $abc$36366$n4421
.sym 65776 $abc$36366$n4517_1
.sym 65778 basesoc_picorv327[13]
.sym 65779 basesoc_picorv327[13]
.sym 65780 $abc$36366$n4419_1
.sym 65781 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65782 basesoc_picorv328[11]
.sym 65789 $abc$36366$n4419_1
.sym 65792 basesoc_picorv327[26]
.sym 65797 basesoc_picorv328[31]
.sym 65800 basesoc_picorv328[25]
.sym 65801 $abc$36366$n4421
.sym 65802 basesoc_picorv328[24]
.sym 65809 basesoc_picorv328[26]
.sym 65812 basesoc_picorv328[30]
.sym 65814 basesoc_picorv328[28]
.sym 65816 basesoc_picorv328[29]
.sym 65817 basesoc_picorv328[26]
.sym 65821 $abc$36366$n4421
.sym 65822 $abc$36366$n4419_1
.sym 65823 basesoc_picorv327[26]
.sym 65824 basesoc_picorv328[26]
.sym 65828 basesoc_picorv328[26]
.sym 65834 basesoc_picorv328[24]
.sym 65839 basesoc_picorv328[28]
.sym 65845 basesoc_picorv328[31]
.sym 65851 basesoc_picorv328[30]
.sym 65858 basesoc_picorv328[29]
.sym 65865 basesoc_picorv328[25]
.sym 65870 $abc$36366$n4423_1
.sym 65871 picorv32.alu_out_q[11]
.sym 65872 $abc$36366$n4571
.sym 65873 $abc$36366$n4422_1
.sym 65874 $abc$36366$n3186
.sym 65875 $abc$36366$n2818
.sym 65876 $abc$36366$n4572_1
.sym 65877 $abc$36366$n3166
.sym 65880 basesoc_picorv327[28]
.sym 65881 $abc$36366$n3123
.sym 65882 $abc$36366$n4516
.sym 65883 basesoc_picorv323[7]
.sym 65884 basesoc_picorv327[10]
.sym 65885 basesoc_picorv327[21]
.sym 65886 basesoc_picorv327[18]
.sym 65887 basesoc_picorv323[6]
.sym 65889 basesoc_picorv327[9]
.sym 65890 basesoc_picorv323[1]
.sym 65891 $abc$36366$n4604
.sym 65892 basesoc_picorv328[16]
.sym 65893 basesoc_picorv328[31]
.sym 65894 basesoc_picorv327[0]
.sym 65896 $abc$36366$n3423
.sym 65897 $abc$36366$n2818
.sym 65898 $abc$36366$n2870
.sym 65899 $PACKER_VCC_NET
.sym 65900 $abc$36366$n4419_1
.sym 65903 basesoc_picorv327[0]
.sym 65904 $abc$36366$n4584
.sym 65905 $abc$36366$n3175
.sym 65911 $abc$36366$n4582
.sym 65912 $abc$36366$n4586
.sym 65913 $abc$36366$n4420_1
.sym 65918 $abc$36366$n4419_1
.sym 65919 $abc$36366$n5428
.sym 65920 basesoc_picorv323[2]
.sym 65921 $abc$36366$n4587
.sym 65922 basesoc_picorv328[13]
.sym 65923 $abc$36366$n4593_1
.sym 65925 $abc$36366$n3165
.sym 65926 $abc$36366$n4585
.sym 65927 basesoc_picorv328[14]
.sym 65928 basesoc_picorv327[2]
.sym 65929 basesoc_picorv327[14]
.sym 65931 $abc$36366$n5427
.sym 65932 basesoc_picorv327[13]
.sym 65934 $abc$36366$n3166
.sym 65935 $abc$36366$n4421
.sym 65936 picorv32.instr_sub
.sym 65937 basesoc_picorv327[14]
.sym 65940 $abc$36366$n4419_1
.sym 65941 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65942 $abc$36366$n3166
.sym 65944 $abc$36366$n4420_1
.sym 65945 basesoc_picorv327[14]
.sym 65946 basesoc_picorv328[14]
.sym 65947 $abc$36366$n4593_1
.sym 65950 basesoc_picorv327[13]
.sym 65951 basesoc_picorv328[13]
.sym 65952 $abc$36366$n4421
.sym 65953 $abc$36366$n4419_1
.sym 65956 $abc$36366$n4582
.sym 65958 $abc$36366$n4585
.sym 65962 $abc$36366$n5428
.sym 65963 picorv32.instr_sub
.sym 65964 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65965 $abc$36366$n5427
.sym 65968 basesoc_picorv328[14]
.sym 65969 $abc$36366$n4421
.sym 65970 basesoc_picorv327[14]
.sym 65971 $abc$36366$n4419_1
.sym 65974 $abc$36366$n3166
.sym 65975 basesoc_picorv327[14]
.sym 65976 $abc$36366$n3165
.sym 65977 basesoc_picorv328[14]
.sym 65982 basesoc_picorv323[2]
.sym 65983 basesoc_picorv327[2]
.sym 65986 $abc$36366$n4587
.sym 65987 $abc$36366$n4420_1
.sym 65988 $abc$36366$n4586
.sym 65989 $abc$36366$n3166
.sym 65991 clk12_$glb_clk
.sym 65993 picorv32.alu_out_q[29]
.sym 65994 $abc$36366$n3178
.sym 65995 $abc$36366$n3182
.sym 65996 $abc$36366$n3171
.sym 65997 $abc$36366$n4667
.sym 65998 $abc$36366$n4699_1
.sym 65999 picorv32.mem_rdata_latched[0]
.sym 66000 $abc$36366$n4668
.sym 66005 $abc$36366$n4592_1
.sym 66006 basesoc_picorv323[2]
.sym 66007 $abc$36366$n4604
.sym 66010 basesoc_picorv327[11]
.sym 66013 $abc$36366$n4566_1
.sym 66014 basesoc_picorv323[3]
.sym 66015 $abc$36366$n2821
.sym 66016 basesoc_picorv323[2]
.sym 66017 basesoc_picorv328[29]
.sym 66018 basesoc_picorv327[25]
.sym 66019 $abc$36366$n4422_1
.sym 66021 $abc$36366$n4539
.sym 66022 basesoc_picorv327[25]
.sym 66023 basesoc_picorv327[10]
.sym 66024 picorv32.alu_out_q[1]
.sym 66025 basesoc_picorv327[30]
.sym 66026 basesoc_picorv327[5]
.sym 66027 $abc$36366$n3870
.sym 66028 basesoc_picorv323[1]
.sym 66035 $abc$36366$n4420_1
.sym 66036 basesoc_picorv327[12]
.sym 66038 $abc$36366$n4631
.sym 66041 $abc$36366$n4604
.sym 66042 $abc$36366$n4420_1
.sym 66043 basesoc_picorv327[21]
.sym 66044 $abc$36366$n3181
.sym 66046 $abc$36366$n4421
.sym 66047 $abc$36366$n4539
.sym 66049 basesoc_picorv328[21]
.sym 66050 $abc$36366$n4419_1
.sym 66051 basesoc_picorv328[12]
.sym 66052 basesoc_picorv328[28]
.sym 66054 $abc$36366$n4579
.sym 66055 basesoc_picorv327[28]
.sym 66056 $abc$36366$n4630_1
.sym 66059 basesoc_picorv328[12]
.sym 66060 basesoc_picorv323[4]
.sym 66064 $abc$36366$n4419_1
.sym 66065 $abc$36366$n4555
.sym 66067 $abc$36366$n4631
.sym 66068 $abc$36366$n3181
.sym 66069 $abc$36366$n4630_1
.sym 66070 $abc$36366$n4420_1
.sym 66073 $abc$36366$n4604
.sym 66074 $abc$36366$n4555
.sym 66075 basesoc_picorv323[4]
.sym 66079 $abc$36366$n4579
.sym 66080 $abc$36366$n4420_1
.sym 66081 basesoc_picorv327[12]
.sym 66082 basesoc_picorv328[12]
.sym 66086 basesoc_picorv328[28]
.sym 66087 basesoc_picorv327[28]
.sym 66091 basesoc_picorv327[12]
.sym 66092 $abc$36366$n4419_1
.sym 66093 basesoc_picorv328[12]
.sym 66094 $abc$36366$n4421
.sym 66097 basesoc_picorv323[4]
.sym 66099 $abc$36366$n4604
.sym 66100 $abc$36366$n4539
.sym 66103 basesoc_picorv328[21]
.sym 66104 $abc$36366$n4421
.sym 66105 basesoc_picorv327[21]
.sym 66106 $abc$36366$n4419_1
.sym 66109 $abc$36366$n4421
.sym 66110 $abc$36366$n4419_1
.sym 66111 basesoc_picorv327[28]
.sym 66112 basesoc_picorv328[28]
.sym 66116 picorv32.mem_rdata_q[0]
.sym 66117 $abc$36366$n3172
.sym 66118 picorv32.mem_rdata_latched[3]
.sym 66119 $abc$36366$n3465
.sym 66120 $abc$36366$n3466_1
.sym 66121 picorv32.mem_rdata_latched[1]
.sym 66122 picorv32.mem_rdata_q[3]
.sym 66123 picorv32.mem_rdata_q[1]
.sym 66124 $abc$36366$n2826_1
.sym 66127 picorv32.decoded_imm_uj[6]
.sym 66128 $abc$36366$n4420_1
.sym 66129 $abc$36366$n4420_1
.sym 66130 $abc$36366$n3181
.sym 66131 $abc$36366$n3002
.sym 66132 basesoc_picorv328[12]
.sym 66133 basesoc_picorv328[20]
.sym 66134 $abc$36366$n4631
.sym 66135 basesoc_picorv328[20]
.sym 66136 basesoc_picorv328[19]
.sym 66137 $abc$36366$n4420_1
.sym 66138 $abc$36366$n2859
.sym 66139 basesoc_picorv327[21]
.sym 66140 $abc$36366$n4021_1
.sym 66141 $abc$36366$n4417_1
.sym 66146 basesoc_picorv323[4]
.sym 66147 basesoc_picorv327[22]
.sym 66148 $abc$36366$n3681_1
.sym 66149 basesoc_picorv327[4]
.sym 66150 $abc$36366$n3159
.sym 66157 $abc$36366$n3168
.sym 66158 $abc$36366$n4021_1
.sym 66159 $abc$36366$n3164
.sym 66160 basesoc_picorv327[4]
.sym 66161 basesoc_picorv327[12]
.sym 66162 $abc$36366$n3681_1
.sym 66163 basesoc_picorv327[22]
.sym 66164 $abc$36366$n3167
.sym 66165 $abc$36366$n3170
.sym 66166 basesoc_picorv328[26]
.sym 66167 $abc$36366$n2818
.sym 66168 $abc$36366$n3002
.sym 66169 basesoc_picorv327[9]
.sym 66170 $abc$36366$n2870
.sym 66171 basesoc_picorv327[7]
.sym 66172 basesoc_picorv323[4]
.sym 66173 basesoc_picorv323[3]
.sym 66174 $abc$36366$n3169
.sym 66175 basesoc_picorv328[23]
.sym 66176 basesoc_picorv327[23]
.sym 66178 basesoc_picorv327[25]
.sym 66179 $abc$36366$n3163
.sym 66180 basesoc_picorv328[12]
.sym 66181 basesoc_picorv327[26]
.sym 66182 basesoc_picorv328[25]
.sym 66183 basesoc_picorv327[1]
.sym 66184 basesoc_picorv328[9]
.sym 66185 basesoc_picorv327[3]
.sym 66186 basesoc_picorv323[7]
.sym 66187 $abc$36366$n3870
.sym 66188 basesoc_picorv323[1]
.sym 66190 basesoc_picorv327[12]
.sym 66191 basesoc_picorv328[12]
.sym 66192 basesoc_picorv323[3]
.sym 66193 basesoc_picorv327[3]
.sym 66196 basesoc_picorv327[9]
.sym 66197 basesoc_picorv328[23]
.sym 66198 basesoc_picorv327[23]
.sym 66199 basesoc_picorv328[9]
.sym 66203 $abc$36366$n4021_1
.sym 66204 basesoc_picorv327[22]
.sym 66205 $abc$36366$n3870
.sym 66208 $abc$36366$n2818
.sym 66209 $abc$36366$n2870
.sym 66210 $abc$36366$n3681_1
.sym 66214 $abc$36366$n3163
.sym 66215 $abc$36366$n3170
.sym 66216 $abc$36366$n3168
.sym 66217 $abc$36366$n3169
.sym 66220 basesoc_picorv327[26]
.sym 66221 basesoc_picorv328[26]
.sym 66222 basesoc_picorv327[25]
.sym 66223 basesoc_picorv328[25]
.sym 66226 basesoc_picorv323[7]
.sym 66227 basesoc_picorv327[7]
.sym 66228 $abc$36366$n3164
.sym 66229 $abc$36366$n3167
.sym 66232 basesoc_picorv327[4]
.sym 66233 basesoc_picorv323[4]
.sym 66234 basesoc_picorv327[1]
.sym 66235 basesoc_picorv323[1]
.sym 66236 $abc$36366$n3002
.sym 66237 clk12_$glb_clk
.sym 66239 picorv32.mem_rdata_latched[2]
.sym 66240 picorv32.mem_rdata_latched[4]
.sym 66241 picorv32.mem_rdata_q[4]
.sym 66242 $abc$36366$n2877_1
.sym 66243 picorv32.mem_rdata_q[2]
.sym 66244 picorv32.alu_out_q[0]
.sym 66245 $abc$36366$n3434
.sym 66251 picorv32.mem_wordsize[0]
.sym 66253 basesoc_picorv328[21]
.sym 66254 $abc$36366$n3002
.sym 66255 basesoc_picorv328[30]
.sym 66257 basesoc_picorv327[12]
.sym 66258 $abc$36366$n4604
.sym 66259 basesoc_picorv328[17]
.sym 66260 basesoc_picorv328[30]
.sym 66261 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66262 basesoc_picorv328[26]
.sym 66263 basesoc_picorv327[21]
.sym 66264 picorv32.mem_rdata_q[31]
.sym 66265 $abc$36366$n3465
.sym 66266 $abc$36366$n4421
.sym 66267 picorv32.is_compare
.sym 66268 $abc$36366$n3162
.sym 66269 picorv32.mem_rdata_latched[7]
.sym 66270 basesoc_picorv327[13]
.sym 66271 basesoc_picorv327[13]
.sym 66272 basesoc_picorv327[16]
.sym 66273 picorv32.mem_rdata_q[7]
.sym 66274 picorv32.alu_out_q[9]
.sym 66280 $abc$36366$n3168
.sym 66283 basesoc_picorv328[15]
.sym 66286 basesoc_picorv327[15]
.sym 66288 $abc$36366$n4601_1
.sym 66290 $abc$36366$n4421
.sym 66291 $abc$36366$n3965_1
.sym 66294 basesoc_picorv327[15]
.sym 66295 picorv32.mem_rdata_latched[7]
.sym 66296 $abc$36366$n4596_1
.sym 66297 picorv32.mem_rdata_q[7]
.sym 66301 $abc$36366$n4600_1
.sym 66304 $abc$36366$n2859
.sym 66305 $abc$36366$n4420_1
.sym 66308 $abc$36366$n4599_1
.sym 66311 $abc$36366$n4419_1
.sym 66314 basesoc_picorv327[15]
.sym 66316 basesoc_picorv328[15]
.sym 66320 picorv32.mem_rdata_latched[7]
.sym 66337 $abc$36366$n3168
.sym 66338 $abc$36366$n4601_1
.sym 66339 $abc$36366$n4420_1
.sym 66340 $abc$36366$n4600_1
.sym 66343 $abc$36366$n4421
.sym 66344 $abc$36366$n4419_1
.sym 66345 basesoc_picorv328[15]
.sym 66346 basesoc_picorv327[15]
.sym 66351 $abc$36366$n4596_1
.sym 66352 $abc$36366$n4599_1
.sym 66355 picorv32.mem_rdata_q[7]
.sym 66356 $abc$36366$n3965_1
.sym 66357 $abc$36366$n2859
.sym 66360 clk12_$glb_clk
.sym 66363 picorv32.mem_rdata_latched[14]
.sym 66364 picorv32.mem_rdata_latched[13]
.sym 66365 picorv32.mem_rdata_latched[12]
.sym 66366 picorv32.is_lui_auipc_jal
.sym 66367 picorv32.mem_rdata_q[14]
.sym 66370 array_muxed2[3]
.sym 66371 picorv32.alu_out_q[0]
.sym 66374 picorv32.is_sb_sh_sw
.sym 66375 picorv32.decoded_imm[27]
.sym 66376 picorv32.mem_rdata_latched[20]
.sym 66378 $abc$36366$n3002
.sym 66379 basesoc_picorv327[10]
.sym 66380 basesoc_picorv328[31]
.sym 66382 basesoc_picorv327[15]
.sym 66383 basesoc_picorv328[31]
.sym 66384 basesoc_picorv328[29]
.sym 66385 basesoc_picorv327[9]
.sym 66387 basesoc_picorv327[27]
.sym 66388 $abc$36366$n2877_1
.sym 66389 picorv32.mem_rdata_q[14]
.sym 66390 picorv32.mem_rdata_q[31]
.sym 66391 $PACKER_VCC_NET
.sym 66392 picorv32.latched_stalu
.sym 66393 $abc$36366$n3423
.sym 66394 picorv32.mem_rdata_q[25]
.sym 66396 basesoc_picorv327[28]
.sym 66397 picorv32.mem_rdata_latched[14]
.sym 66406 basesoc_picorv328[25]
.sym 66407 $abc$36366$n2917
.sym 66410 $abc$36366$n4650
.sym 66412 $abc$36366$n4649
.sym 66414 $abc$36366$n4651_1
.sym 66415 $abc$36366$n4420_1
.sym 66416 $abc$36366$n2859
.sym 66418 picorv32.mem_rdata_latched[26]
.sym 66419 picorv32.mem_rdata_latched[31]
.sym 66424 $abc$36366$n4648_1
.sym 66428 basesoc_picorv327[25]
.sym 66429 picorv32.mem_rdata_q[28]
.sym 66457 picorv32.mem_rdata_latched[26]
.sym 66460 $abc$36366$n4649
.sym 66461 $abc$36366$n4648_1
.sym 66463 $abc$36366$n4650
.sym 66466 picorv32.mem_rdata_q[28]
.sym 66467 $abc$36366$n2917
.sym 66469 $abc$36366$n2859
.sym 66474 picorv32.mem_rdata_latched[31]
.sym 66478 basesoc_picorv328[25]
.sym 66479 $abc$36366$n4651_1
.sym 66480 $abc$36366$n4420_1
.sym 66481 basesoc_picorv327[25]
.sym 66483 clk12_$glb_clk
.sym 66485 $abc$36366$n205
.sym 66486 picorv32.latched_stalu
.sym 66487 $abc$36366$n2840_1
.sym 66488 $abc$36366$n3457_1
.sym 66489 $abc$36366$n3099
.sym 66491 $abc$36366$n3464_1
.sym 66492 $abc$36366$n2943
.sym 66493 $abc$36366$n3432
.sym 66497 picorv32.is_slli_srli_srai
.sym 66498 basesoc_picorv328[9]
.sym 66499 $abc$36366$n4417_1
.sym 66500 basesoc_picorv328[10]
.sym 66501 $abc$36366$n3409
.sym 66502 basesoc_picorv328[25]
.sym 66503 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66504 picorv32.instr_sub
.sym 66505 basesoc_picorv327[4]
.sym 66506 basesoc_picorv327[2]
.sym 66507 basesoc_picorv328[15]
.sym 66509 basesoc_picorv327[30]
.sym 66510 basesoc_picorv327[19]
.sym 66511 picorv32.instr_jal
.sym 66512 picorv32.mem_rdata_q[26]
.sym 66513 picorv32.is_lui_auipc_jal
.sym 66514 basesoc_picorv327[25]
.sym 66515 basesoc_picorv327[15]
.sym 66516 picorv32.mem_rdata_q[20]
.sym 66517 picorv32.alu_out_q[1]
.sym 66518 basesoc_picorv327[5]
.sym 66519 basesoc_picorv327[10]
.sym 66520 $abc$36366$n3012
.sym 66530 $abc$36366$n2894
.sym 66531 picorv32.mem_rdata_latched[28]
.sym 66533 picorv32.mem_rdata_latched[27]
.sym 66535 $abc$36366$n2947_1
.sym 66538 $abc$36366$n2894
.sym 66539 $abc$36366$n2864
.sym 66540 $abc$36366$n2911_1
.sym 66541 picorv32.mem_rdata_latched[7]
.sym 66548 $abc$36366$n2877_1
.sym 66549 picorv32.mem_rdata_latched[26]
.sym 66552 $abc$36366$n2945
.sym 66553 picorv32.mem_rdata_latched[27]
.sym 66557 $abc$36366$n2943
.sym 66560 picorv32.mem_rdata_latched[26]
.sym 66567 picorv32.mem_rdata_latched[26]
.sym 66568 $abc$36366$n2894
.sym 66572 picorv32.mem_rdata_latched[28]
.sym 66574 picorv32.mem_rdata_latched[27]
.sym 66577 picorv32.mem_rdata_latched[27]
.sym 66578 $abc$36366$n2947_1
.sym 66579 picorv32.mem_rdata_latched[28]
.sym 66580 $abc$36366$n2943
.sym 66585 picorv32.mem_rdata_latched[7]
.sym 66589 $abc$36366$n2945
.sym 66590 $abc$36366$n2947_1
.sym 66592 $abc$36366$n2943
.sym 66596 picorv32.mem_rdata_latched[28]
.sym 66597 picorv32.mem_rdata_latched[27]
.sym 66598 picorv32.mem_rdata_latched[26]
.sym 66601 $abc$36366$n2894
.sym 66602 $abc$36366$n2877_1
.sym 66603 $abc$36366$n2911_1
.sym 66604 $abc$36366$n2864
.sym 66605 $abc$36366$n3006_$glb_ce
.sym 66606 clk12_$glb_clk
.sym 66608 $abc$36366$n3155
.sym 66609 $abc$36366$n2994
.sym 66610 $abc$36366$n3463
.sym 66611 picorv32.instr_maskirq
.sym 66612 $abc$36366$n4037_1
.sym 66613 picorv32.instr_setq
.sym 66614 picorv32.decoded_imm[0]
.sym 66615 picorv32.instr_getq
.sym 66617 $PACKER_GND_NET
.sym 66620 $abc$36366$n2990
.sym 66621 $abc$36366$n4420_1
.sym 66624 picorv32.decoded_imm_uj[0]
.sym 66625 basesoc_picorv323[7]
.sym 66627 $abc$36366$n4456_1
.sym 66628 picorv32.instr_waitirq
.sym 66629 $abc$36366$n4419_1
.sym 66630 basesoc_picorv327[23]
.sym 66631 $abc$36366$n2840_1
.sym 66632 $abc$36366$n2840_1
.sym 66633 basesoc_picorv327[4]
.sym 66634 picorv32.cpu_state[2]
.sym 66635 picorv32.instr_waitirq
.sym 66636 $abc$36366$n4021_1
.sym 66638 picorv32.mem_rdata_latched[31]
.sym 66639 basesoc_picorv327[22]
.sym 66640 picorv32.decoded_imm[9]
.sym 66642 picorv32.reg_pc[10]
.sym 66643 $abc$36366$n3021
.sym 66650 $abc$36366$n3007_1
.sym 66651 picorv32.cpuregs_rs1[10]
.sym 66652 picorv32.instr_lui
.sym 66653 picorv32.cpu_state[3]
.sym 66654 $abc$36366$n2841
.sym 66655 $abc$36366$n4036_1
.sym 66656 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66659 picorv32.mem_rdata_latched[28]
.sym 66660 picorv32.cpu_state[2]
.sym 66662 picorv32.mem_rdata_q[31]
.sym 66663 $abc$36366$n2995
.sym 66664 $abc$36366$n3864
.sym 66667 basesoc_picorv327[11]
.sym 66672 $abc$36366$n4106_1
.sym 66674 picorv32.instr_auipc
.sym 66675 $abc$36366$n4107_1
.sym 66677 $abc$36366$n4037_1
.sym 66678 $abc$36366$n3085
.sym 66679 picorv32.mem_rdata_q[17]
.sym 66680 basesoc_picorv327[9]
.sym 66683 picorv32.mem_rdata_latched[28]
.sym 66689 picorv32.cpu_state[3]
.sym 66690 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66691 picorv32.cpu_state[2]
.sym 66696 basesoc_picorv327[9]
.sym 66697 $abc$36366$n2995
.sym 66701 $abc$36366$n3864
.sym 66706 $abc$36366$n3085
.sym 66707 picorv32.instr_lui
.sym 66708 picorv32.instr_auipc
.sym 66709 picorv32.mem_rdata_q[17]
.sym 66713 picorv32.mem_rdata_q[31]
.sym 66714 $abc$36366$n2841
.sym 66718 picorv32.cpuregs_rs1[10]
.sym 66719 $abc$36366$n4037_1
.sym 66721 $abc$36366$n4106_1
.sym 66724 $abc$36366$n3007_1
.sym 66725 $abc$36366$n4036_1
.sym 66726 $abc$36366$n4107_1
.sym 66727 basesoc_picorv327[11]
.sym 66728 $abc$36366$n3006_$glb_ce
.sym 66729 clk12_$glb_clk
.sym 66731 basesoc_picorv327[19]
.sym 66732 $abc$36366$n5422_1
.sym 66733 $abc$36366$n5423
.sym 66734 $abc$36366$n3023
.sym 66735 basesoc_picorv327[5]
.sym 66736 $abc$36366$n3012
.sym 66737 $abc$36366$n3010
.sym 66738 basesoc_picorv327[9]
.sym 66743 picorv32.mem_rdata_q[27]
.sym 66744 picorv32.decoded_imm[0]
.sym 66745 basesoc_picorv327[1]
.sym 66746 picorv32.instr_maskirq
.sym 66747 $abc$36366$n3149
.sym 66748 picorv32.mem_rdata_q[25]
.sym 66751 basesoc_picorv327[12]
.sym 66752 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 66753 $abc$36366$n4884
.sym 66754 basesoc_picorv327[3]
.sym 66755 picorv32.instr_lui
.sym 66756 basesoc_picorv327[16]
.sym 66757 picorv32.instr_auipc
.sym 66758 picorv32.instr_retirq
.sym 66759 $abc$36366$n4045
.sym 66760 picorv32.reg_next_pc[2]
.sym 66761 picorv32.cpu_state[4]
.sym 66762 basesoc_picorv327[13]
.sym 66763 $abc$36366$n5470_1
.sym 66764 $abc$36366$n3085
.sym 66765 picorv32.cpu_state[0]
.sym 66766 $abc$36366$n2840_1
.sym 66775 $abc$36366$n4071_1
.sym 66776 $abc$36366$n4882
.sym 66777 $abc$36366$n4045
.sym 66778 $abc$36366$n4105_1
.sym 66779 $abc$36366$n5444
.sym 66781 basesoc_picorv327[2]
.sym 66782 $abc$36366$n5432
.sym 66783 $abc$36366$n5431_1
.sym 66784 $abc$36366$n3024
.sym 66785 $abc$36366$n4883
.sym 66786 $abc$36366$n5141
.sym 66787 $abc$36366$n5141
.sym 66788 $abc$36366$n5458_1
.sym 66790 $abc$36366$n4888
.sym 66792 $abc$36366$n5443_1
.sym 66794 basesoc_picorv327[4]
.sym 66795 $abc$36366$n4893
.sym 66796 $abc$36366$n5426
.sym 66797 picorv32.cpu_state[2]
.sym 66799 $abc$36366$n3089
.sym 66800 $abc$36366$n4053_1
.sym 66801 basesoc_picorv327[10]
.sym 66802 picorv32.reg_pc[10]
.sym 66803 $abc$36366$n3021
.sym 66805 $abc$36366$n5141
.sym 66806 $abc$36366$n3024
.sym 66807 $abc$36366$n4883
.sym 66808 $abc$36366$n4071_1
.sym 66811 $abc$36366$n4045
.sym 66812 basesoc_picorv327[2]
.sym 66813 $abc$36366$n5426
.sym 66814 $abc$36366$n3021
.sym 66817 $abc$36366$n4882
.sym 66818 $abc$36366$n5141
.sym 66819 $abc$36366$n5431_1
.sym 66820 $abc$36366$n3024
.sym 66823 $abc$36366$n4893
.sym 66824 $abc$36366$n5458_1
.sym 66825 $abc$36366$n5141
.sym 66829 $abc$36366$n4105_1
.sym 66830 $abc$36366$n4053_1
.sym 66831 picorv32.cpu_state[2]
.sym 66832 picorv32.reg_pc[10]
.sym 66835 $abc$36366$n4045
.sym 66836 basesoc_picorv327[10]
.sym 66837 $abc$36366$n5444
.sym 66838 $abc$36366$n3021
.sym 66841 $abc$36366$n3021
.sym 66842 $abc$36366$n4045
.sym 66843 basesoc_picorv327[4]
.sym 66844 $abc$36366$n5432
.sym 66847 $abc$36366$n5141
.sym 66848 $abc$36366$n4888
.sym 66849 $abc$36366$n3024
.sym 66850 $abc$36366$n5443_1
.sym 66851 $abc$36366$n3089
.sym 66852 clk12_$glb_clk
.sym 66854 $abc$36366$n4100_1
.sym 66855 $abc$36366$n4144
.sym 66856 $abc$36366$n4143
.sym 66857 $abc$36366$n4098_1
.sym 66858 $abc$36366$n4053_1
.sym 66859 picorv32.latched_rd[5]
.sym 66860 $abc$36366$n4099_1
.sym 66861 $abc$36366$n4101_1
.sym 66862 $abc$36366$n5446_1
.sym 66866 $abc$36366$n3089
.sym 66867 $abc$36366$n3010
.sym 66868 basesoc_picorv327[10]
.sym 66870 picorv32.decoded_imm_uj[12]
.sym 66871 basesoc_picorv327[9]
.sym 66872 $abc$36366$n3024
.sym 66873 picorv32.cpu_state[0]
.sym 66874 basesoc_picorv327[15]
.sym 66875 picorv32.cpuregs_rs1[0]
.sym 66876 $abc$36366$n2841
.sym 66877 picorv32.irq_mask[1]
.sym 66878 picorv32.mem_rdata_q[31]
.sym 66879 $abc$36366$n4053_1
.sym 66880 basesoc_picorv327[28]
.sym 66881 picorv32.mem_rdata_q[14]
.sym 66882 $abc$36366$n4036_1
.sym 66883 $abc$36366$n2995
.sym 66884 $abc$36366$n3012
.sym 66885 picorv32.mem_rdata_latched[14]
.sym 66886 basesoc_picorv327[27]
.sym 66887 $abc$36366$n4037_1
.sym 66888 $abc$36366$n4036_1
.sym 66889 $abc$36366$n2995
.sym 66895 picorv32.decoded_imm_uj[8]
.sym 66896 $abc$36366$n3024
.sym 66897 $abc$36366$n3083_1
.sym 66898 $abc$36366$n4129
.sym 66899 $abc$36366$n4890
.sym 66900 $abc$36366$n4891
.sym 66901 $abc$36366$n4036_1
.sym 66902 $abc$36366$n4120
.sym 66903 $abc$36366$n3129
.sym 66904 picorv32.decoded_imm_uj[9]
.sym 66905 picorv32.reg_out[22]
.sym 66906 $abc$36366$n5141
.sym 66907 $abc$36366$n2995
.sym 66908 basesoc_picorv327[12]
.sym 66909 picorv32.mem_rdata_q[28]
.sym 66910 picorv32.decoded_imm_uj[17]
.sym 66913 $abc$36366$n3007_1
.sym 66915 $abc$36366$n4127
.sym 66919 basesoc_picorv327[14]
.sym 66920 $abc$36366$n3836_1
.sym 66921 picorv32.reg_next_pc[22]
.sym 66923 picorv32.mem_rdata_q[29]
.sym 66925 picorv32.instr_jal
.sym 66926 $abc$36366$n2840_1
.sym 66928 $abc$36366$n5141
.sym 66929 $abc$36366$n3024
.sym 66930 $abc$36366$n4890
.sym 66931 $abc$36366$n4120
.sym 66934 $abc$36366$n3024
.sym 66935 $abc$36366$n4127
.sym 66936 $abc$36366$n4891
.sym 66937 $abc$36366$n5141
.sym 66940 $abc$36366$n3836_1
.sym 66941 picorv32.reg_next_pc[22]
.sym 66943 picorv32.reg_out[22]
.sym 66948 $abc$36366$n2995
.sym 66949 basesoc_picorv327[12]
.sym 66952 $abc$36366$n2840_1
.sym 66953 picorv32.mem_rdata_q[29]
.sym 66954 picorv32.decoded_imm_uj[9]
.sym 66955 picorv32.instr_jal
.sym 66958 picorv32.instr_jal
.sym 66959 picorv32.decoded_imm_uj[17]
.sym 66960 $abc$36366$n3129
.sym 66961 $abc$36366$n3083_1
.sym 66964 $abc$36366$n2840_1
.sym 66965 picorv32.mem_rdata_q[28]
.sym 66966 picorv32.decoded_imm_uj[8]
.sym 66967 picorv32.instr_jal
.sym 66970 basesoc_picorv327[14]
.sym 66971 $abc$36366$n3007_1
.sym 66972 $abc$36366$n4129
.sym 66973 $abc$36366$n4036_1
.sym 66974 $abc$36366$n3008_$glb_ce
.sym 66975 clk12_$glb_clk
.sym 66976 $abc$36366$n205_$glb_sr
.sym 66977 basesoc_picorv327[16]
.sym 66978 $abc$36366$n4168
.sym 66979 basesoc_picorv327[27]
.sym 66980 basesoc_picorv327[13]
.sym 66981 $abc$36366$n3085
.sym 66982 $abc$36366$n4167
.sym 66983 $abc$36366$n3095
.sym 66984 basesoc_picorv327[17]
.sym 66989 $abc$36366$n5450
.sym 66992 $abc$36366$n4889
.sym 66993 basesoc_picorv327[11]
.sym 66994 $abc$36366$n5141
.sym 66996 $abc$36366$n3006
.sym 66997 $abc$36366$n4036_1
.sym 66998 basesoc_picorv327[18]
.sym 66999 $abc$36366$n5141
.sym 67000 $abc$36366$n3024
.sym 67002 $abc$36366$n3085
.sym 67003 $PACKER_GND_NET
.sym 67004 picorv32.latched_compr
.sym 67005 picorv32.mem_rdata_q[26]
.sym 67006 basesoc_picorv327[8]
.sym 67007 picorv32.reg_next_pc[22]
.sym 67008 $abc$36366$n3012
.sym 67009 picorv32.irq_state[1]
.sym 67010 basesoc_picorv327[16]
.sym 67011 picorv32.instr_jal
.sym 67012 basesoc_picorv327[30]
.sym 67018 $abc$36366$n5469_1
.sym 67020 $abc$36366$n4896
.sym 67021 $abc$36366$n4897
.sym 67022 $abc$36366$n4053_1
.sym 67023 $abc$36366$n3085
.sym 67025 $abc$36366$n4160
.sym 67026 $abc$36366$n4894
.sym 67027 picorv32.instr_lui
.sym 67028 $PACKER_GND_NET
.sym 67029 picorv32.instr_auipc
.sym 67030 $abc$36366$n3024
.sym 67034 $abc$36366$n4150
.sym 67035 picorv32.mem_rdata_q[29]
.sym 67041 picorv32.mem_rdata_q[14]
.sym 67044 picorv32.mem_rdata_latched[31]
.sym 67046 $abc$36366$n4148
.sym 67047 $abc$36366$n5141
.sym 67048 picorv32.cpu_state[2]
.sym 67051 picorv32.instr_auipc
.sym 67052 picorv32.mem_rdata_q[29]
.sym 67053 picorv32.instr_lui
.sym 67054 $abc$36366$n3085
.sym 67057 $abc$36366$n3024
.sym 67058 $abc$36366$n4896
.sym 67059 $abc$36366$n4160
.sym 67060 $abc$36366$n5141
.sym 67063 picorv32.instr_auipc
.sym 67064 $abc$36366$n3085
.sym 67065 picorv32.instr_lui
.sym 67066 picorv32.mem_rdata_q[14]
.sym 67069 picorv32.mem_rdata_latched[31]
.sym 67075 $abc$36366$n5141
.sym 67076 $abc$36366$n3024
.sym 67077 $abc$36366$n5469_1
.sym 67078 $abc$36366$n4897
.sym 67081 $abc$36366$n4894
.sym 67082 $abc$36366$n5141
.sym 67083 $abc$36366$n4148
.sym 67084 $abc$36366$n4150
.sym 67088 $PACKER_GND_NET
.sym 67093 picorv32.cpu_state[2]
.sym 67094 $abc$36366$n4053_1
.sym 67097 $abc$36366$n3006_$glb_ce
.sym 67098 clk12_$glb_clk
.sym 67100 $abc$36366$n4213_1
.sym 67101 $abc$36366$n5486
.sym 67102 picorv32.irq_state[1]
.sym 67103 $abc$36366$n4212_1
.sym 67104 $abc$36366$n4219_1
.sym 67105 picorv32.irq_state[0]
.sym 67106 $abc$36366$n3026
.sym 67107 $abc$36366$n4214
.sym 67112 basesoc_picorv327[21]
.sym 67113 picorv32.cpu_state[3]
.sym 67115 basesoc_picorv327[25]
.sym 67116 $abc$36366$n5466_1
.sym 67117 basesoc_picorv327[17]
.sym 67118 $abc$36366$n4205
.sym 67119 $abc$36366$n3147
.sym 67120 picorv32.decoded_imm_uj[20]
.sym 67121 $abc$36366$n2840_1
.sym 67122 basesoc_picorv327[31]
.sym 67123 basesoc_picorv327[27]
.sym 67124 $abc$36366$n3021
.sym 67126 basesoc_picorv327[13]
.sym 67127 picorv32.irq_state[0]
.sym 67128 $abc$36366$n3085
.sym 67129 $abc$36366$n2840_1
.sym 67130 picorv32.mem_rdata_latched[31]
.sym 67131 picorv32.decoded_imm_uj[13]
.sym 67132 $abc$36366$n3095
.sym 67133 picorv32.decoder_trigger
.sym 67134 picorv32.cpu_state[2]
.sym 67135 picorv32.instr_waitirq
.sym 67141 picorv32.cpu_state[2]
.sym 67142 $abc$36366$n3024
.sym 67143 basesoc_picorv327[29]
.sym 67144 basesoc_picorv327[30]
.sym 67145 $abc$36366$n5488_1
.sym 67146 picorv32.cpuregs_rs1[31]
.sym 67147 picorv32.reg_pc[27]
.sym 67148 $abc$36366$n4080_1
.sym 67149 $abc$36366$n4053_1
.sym 67150 $abc$36366$n3021
.sym 67152 $abc$36366$n4905
.sym 67153 $abc$36366$n2995
.sym 67154 $abc$36366$n4167
.sym 67155 picorv32.cpuregs_rs1[19]
.sym 67156 $abc$36366$n4909
.sym 67157 $abc$36366$n4037_1
.sym 67158 basesoc_picorv327[28]
.sym 67159 $abc$36366$n3089
.sym 67160 $abc$36366$n4036_1
.sym 67161 $abc$36366$n5492
.sym 67167 $abc$36366$n4166
.sym 67168 $abc$36366$n5141
.sym 67169 $abc$36366$n4045
.sym 67170 basesoc_picorv327[31]
.sym 67171 picorv32.reg_pc[31]
.sym 67172 picorv32.reg_pc[19]
.sym 67174 picorv32.reg_pc[19]
.sym 67175 $abc$36366$n4053_1
.sym 67176 picorv32.cpu_state[2]
.sym 67177 $abc$36366$n4166
.sym 67180 $abc$36366$n4045
.sym 67181 $abc$36366$n3021
.sym 67182 basesoc_picorv327[28]
.sym 67183 $abc$36366$n5488_1
.sym 67186 $abc$36366$n4167
.sym 67188 $abc$36366$n4037_1
.sym 67189 picorv32.cpuregs_rs1[19]
.sym 67192 basesoc_picorv327[30]
.sym 67193 $abc$36366$n5492
.sym 67194 $abc$36366$n4045
.sym 67195 $abc$36366$n3021
.sym 67198 $abc$36366$n5141
.sym 67199 picorv32.reg_pc[31]
.sym 67200 $abc$36366$n4909
.sym 67201 $abc$36366$n4080_1
.sym 67204 picorv32.cpuregs_rs1[31]
.sym 67205 $abc$36366$n4909
.sym 67206 $abc$36366$n3024
.sym 67207 $abc$36366$n4037_1
.sym 67210 $abc$36366$n4905
.sym 67211 $abc$36366$n3024
.sym 67212 picorv32.reg_pc[27]
.sym 67213 $abc$36366$n4080_1
.sym 67216 $abc$36366$n4036_1
.sym 67217 basesoc_picorv327[31]
.sym 67218 $abc$36366$n2995
.sym 67219 basesoc_picorv327[29]
.sym 67220 $abc$36366$n3089
.sym 67221 clk12_$glb_clk
.sym 67224 picorv32.latched_compr
.sym 67225 $abc$36366$n3119
.sym 67226 $abc$36366$n5523
.sym 67227 $abc$36366$n3093_1
.sym 67228 $abc$36366$n3121
.sym 67229 $abc$36366$n3022
.sym 67230 $abc$36366$n3091_1
.sym 67232 picorv32.irq_state[0]
.sym 67236 $abc$36366$n3024
.sym 67237 $abc$36366$n4249_1
.sym 67238 basesoc_picorv327[25]
.sym 67239 basesoc_picorv327[29]
.sym 67242 picorv32.cpuregs_rs1[31]
.sym 67243 basesoc_picorv327[30]
.sym 67245 picorv32.cpuregs_rs1[27]
.sym 67246 $abc$36366$n4215_1
.sym 67247 picorv32.reg_next_pc[2]
.sym 67251 picorv32.mem_rdata_q[25]
.sym 67252 $abc$36366$n5496_1
.sym 67253 picorv32.irq_state[0]
.sym 67254 picorv32.instr_auipc
.sym 67255 $abc$36366$n4045
.sym 67258 picorv32.reg_pc[19]
.sym 67264 picorv32.decoded_imm_uj[12]
.sym 67267 picorv32.decoded_imm_uj[14]
.sym 67268 picorv32.decoded_imm_uj[28]
.sym 67270 picorv32.instr_auipc
.sym 67272 $abc$36366$n3089_1
.sym 67275 picorv32.decoded_imm_uj[31]
.sym 67276 picorv32.decoded_imm_uj[30]
.sym 67277 picorv32.mem_rdata_q[25]
.sym 67278 picorv32.instr_lui
.sym 67280 $abc$36366$n3123
.sym 67282 $abc$36366$n3083_1
.sym 67283 picorv32.instr_jal
.sym 67284 $abc$36366$n3093_1
.sym 67285 $abc$36366$n3121
.sym 67287 $abc$36366$n3091_1
.sym 67288 $abc$36366$n3085
.sym 67290 $abc$36366$n3119
.sym 67291 picorv32.decoded_imm_uj[13]
.sym 67292 $abc$36366$n3095
.sym 67293 picorv32.decoded_imm_uj[29]
.sym 67297 picorv32.decoded_imm_uj[31]
.sym 67298 $abc$36366$n3095
.sym 67300 picorv32.instr_jal
.sym 67303 picorv32.instr_lui
.sym 67304 picorv32.instr_auipc
.sym 67305 $abc$36366$n3085
.sym 67306 picorv32.mem_rdata_q[25]
.sym 67309 $abc$36366$n3083_1
.sym 67310 picorv32.instr_jal
.sym 67311 picorv32.decoded_imm_uj[12]
.sym 67312 $abc$36366$n3119
.sym 67315 $abc$36366$n3121
.sym 67316 $abc$36366$n3083_1
.sym 67317 picorv32.instr_jal
.sym 67318 picorv32.decoded_imm_uj[13]
.sym 67321 picorv32.decoded_imm_uj[28]
.sym 67322 $abc$36366$n3091_1
.sym 67323 $abc$36366$n3083_1
.sym 67324 picorv32.instr_jal
.sym 67327 picorv32.instr_jal
.sym 67328 $abc$36366$n3123
.sym 67329 picorv32.decoded_imm_uj[14]
.sym 67330 $abc$36366$n3083_1
.sym 67333 picorv32.decoded_imm_uj[29]
.sym 67334 picorv32.instr_jal
.sym 67335 $abc$36366$n3083_1
.sym 67336 $abc$36366$n3089_1
.sym 67339 picorv32.instr_jal
.sym 67340 $abc$36366$n3093_1
.sym 67341 picorv32.decoded_imm_uj[30]
.sym 67342 $abc$36366$n3083_1
.sym 67343 $abc$36366$n3008_$glb_ce
.sym 67344 clk12_$glb_clk
.sym 67345 $abc$36366$n205_$glb_sr
.sym 67346 $abc$36366$n3811_1
.sym 67347 $abc$36366$n3797
.sym 67348 $abc$36366$n3796
.sym 67349 $abc$36366$n3065
.sym 67350 picorv32.do_waitirq
.sym 67351 $abc$36366$n3030
.sym 67352 $abc$36366$n3810
.sym 67353 $abc$36366$n3031_1
.sym 67358 picorv32.decoded_imm_uj[12]
.sym 67359 picorv32.decoded_imm_uj[26]
.sym 67361 picorv32.latched_branch
.sym 67363 picorv32.decoded_imm_uj[31]
.sym 67364 picorv32.decoded_imm_uj[30]
.sym 67368 picorv32.cpu_state[0]
.sym 67369 $abc$36366$n3147
.sym 67378 picorv32.mem_rdata_latched[14]
.sym 67380 $abc$36366$n5317
.sym 67381 picorv32.decoded_imm[30]
.sym 67387 $abc$36366$n3848_1
.sym 67388 $abc$36366$n3854_1
.sym 67389 $abc$36366$n5367
.sym 67391 $abc$36366$n3029_1
.sym 67392 picorv32.mem_rdata_latched[22]
.sym 67393 $abc$36366$n5157
.sym 67394 picorv32.instr_jal
.sym 67397 $abc$36366$n3849_1
.sym 67401 $abc$36366$n5371
.sym 67403 picorv32.decoder_trigger
.sym 67404 picorv32.mem_rdata_latched[14]
.sym 67405 picorv32.instr_waitirq
.sym 67406 $abc$36366$n3065
.sym 67407 $abc$36366$n3799
.sym 67408 $abc$36366$n3030
.sym 67411 picorv32.decoder_trigger
.sym 67413 $abc$36366$n5160
.sym 67418 $abc$36366$n5311
.sym 67420 picorv32.decoder_trigger
.sym 67421 $abc$36366$n3849_1
.sym 67422 picorv32.instr_waitirq
.sym 67423 picorv32.instr_jal
.sym 67428 $abc$36366$n3065
.sym 67429 $abc$36366$n3799
.sym 67433 $abc$36366$n3065
.sym 67434 $abc$36366$n3799
.sym 67438 picorv32.mem_rdata_latched[14]
.sym 67444 $abc$36366$n3029_1
.sym 67445 picorv32.decoder_trigger
.sym 67446 $abc$36366$n5367
.sym 67447 picorv32.instr_jal
.sym 67452 picorv32.mem_rdata_latched[22]
.sym 67456 $abc$36366$n3848_1
.sym 67457 $abc$36366$n5160
.sym 67458 $abc$36366$n5157
.sym 67459 $abc$36366$n3030
.sym 67462 $abc$36366$n3854_1
.sym 67463 $abc$36366$n3848_1
.sym 67464 $abc$36366$n5371
.sym 67465 $abc$36366$n5311
.sym 67466 $abc$36366$n3006_$glb_ce
.sym 67467 clk12_$glb_clk
.sym 67482 picorv32.decoded_imm_uj[26]
.sym 67484 $abc$36366$n3065
.sym 67485 $abc$36366$n2821
.sym 67487 $abc$36366$n3849_1
.sym 67489 $abc$36366$n5157
.sym 67490 picorv32.cpu_state[0]
.sym 67494 picorv32.decoded_imm_uj[24]
.sym 67496 $PACKER_VCC_NET
.sym 67497 picorv32.decoder_trigger
.sym 67499 picorv32.reg_next_pc[22]
.sym 67510 $abc$36366$n3848_1
.sym 67511 $abc$36366$n3797
.sym 67512 $abc$36366$n3926_1
.sym 67513 $abc$36366$n3065
.sym 67514 $abc$36366$n3841_1
.sym 67515 picorv32.decoder_trigger
.sym 67516 $abc$36366$n3854_1
.sym 67520 $abc$36366$n3840
.sym 67521 picorv32.instr_jal
.sym 67522 $abc$36366$n5377
.sym 67523 picorv32.decoder_trigger
.sym 67529 $abc$36366$n5217
.sym 67531 $abc$36366$n5370
.sym 67534 $abc$36366$n5310
.sym 67535 $abc$36366$n5366
.sym 67537 $abc$36366$n3846_1
.sym 67540 $abc$36366$n5317
.sym 67541 $abc$36366$n5157
.sym 67543 $abc$36366$n3841_1
.sym 67544 $abc$36366$n3797
.sym 67545 $abc$36366$n5157
.sym 67546 $abc$36366$n3840
.sym 67549 $abc$36366$n5317
.sym 67550 $abc$36366$n3848_1
.sym 67551 $abc$36366$n5377
.sym 67552 $abc$36366$n3854_1
.sym 67555 picorv32.instr_jal
.sym 67556 picorv32.decoder_trigger
.sym 67557 $abc$36366$n5366
.sym 67558 $abc$36366$n3065
.sym 67561 $abc$36366$n3797
.sym 67563 $abc$36366$n3065
.sym 67564 picorv32.decoder_trigger
.sym 67567 $abc$36366$n5366
.sym 67568 $abc$36366$n3065
.sym 67569 picorv32.instr_jal
.sym 67570 picorv32.decoder_trigger
.sym 67579 $abc$36366$n3848_1
.sym 67580 $abc$36366$n5310
.sym 67581 $abc$36366$n3854_1
.sym 67582 $abc$36366$n5370
.sym 67585 $abc$36366$n5217
.sym 67586 $abc$36366$n3846_1
.sym 67588 $abc$36366$n3926_1
.sym 67589 $abc$36366$n3020_$glb_ce
.sym 67590 clk12_$glb_clk
.sym 67591 $abc$36366$n208_$glb_sr
.sym 67605 picorv32.cpu_state[0]
.sym 67608 picorv32.decoded_imm_uj[13]
.sym 67612 $abc$36366$n3854_1
.sym 67618 picorv32.mem_rdata_latched[31]
.sym 67624 $abc$36366$n3854_1
.sym 67634 $abc$36366$n3854_1
.sym 67636 picorv32.mem_rdata_latched[31]
.sym 67637 $abc$36366$n3854_1
.sym 67641 $abc$36366$n3848_1
.sym 67642 $abc$36366$n5326
.sym 67646 $abc$36366$n5386
.sym 67661 $abc$36366$n5320
.sym 67664 $abc$36366$n5380
.sym 67669 picorv32.mem_rdata_latched[31]
.sym 67678 $abc$36366$n5326
.sym 67679 $abc$36366$n3854_1
.sym 67680 $abc$36366$n5386
.sym 67681 $abc$36366$n3848_1
.sym 67696 picorv32.mem_rdata_latched[31]
.sym 67703 picorv32.mem_rdata_latched[31]
.sym 67708 $abc$36366$n5320
.sym 67709 $abc$36366$n5380
.sym 67710 $abc$36366$n3848_1
.sym 67711 $abc$36366$n3854_1
.sym 67712 $abc$36366$n3006_$glb_ce
.sym 67713 clk12_$glb_clk
.sym 67733 $abc$36366$n3854_1
.sym 67738 $abc$36366$n3854_1
.sym 67778 picorv32.mem_rdata_latched[31]
.sym 67803 picorv32.mem_rdata_latched[31]
.sym 67808 picorv32.mem_rdata_latched[31]
.sym 67822 picorv32.mem_rdata_latched[31]
.sym 67825 picorv32.mem_rdata_latched[31]
.sym 67835 $abc$36366$n3006_$glb_ce
.sym 67836 clk12_$glb_clk
.sym 68032 csrbank0_leds_out0_w[3]
.sym 68063 spram_datain10[6]
.sym 68064 $abc$36366$n3424
.sym 68095 user_btn0
.sym 68202 $abc$36366$n3430
.sym 68204 $abc$36366$n3424
.sym 68206 $abc$36366$n2892
.sym 68207 $abc$36366$n3427_1
.sym 68210 spram_dataout10[12]
.sym 68211 $abc$36366$n3966_1
.sym 68212 basesoc_dat_w[6]
.sym 68217 slave_sel_r[2]
.sym 68221 spram_dataout00[12]
.sym 68226 csrbank0_leds_out0_w[4]
.sym 68229 array_muxed1[6]
.sym 68233 $abc$36366$n2905
.sym 68242 sys_rst
.sym 68251 $PACKER_VCC_NET
.sym 68258 $abc$36366$n3020
.sym 68266 user_btn0
.sym 68267 $abc$36366$n3340_1
.sym 68271 $abc$36366$n134
.sym 68272 $abc$36366$n6424
.sym 68274 user_btn0
.sym 68275 $abc$36366$n136
.sym 68277 $abc$36366$n2905
.sym 68281 $abc$36366$n6426
.sym 68288 $abc$36366$n3336
.sym 68289 $abc$36366$n6442
.sym 68295 $abc$36366$n134
.sym 68296 sys_rst
.sym 68297 $abc$36366$n144
.sym 68299 $abc$36366$n136
.sym 68305 user_btn0
.sym 68306 $abc$36366$n6426
.sym 68307 sys_rst
.sym 68320 $abc$36366$n134
.sym 68323 $abc$36366$n136
.sym 68324 $abc$36366$n3340_1
.sym 68325 $abc$36366$n3336
.sym 68326 $abc$36366$n134
.sym 68329 sys_rst
.sym 68330 $abc$36366$n6424
.sym 68331 user_btn0
.sym 68335 $abc$36366$n144
.sym 68341 sys_rst
.sym 68342 user_btn0
.sym 68343 $abc$36366$n6442
.sym 68345 $abc$36366$n2905
.sym 68346 clk12_$glb_clk
.sym 68368 $abc$36366$n3970_1
.sym 68370 eventmanager_status_w[0]
.sym 68374 $abc$36366$n2940
.sym 68376 $abc$36366$n2880
.sym 68379 $abc$36366$n2947
.sym 68382 $abc$36366$n3020
.sym 68391 $abc$36366$n138
.sym 68392 $abc$36366$n142
.sym 68393 $abc$36366$n6436
.sym 68399 $abc$36366$n6432
.sym 68400 $abc$36366$n2905
.sym 68401 $abc$36366$n140
.sym 68403 $abc$36366$n6440
.sym 68404 $abc$36366$n144
.sym 68405 $abc$36366$n6444
.sym 68406 user_btn0
.sym 68409 $abc$36366$n140
.sym 68414 user_btn0
.sym 68415 sys_rst
.sym 68422 $abc$36366$n138
.sym 68428 $abc$36366$n142
.sym 68429 $abc$36366$n138
.sym 68430 $abc$36366$n140
.sym 68431 $abc$36366$n144
.sym 68434 user_btn0
.sym 68435 $abc$36366$n6432
.sym 68437 sys_rst
.sym 68440 $abc$36366$n6440
.sym 68442 sys_rst
.sym 68443 user_btn0
.sym 68447 user_btn0
.sym 68448 $abc$36366$n6436
.sym 68449 sys_rst
.sym 68453 $abc$36366$n140
.sym 68459 user_btn0
.sym 68460 $abc$36366$n6444
.sym 68461 sys_rst
.sym 68464 $abc$36366$n142
.sym 68468 $abc$36366$n2905
.sym 68469 clk12_$glb_clk
.sym 68471 $abc$36366$n5049
.sym 68473 $abc$36366$n5073_1
.sym 68474 $abc$36366$n5057_1
.sym 68475 $abc$36366$n84
.sym 68477 $abc$36366$n5071_1
.sym 68478 $abc$36366$n88
.sym 68484 basesoc_ctrl_reset_reset_r
.sym 68486 basesoc_dat_w[2]
.sym 68488 array_muxed0[10]
.sym 68495 slave_sel_r[2]
.sym 68497 basesoc_dat_w[2]
.sym 68498 basesoc_ctrl_bus_errors[4]
.sym 68499 $abc$36366$n3217
.sym 68500 spiflash_bus_ack
.sym 68502 $abc$36366$n3301
.sym 68503 csrbank0_leds_out0_w[4]
.sym 68506 array_muxed1[15]
.sym 68528 $abc$36366$n57
.sym 68539 $abc$36366$n2947
.sym 68559 $abc$36366$n57
.sym 68591 $abc$36366$n2947
.sym 68592 clk12_$glb_clk
.sym 68594 $abc$36366$n5083_1
.sym 68596 $abc$36366$n5075_1
.sym 68599 interface1_bank_bus_dat_r[0]
.sym 68600 interface1_bank_bus_dat_r[2]
.sym 68607 array_muxed0[14]
.sym 68608 basesoc_dat_w[1]
.sym 68610 $abc$36366$n3311
.sym 68612 $abc$36366$n176
.sym 68613 basesoc_ctrl_storage[27]
.sym 68615 array_muxed0[11]
.sym 68616 $abc$36366$n3209
.sym 68617 array_muxed0[9]
.sym 68618 sys_rst
.sym 68619 $abc$36366$n2848
.sym 68621 basesoc_dat_w[5]
.sym 68624 $abc$36366$n5074
.sym 68625 basesoc_ctrl_storage[2]
.sym 68637 basesoc_dat_w[5]
.sym 68643 $abc$36366$n57
.sym 68646 $abc$36366$n2940
.sym 68648 $abc$36366$n3373
.sym 68651 sys_rst
.sym 68670 $abc$36366$n3373
.sym 68675 basesoc_dat_w[5]
.sym 68677 sys_rst
.sym 68704 $abc$36366$n3373
.sym 68707 $abc$36366$n57
.sym 68714 $abc$36366$n2940
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68720 $abc$36366$n5079_1
.sym 68721 interface1_bank_bus_dat_r[4]
.sym 68722 interface1_bank_bus_dat_r[7]
.sym 68724 $abc$36366$n5065_1
.sym 68727 $abc$36366$n2887_1
.sym 68730 $abc$36366$n5037_1
.sym 68731 $abc$36366$n2884_1
.sym 68732 basesoc_ctrl_bus_errors[31]
.sym 68733 $abc$36366$n9
.sym 68740 basesoc_ctrl_bus_errors[30]
.sym 68742 csrbank2_bitbang_en0_w
.sym 68743 $PACKER_VCC_NET
.sym 68744 $abc$36366$n5050
.sym 68745 $abc$36366$n2691
.sym 68746 $abc$36366$n3333
.sym 68747 $abc$36366$n3209
.sym 68751 $abc$36366$n5041
.sym 68752 basesoc_we
.sym 68759 $abc$36366$n2898
.sym 68760 $abc$36366$n2899
.sym 68762 basesoc_ctrl_reset_reset_r
.sym 68768 $abc$36366$n3342_1
.sym 68778 sys_rst
.sym 68797 $abc$36366$n2898
.sym 68815 sys_rst
.sym 68816 $abc$36366$n2898
.sym 68817 basesoc_ctrl_reset_reset_r
.sym 68818 $abc$36366$n3342_1
.sym 68837 $abc$36366$n2899
.sym 68838 clk12_$glb_clk
.sym 68839 sys_rst_$glb_sr
.sym 68840 $abc$36366$n2691
.sym 68841 basesoc_dat_w[5]
.sym 68843 interface1_bank_bus_dat_r[6]
.sym 68846 $abc$36366$n2685
.sym 68850 $abc$36366$n3429
.sym 68851 $abc$36366$n2883
.sym 68852 $abc$36366$n3214
.sym 68854 $abc$36366$n13
.sym 68855 $abc$36366$n3304
.sym 68856 $abc$36366$n2899
.sym 68857 $abc$36366$n86
.sym 68858 $abc$36366$n3307
.sym 68859 $abc$36366$n3214
.sym 68860 $abc$36366$n2818
.sym 68861 $abc$36366$n13
.sym 68862 $abc$36366$n3211
.sym 68863 $abc$36366$n7
.sym 68864 $abc$36366$n2880
.sym 68866 $abc$36366$n2875_1
.sym 68868 array_muxed1[5]
.sym 68871 csrbank0_leds_out0_w[0]
.sym 68872 picorv32.mem_wordsize[2]
.sym 68875 eventmanager_status_w[1]
.sym 68882 $abc$36366$n3215
.sym 68885 interface1_bank_bus_dat_r[4]
.sym 68887 csrbank0_leds_out0_w[0]
.sym 68890 eventmanager_pending_w[0]
.sym 68891 $abc$36366$n5246
.sym 68893 interface0_bank_bus_dat_r[4]
.sym 68901 csrbank0_leds_out0_w[4]
.sym 68902 $abc$36366$n2852
.sym 68905 adr[0]
.sym 68906 $abc$36366$n3333
.sym 68907 adr[1]
.sym 68910 $abc$36366$n5247
.sym 68912 basesoc_we
.sym 68914 interface1_bank_bus_dat_r[4]
.sym 68915 $abc$36366$n5246
.sym 68916 $abc$36366$n5247
.sym 68917 interface0_bank_bus_dat_r[4]
.sym 68920 adr[1]
.sym 68921 csrbank0_leds_out0_w[0]
.sym 68922 adr[0]
.sym 68923 eventmanager_pending_w[0]
.sym 68926 $abc$36366$n3333
.sym 68927 $abc$36366$n3215
.sym 68928 basesoc_we
.sym 68938 csrbank0_leds_out0_w[4]
.sym 68940 $abc$36366$n3333
.sym 68941 $abc$36366$n2852
.sym 68961 clk12_$glb_clk
.sym 68962 sys_rst_$glb_sr
.sym 68963 csrbank2_bitbang_en0_w
.sym 68964 $abc$36366$n2944
.sym 68966 $abc$36366$n2866
.sym 68968 $abc$36366$n5284
.sym 68973 $abc$36366$n2879_1
.sym 68974 $PACKER_VCC_NET
.sym 68975 $abc$36366$n3301
.sym 68976 $abc$36366$n3215
.sym 68978 $abc$36366$n2689
.sym 68981 $abc$36366$n5077_1
.sym 68982 $abc$36366$n5076
.sym 68984 $abc$36366$n2848
.sym 68987 csrbank0_leds_out0_w[4]
.sym 68988 $abc$36366$n2784
.sym 68989 basesoc_dat_w[2]
.sym 68990 array_muxed1[15]
.sym 68991 $abc$36366$n2891
.sym 68992 $abc$36366$n3426
.sym 68993 $abc$36366$n2874
.sym 68995 $abc$36366$n2685
.sym 68996 $PACKER_VCC_NET
.sym 69008 $abc$36366$n2888
.sym 69011 $abc$36366$n2884_1
.sym 69012 $abc$36366$n2892
.sym 69014 $abc$36366$n2876
.sym 69019 $abc$36366$n2889
.sym 69020 $abc$36366$n2893_1
.sym 69024 $abc$36366$n2880
.sym 69026 $abc$36366$n2875_1
.sym 69030 $abc$36366$n2885_1
.sym 69034 $abc$36366$n2881_1
.sym 69035 eventmanager_status_w[1]
.sym 69039 eventmanager_status_w[1]
.sym 69044 $abc$36366$n2888
.sym 69046 $abc$36366$n2889
.sym 69050 $abc$36366$n2884_1
.sym 69052 $abc$36366$n2885_1
.sym 69055 $abc$36366$n2881_1
.sym 69058 $abc$36366$n2880
.sym 69073 $abc$36366$n2893_1
.sym 69076 $abc$36366$n2892
.sym 69079 $abc$36366$n2876
.sym 69082 $abc$36366$n2875_1
.sym 69084 clk12_$glb_clk
.sym 69085 sys_rst_$glb_sr
.sym 69087 $abc$36366$n3251
.sym 69089 csrbank0_leds_out0_w[0]
.sym 69090 csrbank0_leds_out0_w[1]
.sym 69091 csrbank0_leds_out0_w[2]
.sym 69092 csrbank0_leds_out0_w[4]
.sym 69093 $abc$36366$n3254
.sym 69098 $abc$36366$n3209
.sym 69099 $abc$36366$n3215
.sym 69100 interface1_bank_bus_dat_r[1]
.sym 69101 $abc$36366$n2868
.sym 69103 $abc$36366$n2870
.sym 69104 basesoc_we
.sym 69105 csrbank2_bitbang_en0_w
.sym 69106 $abc$36366$n2936
.sym 69107 $abc$36366$n2889
.sym 69108 basesoc_dat_w[3]
.sym 69109 slave_sel[2]
.sym 69110 $abc$36366$n2935
.sym 69112 $abc$36366$n2866
.sym 69113 $abc$36366$n2879_1
.sym 69115 $abc$36366$n2826_1
.sym 69117 picorv32.mem_wordsize[0]
.sym 69119 $abc$36366$n2852
.sym 69120 $abc$36366$n3429
.sym 69121 $abc$36366$n2847
.sym 69127 eventsourceprocess1_old_trigger
.sym 69129 basesoc_picorv323[7]
.sym 69130 $abc$36366$n3430
.sym 69131 slave_sel_r[1]
.sym 69133 picorv32.mem_wordsize[0]
.sym 69134 spiflash_bus_dat_r[12]
.sym 69135 spiflash_bus_dat_r[13]
.sym 69136 basesoc_picorv323[1]
.sym 69137 $abc$36366$n3424
.sym 69138 $abc$36366$n4251_1
.sym 69139 spiflash_bus_dat_r[14]
.sym 69140 eventmanager_status_w[1]
.sym 69141 $abc$36366$n3427_1
.sym 69143 $abc$36366$n2818
.sym 69144 picorv32.mem_wordsize[2]
.sym 69150 basesoc_picorv328[15]
.sym 69154 $abc$36366$n2988
.sym 69157 basesoc_picorv328[17]
.sym 69160 slave_sel_r[1]
.sym 69161 spiflash_bus_dat_r[13]
.sym 69162 $abc$36366$n2818
.sym 69163 $abc$36366$n3427_1
.sym 69166 $abc$36366$n3430
.sym 69167 slave_sel_r[1]
.sym 69168 spiflash_bus_dat_r[14]
.sym 69169 $abc$36366$n2818
.sym 69179 eventsourceprocess1_old_trigger
.sym 69181 eventmanager_status_w[1]
.sym 69184 basesoc_picorv323[1]
.sym 69185 picorv32.mem_wordsize[2]
.sym 69186 picorv32.mem_wordsize[0]
.sym 69187 basesoc_picorv328[17]
.sym 69190 spiflash_bus_dat_r[12]
.sym 69191 $abc$36366$n2818
.sym 69192 $abc$36366$n3424
.sym 69193 slave_sel_r[1]
.sym 69202 basesoc_picorv328[15]
.sym 69203 $abc$36366$n4251_1
.sym 69205 basesoc_picorv323[7]
.sym 69206 $abc$36366$n2988
.sym 69207 clk12_$glb_clk
.sym 69209 $abc$36366$n2784
.sym 69210 $abc$36366$n2825
.sym 69211 $abc$36366$n208
.sym 69214 basesoc_uart_phy_rx_bitcount[0]
.sym 69215 $abc$36366$n2935
.sym 69216 $abc$36366$n2788
.sym 69226 $abc$36366$n3254
.sym 69227 $PACKER_VCC_NET
.sym 69228 basesoc_uart_phy_rx_bitcount[3]
.sym 69229 $abc$36366$n11
.sym 69230 $abc$36366$n3251
.sym 69232 basesoc_adr[3]
.sym 69234 $PACKER_VCC_NET
.sym 69238 $abc$36366$n2935
.sym 69239 $abc$36366$n2732
.sym 69241 basesoc_uart_phy_rx_busy
.sym 69242 basesoc_uart_phy_rx
.sym 69243 basesoc_picorv327[3]
.sym 69250 basesoc_we
.sym 69251 array_muxed1[4]
.sym 69253 csrbank0_leds_out0_w[3]
.sym 69258 sys_rst
.sym 69277 $abc$36366$n3333
.sym 69279 $abc$36366$n2852
.sym 69280 $abc$36366$n2852
.sym 69295 basesoc_we
.sym 69296 sys_rst
.sym 69297 $abc$36366$n3333
.sym 69298 $abc$36366$n2852
.sym 69313 array_muxed1[4]
.sym 69326 $abc$36366$n2852
.sym 69327 csrbank0_leds_out0_w[3]
.sym 69328 $abc$36366$n3333
.sym 69330 clk12_$glb_clk
.sym 69331 sys_rst_$glb_sr
.sym 69332 basesoc_uart_phy_tx_reg[0]
.sym 69333 basesoc_uart_phy_tx_reg[1]
.sym 69334 basesoc_uart_phy_tx_reg[7]
.sym 69335 basesoc_uart_phy_tx_reg[6]
.sym 69336 basesoc_uart_phy_tx_reg[5]
.sym 69337 basesoc_uart_phy_tx_reg[4]
.sym 69338 basesoc_uart_phy_tx_reg[3]
.sym 69339 basesoc_uart_phy_tx_reg[2]
.sym 69343 picorv32.is_lui_auipc_jal
.sym 69344 basesoc_picorv323[4]
.sym 69345 array_muxed1[4]
.sym 69346 $abc$36366$n3976_1
.sym 69348 basesoc_picorv327[0]
.sym 69351 basesoc_picorv328[14]
.sym 69352 $abc$36366$n2850_1
.sym 69353 $abc$36366$n2825
.sym 69354 $PACKER_GND_NET
.sym 69355 $abc$36366$n208
.sym 69356 $abc$36366$n208
.sym 69360 $abc$36366$n3256
.sym 69364 $abc$36366$n2818
.sym 69366 basesoc_picorv327[20]
.sym 69367 basesoc_picorv327[31]
.sym 69375 $abc$36366$n2895
.sym 69382 basesoc_picorv327[0]
.sym 69387 $abc$36366$n6693
.sym 69388 basesoc_dat_w[3]
.sym 69392 basesoc_picorv323[0]
.sym 69394 $PACKER_VCC_NET
.sym 69398 basesoc_picorv327[4]
.sym 69403 basesoc_picorv327[3]
.sym 69419 basesoc_picorv323[0]
.sym 69420 basesoc_picorv327[4]
.sym 69421 basesoc_picorv327[3]
.sym 69425 basesoc_dat_w[3]
.sym 69430 basesoc_picorv327[0]
.sym 69431 $PACKER_VCC_NET
.sym 69433 $abc$36366$n6693
.sym 69443 basesoc_picorv323[0]
.sym 69452 $abc$36366$n2895
.sym 69453 clk12_$glb_clk
.sym 69454 sys_rst_$glb_sr
.sym 69455 $abc$36366$n4435_1
.sym 69456 $abc$36366$n4554
.sym 69457 $abc$36366$n4442_1
.sym 69458 $abc$36366$n4428
.sym 69459 $abc$36366$n4446
.sym 69460 $abc$36366$n4427_1
.sym 69461 $abc$36366$n4438_1
.sym 69462 $abc$36366$n4515_1
.sym 69469 basesoc_uart_tx_fifo_consume[2]
.sym 69474 basesoc_uart_phy_tx_reg[0]
.sym 69476 $abc$36366$n6710
.sym 69479 picorv32.instr_sub
.sym 69481 basesoc_picorv323[3]
.sym 69482 $abc$36366$n4417_1
.sym 69483 $abc$36366$n2891
.sym 69484 $abc$36366$n3426
.sym 69485 $abc$36366$n2874
.sym 69487 basesoc_picorv323[3]
.sym 69488 basesoc_picorv327[19]
.sym 69489 $abc$36366$n4540
.sym 69497 $abc$36366$n5397
.sym 69500 $abc$36366$n5398
.sym 69501 basesoc_picorv323[0]
.sym 69505 picorv32.instr_sub
.sym 69506 $abc$36366$n4417_1
.sym 69508 basesoc_picorv327[0]
.sym 69513 $abc$36366$n4554
.sym 69517 $abc$36366$n4427_1
.sym 69522 $abc$36366$n4442_1
.sym 69525 $abc$36366$n4555
.sym 69526 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69527 basesoc_picorv323[4]
.sym 69535 basesoc_picorv327[0]
.sym 69537 basesoc_picorv323[0]
.sym 69541 $abc$36366$n4555
.sym 69542 $abc$36366$n4417_1
.sym 69543 basesoc_picorv323[4]
.sym 69544 $abc$36366$n4554
.sym 69553 picorv32.instr_sub
.sym 69554 $abc$36366$n5397
.sym 69555 $abc$36366$n5398
.sym 69556 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69571 $abc$36366$n4427_1
.sym 69573 $abc$36366$n4442_1
.sym 69574 basesoc_picorv323[4]
.sym 69578 $abc$36366$n4518_1
.sym 69579 $abc$36366$n4535
.sym 69581 $abc$36366$n4539
.sym 69582 $abc$36366$n4450_1
.sym 69583 $abc$36366$n4555
.sym 69584 $abc$36366$n2807
.sym 69585 $abc$36366$n4598_1
.sym 69588 $abc$36366$n3023
.sym 69589 $abc$36366$n4037_1
.sym 69591 $abc$36366$n2988
.sym 69592 $abc$36366$n3688_1
.sym 69593 $abc$36366$n4443
.sym 69594 $abc$36366$n4436_1
.sym 69595 $abc$36366$n3688_1
.sym 69596 $abc$36366$n4429_1
.sym 69598 $abc$36366$n4432_1
.sym 69599 $abc$36366$n2818
.sym 69601 $abc$36366$n4419_1
.sym 69602 $abc$36366$n4420_1
.sym 69603 $abc$36366$n4456_1
.sym 69605 $abc$36366$n4555
.sym 69607 $abc$36366$n4424
.sym 69608 $abc$36366$n2819
.sym 69609 $abc$36366$n4456_1
.sym 69610 basesoc_picorv327[16]
.sym 69611 $abc$36366$n4420_1
.sym 69612 basesoc_picorv327[9]
.sym 69613 picorv32.mem_wordsize[0]
.sym 69621 basesoc_picorv323[4]
.sym 69622 $abc$36366$n4519
.sym 69625 $abc$36366$n4456_1
.sym 69626 $abc$36366$n4515_1
.sym 69629 basesoc_picorv323[4]
.sym 69630 $abc$36366$n4514_1
.sym 69632 $abc$36366$n4516
.sym 69634 $abc$36366$n4584
.sym 69635 $abc$36366$n4518_1
.sym 69636 $abc$36366$n4583
.sym 69641 basesoc_picorv323[3]
.sym 69642 $abc$36366$n4417_1
.sym 69647 basesoc_picorv323[3]
.sym 69649 $abc$36366$n4517_1
.sym 69652 basesoc_picorv323[4]
.sym 69653 $abc$36366$n4417_1
.sym 69654 $abc$36366$n4584
.sym 69655 $abc$36366$n4583
.sym 69659 $abc$36366$n4516
.sym 69660 basesoc_picorv323[3]
.sym 69661 $abc$36366$n4518_1
.sym 69670 $abc$36366$n4515_1
.sym 69671 $abc$36366$n4516
.sym 69673 basesoc_picorv323[3]
.sym 69676 $abc$36366$n4514_1
.sym 69677 $abc$36366$n4517_1
.sym 69679 basesoc_picorv323[4]
.sym 69689 basesoc_picorv323[3]
.sym 69690 $abc$36366$n4518_1
.sym 69691 $abc$36366$n4519
.sym 69694 $abc$36366$n4519
.sym 69696 basesoc_picorv323[3]
.sym 69697 $abc$36366$n4456_1
.sym 69701 $abc$36366$n4597_1
.sym 69705 $abc$36366$n4531_1
.sym 69706 $abc$36366$n4596_1
.sym 69707 $abc$36366$n4605_1
.sym 69712 basesoc_picorv327[27]
.sym 69713 basesoc_picorv323[0]
.sym 69714 $abc$36366$n4536_1
.sym 69715 basesoc_picorv323[1]
.sym 69716 $abc$36366$n4539
.sym 69718 $abc$36366$n4519
.sym 69722 $abc$36366$n4535
.sym 69723 $abc$36366$n3870
.sym 69724 basesoc_picorv327[0]
.sym 69725 basesoc_picorv327[17]
.sym 69726 $PACKER_VCC_NET
.sym 69727 basesoc_picorv327[16]
.sym 69728 basesoc_picorv327[27]
.sym 69729 $abc$36366$n2859
.sym 69730 picorv32.alu_out_q[29]
.sym 69732 basesoc_picorv328[16]
.sym 69733 basesoc_picorv327[29]
.sym 69734 $abc$36366$n4447_1
.sym 69735 $abc$36366$n4421
.sym 69736 $abc$36366$n4604
.sym 69743 $abc$36366$n4568
.sym 69744 $abc$36366$n4571
.sym 69746 $abc$36366$n4419_1
.sym 69748 $abc$36366$n4572_1
.sym 69749 basesoc_picorv328[11]
.sym 69750 $abc$36366$n4421
.sym 69751 basesoc_picorv327[13]
.sym 69752 basesoc_picorv327[11]
.sym 69754 $abc$36366$n3186
.sym 69755 $abc$36366$n2821
.sym 69757 basesoc_picorv328[11]
.sym 69759 basesoc_picorv327[0]
.sym 69761 $abc$36366$n4421
.sym 69762 basesoc_picorv323[0]
.sym 69766 $abc$36366$n4423_1
.sym 69767 $abc$36366$n4424
.sym 69768 $abc$36366$n2819
.sym 69769 $abc$36366$n4573
.sym 69771 $abc$36366$n4420_1
.sym 69772 basesoc_picorv328[13]
.sym 69775 $abc$36366$n4419_1
.sym 69776 $abc$36366$n4421
.sym 69777 basesoc_picorv323[0]
.sym 69778 basesoc_picorv327[0]
.sym 69781 $abc$36366$n4568
.sym 69782 $abc$36366$n4573
.sym 69784 $abc$36366$n4571
.sym 69787 $abc$36366$n4572_1
.sym 69788 basesoc_picorv328[11]
.sym 69789 $abc$36366$n4420_1
.sym 69790 basesoc_picorv327[11]
.sym 69793 $abc$36366$n3186
.sym 69794 $abc$36366$n4420_1
.sym 69795 $abc$36366$n4423_1
.sym 69796 $abc$36366$n4424
.sym 69799 basesoc_picorv323[0]
.sym 69802 basesoc_picorv327[0]
.sym 69805 $abc$36366$n2819
.sym 69808 $abc$36366$n2821
.sym 69811 $abc$36366$n4419_1
.sym 69812 $abc$36366$n4421
.sym 69813 basesoc_picorv328[11]
.sym 69814 basesoc_picorv327[11]
.sym 69818 basesoc_picorv327[13]
.sym 69819 basesoc_picorv328[13]
.sym 69822 clk12_$glb_clk
.sym 69824 $abc$36366$n2859
.sym 69825 $abc$36366$n3181
.sym 69826 $abc$36366$n4645_1
.sym 69827 $abc$36366$n3180
.sym 69829 $abc$36366$n3177
.sym 69830 $abc$36366$n3179
.sym 69831 $abc$36366$n3161
.sym 69833 basesoc_picorv327[13]
.sym 69834 basesoc_picorv327[13]
.sym 69835 picorv32.irq_state[1]
.sym 69836 basesoc_picorv328[22]
.sym 69837 $abc$36366$n4568
.sym 69838 basesoc_picorv327[11]
.sym 69839 $abc$36366$n4604
.sym 69840 picorv32.alu_out_q[11]
.sym 69841 basesoc_picorv323[4]
.sym 69842 basesoc_picorv328[11]
.sym 69843 basesoc_picorv328[14]
.sym 69844 basesoc_picorv323[3]
.sym 69845 basesoc_picorv323[6]
.sym 69846 $abc$36366$n3186
.sym 69847 basesoc_picorv327[11]
.sym 69850 basesoc_picorv327[20]
.sym 69851 basesoc_picorv328[29]
.sym 69852 picorv32.mem_rdata_latched[0]
.sym 69853 basesoc_picorv328[27]
.sym 69854 $abc$36366$n4596_1
.sym 69855 $abc$36366$n2818
.sym 69856 $abc$36366$n208
.sym 69857 $abc$36366$n2859
.sym 69858 $abc$36366$n4386_1
.sym 69859 basesoc_picorv327[24]
.sym 69865 $abc$36366$n4419_1
.sym 69866 $abc$36366$n3178
.sym 69867 $abc$36366$n4420_1
.sym 69868 basesoc_picorv328[19]
.sym 69870 $abc$36366$n2818
.sym 69871 $abc$36366$n4584
.sym 69872 $abc$36366$n4668
.sym 69873 picorv32.mem_rdata_q[0]
.sym 69874 $abc$36366$n3172
.sym 69875 basesoc_picorv328[29]
.sym 69876 basesoc_picorv327[20]
.sym 69877 $abc$36366$n4667
.sym 69878 $abc$36366$n2818
.sym 69879 basesoc_picorv328[20]
.sym 69880 $abc$36366$n3175
.sym 69881 $abc$36366$n2859
.sym 69882 $abc$36366$n2879_1
.sym 69883 $abc$36366$n4669_1
.sym 69885 $abc$36366$n3681_1
.sym 69886 basesoc_picorv327[19]
.sym 69887 basesoc_picorv328[10]
.sym 69888 basesoc_picorv327[10]
.sym 69889 $abc$36366$n4421
.sym 69890 basesoc_picorv328[29]
.sym 69891 basesoc_picorv323[4]
.sym 69893 basesoc_picorv327[29]
.sym 69894 $abc$36366$n2887_1
.sym 69896 $abc$36366$n4604
.sym 69898 $abc$36366$n4604
.sym 69899 $abc$36366$n4667
.sym 69900 $abc$36366$n4584
.sym 69901 basesoc_picorv323[4]
.sym 69904 basesoc_picorv328[29]
.sym 69906 basesoc_picorv327[29]
.sym 69910 basesoc_picorv327[20]
.sym 69911 basesoc_picorv328[20]
.sym 69912 basesoc_picorv328[10]
.sym 69913 basesoc_picorv327[10]
.sym 69916 basesoc_picorv327[19]
.sym 69917 $abc$36366$n3175
.sym 69918 basesoc_picorv328[19]
.sym 69919 $abc$36366$n3172
.sym 69922 $abc$36366$n4420_1
.sym 69923 $abc$36366$n3178
.sym 69924 $abc$36366$n4669_1
.sym 69925 $abc$36366$n4668
.sym 69929 $abc$36366$n3681_1
.sym 69930 $abc$36366$n2818
.sym 69931 $abc$36366$n2887_1
.sym 69934 $abc$36366$n2859
.sym 69935 $abc$36366$n2879_1
.sym 69936 $abc$36366$n2818
.sym 69937 picorv32.mem_rdata_q[0]
.sym 69940 basesoc_picorv327[29]
.sym 69941 $abc$36366$n4419_1
.sym 69942 $abc$36366$n4421
.sym 69943 basesoc_picorv328[29]
.sym 69945 clk12_$glb_clk
.sym 69947 $abc$36366$n4658
.sym 69948 picorv32.mem_rdata_q[6]
.sym 69949 picorv32.alu_out_q[31]
.sym 69950 picorv32.mem_rdata_q[5]
.sym 69951 picorv32.mem_rdata_latched[5]
.sym 69952 $abc$36366$n4635
.sym 69953 picorv32.mem_rdata_latched[6]
.sym 69954 $abc$36366$n3173
.sym 69956 $abc$36366$n6770
.sym 69959 basesoc_picorv323[5]
.sym 69960 basesoc_picorv327[16]
.sym 69961 basesoc_picorv328[11]
.sym 69962 $abc$36366$n3180
.sym 69963 basesoc_picorv328[30]
.sym 69964 $abc$36366$n3176
.sym 69965 basesoc_picorv328[18]
.sym 69966 picorv32.instr_sub
.sym 69967 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69968 basesoc_picorv327[18]
.sym 69969 $abc$36366$n4419_1
.sym 69970 $abc$36366$n3162
.sym 69972 basesoc_picorv327[19]
.sym 69973 basesoc_picorv328[10]
.sym 69974 $abc$36366$n4417_1
.sym 69975 $abc$36366$n2891
.sym 69977 $abc$36366$n3426
.sym 69978 basesoc_picorv327[22]
.sym 69980 $abc$36366$n3185
.sym 69981 $abc$36366$n3441
.sym 69982 $abc$36366$n2874
.sym 69988 picorv32.mem_rdata_q[0]
.sym 69990 $abc$36366$n2818
.sym 69992 picorv32.mem_rdata_q[2]
.sym 69993 $abc$36366$n2891
.sym 69994 picorv32.mem_rdata_latched[0]
.sym 69995 picorv32.mem_rdata_q[1]
.sym 69996 $abc$36366$n2859
.sym 69998 picorv32.mem_rdata_q[4]
.sym 70000 $abc$36366$n3466_1
.sym 70001 $abc$36366$n3174
.sym 70005 picorv32.mem_rdata_q[6]
.sym 70006 picorv32.mem_rdata_latched[3]
.sym 70007 basesoc_picorv328[16]
.sym 70008 $abc$36366$n2883
.sym 70009 basesoc_picorv327[16]
.sym 70010 picorv32.mem_rdata_q[3]
.sym 70015 picorv32.mem_rdata_q[5]
.sym 70017 picorv32.mem_rdata_latched[1]
.sym 70019 $abc$36366$n3173
.sym 70023 picorv32.mem_rdata_latched[0]
.sym 70027 basesoc_picorv327[16]
.sym 70028 $abc$36366$n3173
.sym 70029 basesoc_picorv328[16]
.sym 70030 $abc$36366$n3174
.sym 70033 $abc$36366$n2818
.sym 70034 $abc$36366$n2859
.sym 70035 picorv32.mem_rdata_q[3]
.sym 70036 $abc$36366$n2891
.sym 70039 picorv32.mem_rdata_q[1]
.sym 70040 picorv32.mem_rdata_q[0]
.sym 70041 $abc$36366$n3466_1
.sym 70042 picorv32.mem_rdata_q[3]
.sym 70045 picorv32.mem_rdata_q[5]
.sym 70046 picorv32.mem_rdata_q[4]
.sym 70047 picorv32.mem_rdata_q[2]
.sym 70048 picorv32.mem_rdata_q[6]
.sym 70051 $abc$36366$n2859
.sym 70052 $abc$36366$n2818
.sym 70053 picorv32.mem_rdata_q[1]
.sym 70054 $abc$36366$n2883
.sym 70059 picorv32.mem_rdata_latched[3]
.sym 70064 picorv32.mem_rdata_latched[1]
.sym 70068 clk12_$glb_clk
.sym 70070 $abc$36366$n3435
.sym 70071 $abc$36366$n3437
.sym 70072 $abc$36366$n3433
.sym 70073 $abc$36366$n3441
.sym 70074 picorv32.is_sb_sh_sw
.sym 70075 $abc$36366$n2864
.sym 70076 picorv32.is_alu_reg_imm
.sym 70077 picorv32.instr_jal
.sym 70079 $abc$36366$n4635
.sym 70080 picorv32.latched_stalu
.sym 70083 $abc$36366$n4676
.sym 70084 basesoc_picorv327[25]
.sym 70085 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70086 $abc$36366$n3829_1
.sym 70087 $abc$36366$n3173
.sym 70088 basesoc_picorv327[28]
.sym 70089 $abc$36366$n4570
.sym 70091 $abc$36366$n4419_1
.sym 70092 basesoc_picorv327[0]
.sym 70093 picorv32.alu_out_q[31]
.sym 70094 basesoc_picorv327[16]
.sym 70095 picorv32.is_sb_sh_sw
.sym 70096 basesoc_picorv327[9]
.sym 70097 $abc$36366$n2864
.sym 70098 $abc$36366$n4420_1
.sym 70099 basesoc_picorv327[16]
.sym 70100 $abc$36366$n2819
.sym 70101 picorv32.instr_jal
.sym 70102 picorv32.mem_rdata_latched[6]
.sym 70103 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 70104 basesoc_picorv327[24]
.sym 70105 picorv32.mem_wordsize[0]
.sym 70113 picorv32.mem_rdata_latched[3]
.sym 70116 picorv32.mem_rdata_latched[1]
.sym 70117 $abc$36366$n3159
.sym 70122 $abc$36366$n4422_1
.sym 70124 picorv32.mem_rdata_latched[0]
.sym 70125 $abc$36366$n2818
.sym 70127 $abc$36366$n2859
.sym 70128 picorv32.mem_rdata_latched[4]
.sym 70130 $abc$36366$n4386_1
.sym 70132 picorv32.is_compare
.sym 70135 picorv32.mem_rdata_latched[2]
.sym 70136 $abc$36366$n2887_1
.sym 70137 picorv32.mem_rdata_q[4]
.sym 70139 picorv32.mem_rdata_q[2]
.sym 70142 $abc$36366$n2874
.sym 70144 $abc$36366$n2887_1
.sym 70145 picorv32.mem_rdata_q[2]
.sym 70146 $abc$36366$n2859
.sym 70147 $abc$36366$n2818
.sym 70150 picorv32.mem_rdata_q[4]
.sym 70151 $abc$36366$n2874
.sym 70152 $abc$36366$n2818
.sym 70153 $abc$36366$n2859
.sym 70157 picorv32.mem_rdata_latched[4]
.sym 70162 picorv32.mem_rdata_latched[2]
.sym 70163 picorv32.mem_rdata_latched[0]
.sym 70164 picorv32.mem_rdata_latched[1]
.sym 70165 picorv32.mem_rdata_latched[3]
.sym 70171 picorv32.mem_rdata_latched[2]
.sym 70174 picorv32.is_compare
.sym 70175 $abc$36366$n3159
.sym 70176 $abc$36366$n4386_1
.sym 70177 $abc$36366$n4422_1
.sym 70180 picorv32.mem_rdata_latched[0]
.sym 70181 picorv32.mem_rdata_latched[1]
.sym 70191 clk12_$glb_clk
.sym 70194 $abc$36366$n4417_1
.sym 70195 picorv32.cpu_state[2]
.sym 70196 $abc$36366$n3507_1
.sym 70197 picorv32.mem_rdata_q[13]
.sym 70198 $abc$36366$n3458
.sym 70199 $abc$36366$n3432
.sym 70200 $abc$36366$n3444_1
.sym 70205 basesoc_picorv327[15]
.sym 70206 picorv32.is_alu_reg_imm
.sym 70207 basesoc_picorv328[24]
.sym 70208 $abc$36366$n3870
.sym 70210 picorv32.instr_jal
.sym 70211 basesoc_picorv327[10]
.sym 70212 $abc$36366$n3435
.sym 70213 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70214 basesoc_picorv323[1]
.sym 70218 basesoc_picorv327[26]
.sym 70219 $abc$36366$n2994
.sym 70220 basesoc_picorv327[1]
.sym 70221 basesoc_picorv327[17]
.sym 70222 picorv32.alu_out_q[29]
.sym 70223 basesoc_picorv327[16]
.sym 70224 picorv32.latched_stalu
.sym 70225 picorv32.instr_auipc
.sym 70226 $abc$36366$n2859
.sym 70227 basesoc_picorv327[27]
.sym 70228 basesoc_picorv327[7]
.sym 70239 picorv32.mem_rdata_q[14]
.sym 70243 picorv32.mem_rdata_latched[14]
.sym 70249 $abc$36366$n3426
.sym 70250 $abc$36366$n2859
.sym 70255 picorv32.mem_rdata_q[12]
.sym 70256 $abc$36366$n3423
.sym 70259 $abc$36366$n3429
.sym 70261 $abc$36366$n728
.sym 70262 picorv32.mem_rdata_q[13]
.sym 70274 $abc$36366$n3429
.sym 70275 picorv32.mem_rdata_q[14]
.sym 70276 $abc$36366$n2859
.sym 70279 $abc$36366$n3426
.sym 70280 picorv32.mem_rdata_q[13]
.sym 70281 $abc$36366$n2859
.sym 70286 $abc$36366$n2859
.sym 70287 picorv32.mem_rdata_q[12]
.sym 70288 $abc$36366$n3423
.sym 70293 $abc$36366$n728
.sym 70298 picorv32.mem_rdata_latched[14]
.sym 70314 clk12_$glb_clk
.sym 70317 picorv32.instr_lui
.sym 70318 picorv32.instr_auipc
.sym 70319 $abc$36366$n728
.sym 70320 $abc$36366$n2990
.sym 70321 picorv32.decoded_imm_uj[0]
.sym 70323 picorv32.instr_jalr
.sym 70329 picorv32.mem_rdata_latched[31]
.sym 70330 picorv32.mem_rdata_q[14]
.sym 70331 picorv32.latched_is_lu
.sym 70333 basesoc_picorv323[4]
.sym 70334 picorv32.mem_rdata_latched[13]
.sym 70335 $abc$36366$n4418
.sym 70336 $abc$36366$n3159
.sym 70337 $abc$36366$n4417_1
.sym 70338 picorv32.is_lui_auipc_jal
.sym 70339 picorv32.cpu_state[2]
.sym 70340 picorv32.cpu_state[2]
.sym 70341 $abc$36366$n208
.sym 70342 basesoc_picorv327[12]
.sym 70343 picorv32.mem_rdata_latched[12]
.sym 70344 picorv32.mem_rdata_q[13]
.sym 70345 picorv32.is_lui_auipc_jal
.sym 70346 basesoc_picorv327[1]
.sym 70347 picorv32.mem_rdata_q[14]
.sym 70348 $abc$36366$n208
.sym 70349 $abc$36366$n3089
.sym 70350 picorv32.latched_stalu
.sym 70351 picorv32.instr_lui
.sym 70359 $abc$36366$n2840_1
.sym 70360 $abc$36366$n3465
.sym 70361 picorv32.mem_rdata_q[25]
.sym 70363 $abc$36366$n2877_1
.sym 70365 picorv32.is_sb_sh_sw
.sym 70367 $abc$36366$n2864
.sym 70368 picorv32.mem_rdata_q[7]
.sym 70371 picorv32.instr_jal
.sym 70372 picorv32.decoded_imm_uj[0]
.sym 70373 picorv32.mem_rdata_q[29]
.sym 70374 picorv32.latched_stalu
.sym 70375 $abc$36366$n3023
.sym 70376 picorv32.mem_rdata_q[26]
.sym 70378 picorv32.cpu_state[3]
.sym 70379 picorv32.mem_rdata_q[30]
.sym 70381 $abc$36366$n2841
.sym 70383 picorv32.mem_rdata_q[27]
.sym 70384 $abc$36366$n728
.sym 70386 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70387 picorv32.mem_rdata_q[31]
.sym 70388 picorv32.mem_rdata_q[28]
.sym 70390 $abc$36366$n2840_1
.sym 70392 $abc$36366$n728
.sym 70396 picorv32.latched_stalu
.sym 70398 picorv32.cpu_state[3]
.sym 70399 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70403 picorv32.is_sb_sh_sw
.sym 70404 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70405 $abc$36366$n2841
.sym 70408 picorv32.mem_rdata_q[26]
.sym 70409 picorv32.mem_rdata_q[28]
.sym 70410 picorv32.mem_rdata_q[27]
.sym 70411 picorv32.mem_rdata_q[25]
.sym 70414 picorv32.mem_rdata_q[7]
.sym 70415 picorv32.instr_jal
.sym 70416 picorv32.decoded_imm_uj[0]
.sym 70417 picorv32.is_sb_sh_sw
.sym 70426 picorv32.mem_rdata_q[29]
.sym 70427 picorv32.mem_rdata_q[31]
.sym 70428 picorv32.mem_rdata_q[30]
.sym 70429 $abc$36366$n3465
.sym 70433 $abc$36366$n2877_1
.sym 70434 $abc$36366$n2864
.sym 70436 $abc$36366$n3023
.sym 70437 clk12_$glb_clk
.sym 70438 $abc$36366$n208_$glb_sr
.sym 70439 basesoc_picorv327[6]
.sym 70440 basesoc_picorv327[1]
.sym 70441 $abc$36366$n5436_1
.sym 70443 $abc$36366$n4078_1
.sym 70444 basesoc_picorv327[7]
.sym 70446 basesoc_picorv327[12]
.sym 70449 $abc$36366$n3030
.sym 70450 $PACKER_VCC_NET
.sym 70451 picorv32.mem_rdata_q[31]
.sym 70452 basesoc_picorv327[21]
.sym 70454 $abc$36366$n4421
.sym 70455 $abc$36366$n4421
.sym 70456 picorv32.instr_jalr
.sym 70457 $abc$36366$n2840_1
.sym 70458 picorv32.is_compare
.sym 70459 $abc$36366$n3457_1
.sym 70460 picorv32.instr_lui
.sym 70461 picorv32.cpu_state[0]
.sym 70462 picorv32.instr_auipc
.sym 70463 $abc$36366$n4037_1
.sym 70464 $abc$36366$n2840_1
.sym 70466 picorv32.mem_rdata_latched[28]
.sym 70467 $abc$36366$n2841
.sym 70468 basesoc_picorv327[19]
.sym 70469 $abc$36366$n3021
.sym 70470 $abc$36366$n3019
.sym 70471 $abc$36366$n3155
.sym 70472 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70473 picorv32.latched_rd[5]
.sym 70474 picorv32.mem_rdata_q[28]
.sym 70481 picorv32.mem_rdata_q[20]
.sym 70482 $abc$36366$n3463
.sym 70483 $abc$36366$n3457_1
.sym 70485 picorv32.mem_rdata_q[27]
.sym 70486 $abc$36366$n3464_1
.sym 70487 picorv32.mem_rdata_q[26]
.sym 70488 picorv32.is_lui_auipc_jal
.sym 70489 $abc$36366$n3149
.sym 70491 picorv32.instr_retirq
.sym 70492 $abc$36366$n3099
.sym 70494 picorv32.mem_rdata_q[25]
.sym 70496 $abc$36366$n2841
.sym 70498 picorv32.mem_rdata_q[28]
.sym 70499 picorv32.latched_rd[5]
.sym 70500 picorv32.cpu_state[2]
.sym 70501 picorv32.instr_setq
.sym 70503 picorv32.instr_getq
.sym 70507 picorv32.instr_maskirq
.sym 70513 picorv32.cpu_state[2]
.sym 70514 picorv32.latched_rd[5]
.sym 70515 $abc$36366$n3149
.sym 70516 picorv32.instr_setq
.sym 70519 picorv32.instr_setq
.sym 70520 picorv32.instr_maskirq
.sym 70521 picorv32.instr_getq
.sym 70522 picorv32.instr_retirq
.sym 70526 picorv32.mem_rdata_q[25]
.sym 70527 $abc$36366$n3464_1
.sym 70531 picorv32.mem_rdata_q[26]
.sym 70532 picorv32.mem_rdata_q[28]
.sym 70533 picorv32.mem_rdata_q[27]
.sym 70534 $abc$36366$n3463
.sym 70539 picorv32.cpu_state[2]
.sym 70540 picorv32.is_lui_auipc_jal
.sym 70543 picorv32.mem_rdata_q[27]
.sym 70544 $abc$36366$n3463
.sym 70545 picorv32.mem_rdata_q[26]
.sym 70546 picorv32.mem_rdata_q[28]
.sym 70549 $abc$36366$n2841
.sym 70550 picorv32.mem_rdata_q[20]
.sym 70552 $abc$36366$n3099
.sym 70555 $abc$36366$n3457_1
.sym 70558 $abc$36366$n3464_1
.sym 70559 $abc$36366$n3008_$glb_ce
.sym 70560 clk12_$glb_clk
.sym 70562 $abc$36366$n2841
.sym 70563 picorv32.is_lb_lh_lw_lbu_lhu
.sym 70565 $abc$36366$n3018
.sym 70566 $abc$36366$n3089
.sym 70567 picorv32.decoded_imm_uj[12]
.sym 70568 $abc$36366$n5446_1
.sym 70575 $abc$36366$n2934
.sym 70576 $PACKER_VCC_NET
.sym 70577 $abc$36366$n4036_1
.sym 70578 $abc$36366$n2994
.sym 70579 basesoc_picorv327[28]
.sym 70580 $abc$36366$n2995
.sym 70581 basesoc_picorv327[6]
.sym 70583 $abc$36366$n4081_1
.sym 70584 $abc$36366$n4037_1
.sym 70585 picorv32.mem_rdata_q[20]
.sym 70586 basesoc_picorv327[16]
.sym 70587 $abc$36366$n3089
.sym 70588 picorv32.is_sb_sh_sw
.sym 70589 picorv32.instr_maskirq
.sym 70590 picorv32.cpu_state[3]
.sym 70591 $abc$36366$n2819
.sym 70592 basesoc_picorv327[9]
.sym 70593 picorv32.instr_jal
.sym 70594 $abc$36366$n3008_1
.sym 70595 $abc$36366$n2841
.sym 70596 picorv32.mem_rdata_q[30]
.sym 70603 $abc$36366$n5434_1
.sym 70604 basesoc_picorv327[1]
.sym 70605 $abc$36366$n3008_1
.sym 70606 $abc$36366$n4098_1
.sym 70607 $abc$36366$n4037_1
.sym 70608 picorv32.cpu_state[3]
.sym 70609 $abc$36366$n3010
.sym 70610 basesoc_picorv327[0]
.sym 70611 $abc$36366$n208
.sym 70612 picorv32.cpu_state[2]
.sym 70613 picorv32.cpuregs_rs1[0]
.sym 70618 basesoc_picorv327[9]
.sym 70619 $abc$36366$n4036_1
.sym 70620 $abc$36366$n5422_1
.sym 70621 $abc$36366$n3089
.sym 70627 basesoc_picorv327[19]
.sym 70628 $abc$36366$n5470_1
.sym 70629 $abc$36366$n3021
.sym 70630 $abc$36366$n3023
.sym 70631 basesoc_picorv327[5]
.sym 70632 $abc$36366$n4045
.sym 70633 $abc$36366$n3020
.sym 70634 picorv32.cpu_state[4]
.sym 70636 $abc$36366$n4045
.sym 70637 $abc$36366$n3021
.sym 70638 $abc$36366$n5470_1
.sym 70639 basesoc_picorv327[19]
.sym 70642 basesoc_picorv327[1]
.sym 70643 $abc$36366$n3008_1
.sym 70644 basesoc_picorv327[0]
.sym 70645 $abc$36366$n4036_1
.sym 70648 picorv32.cpu_state[4]
.sym 70649 $abc$36366$n5422_1
.sym 70650 $abc$36366$n4037_1
.sym 70651 picorv32.cpuregs_rs1[0]
.sym 70654 $abc$36366$n3020
.sym 70656 picorv32.cpu_state[3]
.sym 70660 $abc$36366$n5434_1
.sym 70661 basesoc_picorv327[5]
.sym 70662 $abc$36366$n4045
.sym 70663 $abc$36366$n3021
.sym 70666 $abc$36366$n208
.sym 70669 $abc$36366$n3010
.sym 70672 $abc$36366$n3023
.sym 70674 picorv32.cpu_state[2]
.sym 70678 $abc$36366$n3021
.sym 70679 basesoc_picorv327[9]
.sym 70680 $abc$36366$n4098_1
.sym 70682 $abc$36366$n3089
.sym 70683 clk12_$glb_clk
.sym 70685 $abc$36366$n4115
.sym 70686 $abc$36366$n4113
.sym 70687 picorv32.mem_rdata_q[12]
.sym 70688 $abc$36366$n3067
.sym 70690 picorv32.mem_rdata_q[28]
.sym 70691 $abc$36366$n5547
.sym 70692 $abc$36366$n5451_1
.sym 70697 basesoc_picorv327[19]
.sym 70698 $abc$36366$n3021
.sym 70699 basesoc_picorv327[30]
.sym 70700 basesoc_picorv327[25]
.sym 70701 basesoc_picorv327[8]
.sym 70703 $abc$36366$n5423
.sym 70704 basesoc_picorv327[21]
.sym 70705 picorv32.mem_rdata_q[20]
.sym 70706 basesoc_picorv327[0]
.sym 70707 basesoc_picorv327[5]
.sym 70708 $abc$36366$n3017
.sym 70709 $abc$36366$n4903
.sym 70710 picorv32.alu_out_q[29]
.sym 70711 $abc$36366$n3026
.sym 70712 basesoc_picorv327[17]
.sym 70713 $abc$36366$n3089
.sym 70714 basesoc_picorv327[16]
.sym 70715 $abc$36366$n3007_1
.sym 70716 picorv32.latched_stalu
.sym 70717 basesoc_picorv327[26]
.sym 70718 basesoc_picorv327[27]
.sym 70719 $abc$36366$n3020
.sym 70720 $abc$36366$n5141
.sym 70727 $abc$36366$n4144
.sym 70728 $abc$36366$n3007_1
.sym 70729 $abc$36366$n4036_1
.sym 70730 $abc$36366$n3024
.sym 70732 picorv32.cpu_state[0]
.sym 70733 basesoc_picorv327[9]
.sym 70734 basesoc_picorv327[16]
.sym 70737 $abc$36366$n4036_1
.sym 70739 $abc$36366$n5141
.sym 70740 $abc$36366$n4887
.sym 70741 $abc$36366$n4101_1
.sym 70742 $abc$36366$n4100_1
.sym 70743 $abc$36366$n3155
.sym 70746 picorv32.instr_lui
.sym 70747 basesoc_picorv327[10]
.sym 70748 picorv32.decoded_rd[5]
.sym 70749 $abc$36366$n4102_1
.sym 70750 picorv32.is_lui_auipc_jal
.sym 70751 basesoc_picorv327[8]
.sym 70752 $abc$36366$n3030
.sym 70753 $abc$36366$n3012
.sym 70754 $abc$36366$n2995
.sym 70755 basesoc_picorv327[14]
.sym 70756 $abc$36366$n4099_1
.sym 70757 $abc$36366$n4045
.sym 70759 $abc$36366$n3007_1
.sym 70760 $abc$36366$n4036_1
.sym 70761 $abc$36366$n4101_1
.sym 70762 basesoc_picorv327[10]
.sym 70765 $abc$36366$n2995
.sym 70768 basesoc_picorv327[14]
.sym 70771 $abc$36366$n3007_1
.sym 70772 $abc$36366$n4144
.sym 70773 $abc$36366$n4036_1
.sym 70774 basesoc_picorv327[16]
.sym 70777 $abc$36366$n4099_1
.sym 70778 $abc$36366$n3024
.sym 70779 $abc$36366$n4887
.sym 70780 $abc$36366$n5141
.sym 70784 picorv32.is_lui_auipc_jal
.sym 70785 picorv32.instr_lui
.sym 70789 $abc$36366$n3155
.sym 70790 picorv32.cpu_state[0]
.sym 70791 $abc$36366$n3030
.sym 70792 picorv32.decoded_rd[5]
.sym 70795 $abc$36366$n4045
.sym 70796 $abc$36366$n4102_1
.sym 70797 $abc$36366$n4100_1
.sym 70798 basesoc_picorv327[9]
.sym 70803 $abc$36366$n2995
.sym 70804 basesoc_picorv327[8]
.sym 70805 $abc$36366$n3012
.sym 70806 clk12_$glb_clk
.sym 70808 basesoc_picorv327[31]
.sym 70810 basesoc_picorv327[26]
.sym 70811 $abc$36366$n3020
.sym 70812 $abc$36366$n4206_1
.sym 70814 $abc$36366$n4205
.sym 70815 $abc$36366$n4045
.sym 70819 picorv32.irq_state[1]
.sym 70820 basesoc_picorv327[22]
.sym 70821 $abc$36366$n3021
.sym 70822 $abc$36366$n3021
.sym 70823 $abc$36366$n3067
.sym 70824 $abc$36366$n3007_1
.sym 70825 $abc$36366$n4116
.sym 70829 $abc$36366$n3007_1
.sym 70830 picorv32.decoder_trigger
.sym 70831 picorv32.mem_rdata_q[12]
.sym 70832 picorv32.instr_lui
.sym 70833 $abc$36366$n4038_1
.sym 70834 $abc$36366$n3022
.sym 70835 $abc$36366$n3089
.sym 70836 picorv32.mem_rdata_latched[12]
.sym 70837 basesoc_picorv327[18]
.sym 70838 picorv32.mem_rdata_q[28]
.sym 70839 $abc$36366$n4045
.sym 70840 $abc$36366$n208
.sym 70841 picorv32.mem_rdata_q[13]
.sym 70842 picorv32.irq_mask[1]
.sym 70843 picorv32.instr_lui
.sym 70849 $abc$36366$n4036_1
.sym 70850 $abc$36366$n4168
.sym 70851 $abc$36366$n3089
.sym 70852 picorv32.instr_auipc
.sym 70853 basesoc_picorv327[18]
.sym 70856 $abc$36366$n2995
.sym 70857 $abc$36366$n3007_1
.sym 70858 $abc$36366$n5486
.sym 70859 basesoc_picorv327[27]
.sym 70860 picorv32.is_sb_sh_sw
.sym 70861 picorv32.mem_rdata_q[31]
.sym 70862 $abc$36366$n5460_1
.sym 70864 basesoc_picorv327[17]
.sym 70865 basesoc_picorv327[16]
.sym 70866 $abc$36366$n5453
.sym 70867 picorv32.instr_lui
.sym 70869 $abc$36366$n3021
.sym 70872 $abc$36366$n4045
.sym 70874 $abc$36366$n2840_1
.sym 70875 $abc$36366$n3021
.sym 70876 basesoc_picorv327[13]
.sym 70878 basesoc_picorv327[20]
.sym 70879 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70880 $abc$36366$n5462
.sym 70882 $abc$36366$n5460_1
.sym 70883 $abc$36366$n3021
.sym 70884 basesoc_picorv327[16]
.sym 70885 $abc$36366$n4045
.sym 70888 $abc$36366$n2995
.sym 70889 basesoc_picorv327[18]
.sym 70894 $abc$36366$n5486
.sym 70895 $abc$36366$n4045
.sym 70896 $abc$36366$n3021
.sym 70897 basesoc_picorv327[27]
.sym 70900 $abc$36366$n5453
.sym 70901 basesoc_picorv327[13]
.sym 70902 $abc$36366$n4045
.sym 70903 $abc$36366$n3021
.sym 70906 picorv32.is_sb_sh_sw
.sym 70907 picorv32.mem_rdata_q[31]
.sym 70909 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70912 $abc$36366$n3007_1
.sym 70913 $abc$36366$n4036_1
.sym 70914 $abc$36366$n4168
.sym 70915 basesoc_picorv327[20]
.sym 70918 picorv32.instr_lui
.sym 70919 picorv32.instr_auipc
.sym 70920 $abc$36366$n2840_1
.sym 70921 picorv32.mem_rdata_q[31]
.sym 70924 $abc$36366$n4045
.sym 70925 basesoc_picorv327[17]
.sym 70926 $abc$36366$n3021
.sym 70927 $abc$36366$n5462
.sym 70928 $abc$36366$n3089
.sym 70929 clk12_$glb_clk
.sym 70931 picorv32.irq_active
.sym 70933 $abc$36366$n5497_1
.sym 70934 $abc$36366$n3097
.sym 70937 $abc$36366$n3072
.sym 70938 $abc$36366$n4211
.sym 70940 picorv32.cpu_state[3]
.sym 70943 $abc$36366$n3007_1
.sym 70944 basesoc_picorv327[21]
.sym 70946 picorv32.cpu_state[0]
.sym 70947 picorv32.instr_retirq
.sym 70948 $abc$36366$n4045
.sym 70949 $abc$36366$n5496_1
.sym 70950 basesoc_picorv327[31]
.sym 70951 basesoc_picorv327[13]
.sym 70952 picorv32.cpu_state[4]
.sym 70954 basesoc_picorv327[26]
.sym 70955 $abc$36366$n3021
.sym 70956 $abc$36366$n3022
.sym 70959 picorv32.decoder_trigger
.sym 70960 picorv32.mem_rdata_q[12]
.sym 70961 $abc$36366$n3021
.sym 70964 picorv32.irq_active
.sym 70965 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70966 basesoc_picorv327[17]
.sym 70972 $abc$36366$n3022
.sym 70974 basesoc_picorv327[26]
.sym 70975 $abc$36366$n5523
.sym 70976 $abc$36366$n4215_1
.sym 70977 picorv32.cpuregs_rs1[27]
.sym 70978 basesoc_picorv327[25]
.sym 70979 $abc$36366$n4045
.sym 70980 $abc$36366$n4213_1
.sym 70981 $abc$36366$n4220
.sym 70982 basesoc_picorv327[27]
.sym 70983 $abc$36366$n3026
.sym 70984 $abc$36366$n2995
.sym 70985 $abc$36366$n4036_1
.sym 70986 $abc$36366$n4221_1
.sym 70987 $abc$36366$n3007_1
.sym 70990 $abc$36366$n5141
.sym 70991 $abc$36366$n3020
.sym 70992 $abc$36366$n4219_1
.sym 70995 $abc$36366$n4214
.sym 70996 $abc$36366$n4037_1
.sym 70998 picorv32.irq_state[1]
.sym 71001 picorv32.irq_state[0]
.sym 71002 $abc$36366$n4905
.sym 71005 $abc$36366$n4036_1
.sym 71006 $abc$36366$n4214
.sym 71007 $abc$36366$n3007_1
.sym 71008 basesoc_picorv327[27]
.sym 71011 $abc$36366$n4221_1
.sym 71012 $abc$36366$n4219_1
.sym 71013 $abc$36366$n4905
.sym 71014 $abc$36366$n5141
.sym 71019 picorv32.irq_state[0]
.sym 71020 picorv32.irq_state[1]
.sym 71023 $abc$36366$n4045
.sym 71024 $abc$36366$n4215_1
.sym 71025 $abc$36366$n4213_1
.sym 71026 basesoc_picorv327[26]
.sym 71029 $abc$36366$n3007_1
.sym 71030 picorv32.cpuregs_rs1[27]
.sym 71031 $abc$36366$n4220
.sym 71032 $abc$36366$n4037_1
.sym 71037 $abc$36366$n5523
.sym 71042 $abc$36366$n3020
.sym 71043 $abc$36366$n3022
.sym 71047 $abc$36366$n2995
.sym 71048 basesoc_picorv327[25]
.sym 71051 $abc$36366$n3026
.sym 71052 clk12_$glb_clk
.sym 71053 $abc$36366$n208_$glb_sr
.sym 71066 $abc$36366$n4053_1
.sym 71067 basesoc_picorv327[24]
.sym 71068 picorv32.irq_state[0]
.sym 71069 $abc$36366$n4233_1
.sym 71071 picorv32.latched_branch
.sym 71072 picorv32.irq_state[1]
.sym 71077 $abc$36366$n4220
.sym 71078 $abc$36366$n2819
.sym 71079 picorv32.irq_state[1]
.sym 71081 picorv32.cpu_state[0]
.sym 71085 picorv32.irq_state[0]
.sym 71086 picorv32.instr_jal
.sym 71088 picorv32.mem_rdata_q[30]
.sym 71095 picorv32.mem_rdata_q[30]
.sym 71097 picorv32.irq_state[1]
.sym 71098 $PACKER_GND_NET
.sym 71103 $abc$36366$n3085
.sym 71106 $abc$36366$n3022
.sym 71107 $abc$36366$n3147
.sym 71108 picorv32.irq_state[0]
.sym 71110 picorv32.mem_rdata_q[28]
.sym 71111 picorv32.mem_rdata_q[13]
.sym 71112 $abc$36366$n208
.sym 71114 picorv32.instr_lui
.sym 71117 picorv32.instr_auipc
.sym 71120 picorv32.mem_rdata_q[12]
.sym 71136 $PACKER_GND_NET
.sym 71140 picorv32.mem_rdata_q[12]
.sym 71141 $abc$36366$n3085
.sym 71142 picorv32.instr_auipc
.sym 71143 picorv32.instr_lui
.sym 71147 picorv32.irq_state[1]
.sym 71149 picorv32.irq_state[0]
.sym 71152 picorv32.instr_auipc
.sym 71153 $abc$36366$n3085
.sym 71154 picorv32.mem_rdata_q[30]
.sym 71155 picorv32.instr_lui
.sym 71158 picorv32.instr_lui
.sym 71159 picorv32.instr_auipc
.sym 71160 $abc$36366$n3085
.sym 71161 picorv32.mem_rdata_q[13]
.sym 71165 $abc$36366$n208
.sym 71167 $abc$36366$n3147
.sym 71170 $abc$36366$n3085
.sym 71171 picorv32.instr_auipc
.sym 71172 picorv32.instr_lui
.sym 71173 picorv32.mem_rdata_q[28]
.sym 71174 $abc$36366$n3022
.sym 71175 clk12_$glb_clk
.sym 71179 $abc$36366$n3029_1
.sym 71180 $abc$36366$n3079
.sym 71182 picorv32.irq_delay
.sym 71183 $abc$36366$n2819
.sym 71196 picorv32.decoder_trigger
.sym 71197 picorv32.mem_rdata_q[20]
.sym 71204 $abc$36366$n5523
.sym 71218 $abc$36366$n3811_1
.sym 71219 $abc$36366$n3798_1
.sym 71220 picorv32.instr_waitirq
.sym 71221 $abc$36366$n5523
.sym 71222 picorv32.do_waitirq
.sym 71223 $abc$36366$n3030
.sym 71225 $abc$36366$n3031_1
.sym 71228 picorv32.irq_state[0]
.sym 71229 $abc$36366$n3147
.sym 71230 picorv32.do_waitirq
.sym 71231 picorv32.decoder_trigger
.sym 71234 picorv32.irq_active
.sym 71235 $abc$36366$n3797
.sym 71239 picorv32.irq_delay
.sym 71240 $abc$36366$n3810
.sym 71241 picorv32.cpu_state[0]
.sym 71245 $abc$36366$n3065
.sym 71246 picorv32.instr_jal
.sym 71248 $abc$36366$n3032
.sym 71251 picorv32.do_waitirq
.sym 71252 picorv32.irq_state[0]
.sym 71253 picorv32.decoder_trigger
.sym 71257 $abc$36366$n3030
.sym 71259 $abc$36366$n3798_1
.sym 71263 $abc$36366$n3810
.sym 71264 $abc$36366$n3797
.sym 71265 $abc$36366$n3811_1
.sym 71266 picorv32.cpu_state[0]
.sym 71269 picorv32.do_waitirq
.sym 71270 picorv32.decoder_trigger
.sym 71272 picorv32.instr_waitirq
.sym 71275 $abc$36366$n3147
.sym 71276 $abc$36366$n3798_1
.sym 71281 $abc$36366$n3031_1
.sym 71283 $abc$36366$n5523
.sym 71287 picorv32.decoder_trigger
.sym 71289 $abc$36366$n3065
.sym 71290 picorv32.instr_jal
.sym 71293 picorv32.irq_delay
.sym 71294 picorv32.irq_active
.sym 71295 $abc$36366$n3032
.sym 71296 picorv32.decoder_trigger
.sym 71298 clk12_$glb_clk
.sym 71299 $abc$36366$n208_$glb_sr
.sym 71313 picorv32.decoded_imm_uj[13]
.sym 71314 $abc$36366$n3030
.sym 71317 $abc$36366$n3147
.sym 71318 picorv32.instr_waitirq
.sym 71323 $abc$36366$n3854_1
.sym 71325 $abc$36366$n3796
.sym 71442 $abc$36366$n3854_1
.sym 71443 $abc$36366$n3008
.sym 71444 picorv32.cpu_state[0]
.sym 71691 $abc$36366$n3854_1
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbank0_leds_out0_w[4]
.sym 71887 $PACKER_VCC_NET
.sym 71888 csrbank0_leds_out0_w[4]
.sym 71916 $abc$36366$n208
.sym 71925 $abc$36366$n3020
.sym 71927 $PACKER_VCC_NET
.sym 71938 slave_sel_r[2]
.sym 71942 spram_dataout00[12]
.sym 71944 spram_dataout10[12]
.sym 71949 array_muxed1[6]
.sym 71956 array_muxed0[14]
.sym 71979 array_muxed0[14]
.sym 71981 array_muxed1[6]
.sym 71985 spram_dataout00[12]
.sym 71986 array_muxed0[14]
.sym 71987 spram_dataout10[12]
.sym 71988 slave_sel_r[2]
.sym 72018 user_btn0
.sym 72035 $abc$36366$n2880
.sym 72038 spram_datain10[6]
.sym 72040 array_muxed1[25]
.sym 72043 spram_datain00[6]
.sym 72050 array_muxed0[14]
.sym 72065 user_btn0
.sym 72074 user_btn0
.sym 72077 basesoc_dat_w[3]
.sym 72078 user_btn0
.sym 72083 basesoc_ctrl_bus_errors[22]
.sym 72189 $abc$36366$n3020
.sym 72192 array_muxed1[6]
.sym 72193 array_muxed1[15]
.sym 72196 basesoc_dat_w[2]
.sym 72197 adr[0]
.sym 72198 spram_dataout00[12]
.sym 72199 slave_sel_r[2]
.sym 72201 basesoc_ctrl_bus_errors[4]
.sym 72202 basesoc_dat_w[6]
.sym 72203 $abc$36366$n3979_1
.sym 72205 spiflash_miso
.sym 72315 array_muxed0[13]
.sym 72319 basesoc_dat_w[2]
.sym 72323 $abc$36366$n5074
.sym 72327 $abc$36366$n3307
.sym 72330 $abc$36366$n5071_1
.sym 72332 basesoc_ctrl_bus_errors[2]
.sym 72336 basesoc_ctrl_bus_errors[7]
.sym 72337 $abc$36366$n5061_1
.sym 72345 $abc$36366$n5075_1
.sym 72347 basesoc_ctrl_bus_errors[11]
.sym 72350 $abc$36366$n3311
.sym 72351 basesoc_ctrl_storage[27]
.sym 72352 $abc$36366$n3209
.sym 72353 basesoc_dat_w[3]
.sym 72358 basesoc_ctrl_bus_errors[2]
.sym 72360 basesoc_ctrl_bus_errors[22]
.sym 72361 $abc$36366$n5074
.sym 72362 basesoc_ctrl_storage[2]
.sym 72363 basesoc_ctrl_bus_errors[13]
.sym 72366 $abc$36366$n88
.sym 72368 $abc$36366$n9
.sym 72369 $abc$36366$n3304
.sym 72370 $abc$36366$n2685
.sym 72371 sys_rst
.sym 72372 $abc$36366$n3217
.sym 72373 $abc$36366$n3301
.sym 72376 $abc$36366$n3209
.sym 72377 $abc$36366$n3311
.sym 72378 basesoc_ctrl_bus_errors[2]
.sym 72379 basesoc_ctrl_storage[2]
.sym 72388 $abc$36366$n5075_1
.sym 72389 basesoc_ctrl_bus_errors[22]
.sym 72390 $abc$36366$n5074
.sym 72391 $abc$36366$n3304
.sym 72394 basesoc_ctrl_storage[27]
.sym 72395 $abc$36366$n3217
.sym 72396 $abc$36366$n3301
.sym 72397 basesoc_ctrl_bus_errors[11]
.sym 72401 sys_rst
.sym 72403 basesoc_dat_w[3]
.sym 72412 $abc$36366$n3209
.sym 72413 $abc$36366$n3301
.sym 72414 basesoc_ctrl_bus_errors[13]
.sym 72415 $abc$36366$n88
.sym 72421 $abc$36366$n9
.sym 72422 $abc$36366$n2685
.sym 72423 clk12_$glb_clk
.sym 72437 spiflash_clk
.sym 72438 $abc$36366$n3209
.sym 72439 $abc$36366$n2691
.sym 72440 $abc$36366$n5041
.sym 72441 $abc$36366$n5050
.sym 72443 basesoc_ctrl_bus_errors[11]
.sym 72444 csrbank2_bitbang_en0_w
.sym 72445 $abc$36366$n5057_1
.sym 72447 $abc$36366$n84
.sym 72449 basesoc_ctrl_bus_errors[13]
.sym 72450 $abc$36366$n5073_1
.sym 72451 interface1_bank_bus_dat_r[0]
.sym 72453 basesoc_ctrl_bus_errors[15]
.sym 72455 adr[0]
.sym 72459 spiflash_mosi
.sym 72470 $abc$36366$n5037_1
.sym 72474 $abc$36366$n5049
.sym 72475 $abc$36366$n5053_1
.sym 72477 $abc$36366$n3301
.sym 72478 basesoc_ctrl_bus_errors[30]
.sym 72479 basesoc_ctrl_bus_errors[15]
.sym 72480 basesoc_ctrl_bus_errors[31]
.sym 72482 $abc$36366$n2848
.sym 72487 $abc$36366$n3307
.sym 72490 $abc$36366$n2848
.sym 72496 $abc$36366$n5041
.sym 72497 $abc$36366$n5050
.sym 72499 basesoc_ctrl_bus_errors[15]
.sym 72500 $abc$36366$n3307
.sym 72501 $abc$36366$n3301
.sym 72502 basesoc_ctrl_bus_errors[31]
.sym 72512 basesoc_ctrl_bus_errors[30]
.sym 72514 $abc$36366$n3307
.sym 72529 $abc$36366$n5041
.sym 72530 $abc$36366$n5037_1
.sym 72532 $abc$36366$n2848
.sym 72535 $abc$36366$n5053_1
.sym 72536 $abc$36366$n2848
.sym 72537 $abc$36366$n5050
.sym 72538 $abc$36366$n5049
.sym 72546 clk12_$glb_clk
.sym 72547 sys_rst_$glb_sr
.sym 72560 $abc$36366$n3209
.sym 72564 basesoc_dat_w[2]
.sym 72565 $abc$36366$n2875_1
.sym 72571 $abc$36366$n5053_1
.sym 72573 $abc$36366$n2685
.sym 72577 $abc$36366$n2691
.sym 72579 basesoc_dat_w[5]
.sym 72582 $abc$36366$n2867_1
.sym 72583 interface1_bank_bus_dat_r[6]
.sym 72589 $abc$36366$n5080
.sym 72592 $abc$36366$n5079_1
.sym 72594 $abc$36366$n2848
.sym 72597 $abc$36366$n5083_1
.sym 72599 basesoc_ctrl_bus_errors[4]
.sym 72600 $abc$36366$n3209
.sym 72602 $abc$36366$n2848
.sym 72603 $abc$36366$n86
.sym 72607 $abc$36366$n5061_1
.sym 72608 basesoc_ctrl_bus_errors[7]
.sym 72612 $abc$36366$n5065_1
.sym 72613 basesoc_ctrl_storage[7]
.sym 72616 $abc$36366$n3311
.sym 72640 basesoc_ctrl_bus_errors[7]
.sym 72641 $abc$36366$n3311
.sym 72642 basesoc_ctrl_storage[7]
.sym 72643 $abc$36366$n3209
.sym 72647 $abc$36366$n2848
.sym 72648 $abc$36366$n5061_1
.sym 72649 $abc$36366$n5065_1
.sym 72652 $abc$36366$n5079_1
.sym 72653 $abc$36366$n5080
.sym 72654 $abc$36366$n5083_1
.sym 72655 $abc$36366$n2848
.sym 72664 $abc$36366$n86
.sym 72665 $abc$36366$n3209
.sym 72666 basesoc_ctrl_bus_errors[4]
.sym 72667 $abc$36366$n3311
.sym 72669 clk12_$glb_clk
.sym 72670 sys_rst_$glb_sr
.sym 72683 $abc$36366$n3214
.sym 72684 $PACKER_VCC_NET
.sym 72685 basesoc_uart_phy_rx_r
.sym 72686 $abc$36366$n3217
.sym 72689 spiflash_bus_ack
.sym 72693 $abc$36366$n5080
.sym 72700 basesoc_ctrl_reset_reset_r
.sym 72712 $abc$36366$n5076
.sym 72713 $abc$36366$n2848
.sym 72714 $abc$36366$n3209
.sym 72720 $abc$36366$n5073_1
.sym 72721 $abc$36366$n5077_1
.sym 72724 $abc$36366$n2847
.sym 72734 $abc$36366$n3217
.sym 72740 sys_rst
.sym 72741 array_muxed1[5]
.sym 72745 $abc$36366$n3217
.sym 72746 sys_rst
.sym 72748 $abc$36366$n2847
.sym 72752 array_muxed1[5]
.sym 72763 $abc$36366$n5073_1
.sym 72764 $abc$36366$n5076
.sym 72765 $abc$36366$n2848
.sym 72766 $abc$36366$n5077_1
.sym 72781 $abc$36366$n3209
.sym 72782 $abc$36366$n2847
.sym 72784 sys_rst
.sym 72792 clk12_$glb_clk
.sym 72793 sys_rst_$glb_sr
.sym 72804 $abc$36366$n2866
.sym 72806 $abc$36366$n2691
.sym 72808 array_muxed0[11]
.sym 72810 basesoc_dat_w[5]
.sym 72812 $abc$36366$n2847
.sym 72814 $abc$36366$n3211
.sym 72817 $abc$36366$n2848
.sym 72825 basesoc_uart_phy_rx_bitcount[1]
.sym 72836 basesoc_we
.sym 72837 $abc$36366$n2944
.sym 72839 $abc$36366$n3215
.sym 72841 $abc$36366$n2868
.sym 72847 slave_sel[2]
.sym 72849 $abc$36366$n3370
.sym 72852 $abc$36366$n2826_1
.sym 72854 $abc$36366$n2867_1
.sym 72860 basesoc_ctrl_reset_reset_r
.sym 72866 sys_rst
.sym 72870 basesoc_ctrl_reset_reset_r
.sym 72874 basesoc_we
.sym 72875 $abc$36366$n3215
.sym 72876 $abc$36366$n3370
.sym 72877 sys_rst
.sym 72888 $abc$36366$n2867_1
.sym 72889 $abc$36366$n2868
.sym 72898 slave_sel[2]
.sym 72900 $abc$36366$n2826_1
.sym 72914 $abc$36366$n2944
.sym 72915 clk12_$glb_clk
.sym 72916 sys_rst_$glb_sr
.sym 72927 csrbank0_leds_out0_w[0]
.sym 72928 $abc$36366$n208
.sym 72929 basesoc_uart_phy_rx_busy
.sym 72931 $abc$36366$n5284
.sym 72933 $abc$36366$n2944
.sym 72935 basesoc_dat_w[7]
.sym 72936 basesoc_we
.sym 72937 $abc$36366$n3370
.sym 72939 basesoc_we
.sym 72948 basesoc_dat_w[1]
.sym 72950 $abc$36366$n208
.sym 72952 sys_rst
.sym 72961 basesoc_uart_phy_rx_bitcount[2]
.sym 72964 basesoc_dat_w[2]
.sym 72966 basesoc_uart_phy_rx_bitcount[3]
.sym 72970 basesoc_ctrl_reset_reset_r
.sym 72971 basesoc_uart_phy_rx_bitcount[0]
.sym 72972 basesoc_dat_w[1]
.sym 72976 $abc$36366$n2895
.sym 72985 basesoc_uart_phy_rx_bitcount[1]
.sym 72987 basesoc_dat_w[4]
.sym 72997 basesoc_uart_phy_rx_bitcount[2]
.sym 72998 basesoc_uart_phy_rx_bitcount[1]
.sym 72999 basesoc_uart_phy_rx_bitcount[3]
.sym 73000 basesoc_uart_phy_rx_bitcount[0]
.sym 73009 basesoc_ctrl_reset_reset_r
.sym 73016 basesoc_dat_w[1]
.sym 73024 basesoc_dat_w[2]
.sym 73027 basesoc_dat_w[4]
.sym 73033 basesoc_uart_phy_rx_bitcount[3]
.sym 73034 basesoc_uart_phy_rx_bitcount[1]
.sym 73035 basesoc_uart_phy_rx_bitcount[2]
.sym 73036 basesoc_uart_phy_rx_bitcount[0]
.sym 73037 $abc$36366$n2895
.sym 73038 clk12_$glb_clk
.sym 73039 sys_rst_$glb_sr
.sym 73048 csrbank0_leds_out0_w[1]
.sym 73051 csrbank0_leds_out0_w[1]
.sym 73052 array_muxed1[5]
.sym 73054 eventmanager_status_w[1]
.sym 73055 basesoc_uart_phy_rx_bitcount[2]
.sym 73057 $abc$36366$n2930
.sym 73063 picorv32.mem_wordsize[2]
.sym 73066 basesoc_uart_phy_rx_bitcount[0]
.sym 73071 csrbank0_leds_out0_w[2]
.sym 73072 basesoc_dat_w[5]
.sym 73074 $abc$36366$n2870
.sym 73084 $abc$36366$n2850_1
.sym 73086 basesoc_uart_phy_rx_bitcount[0]
.sym 73093 $abc$36366$n6636
.sym 73096 $abc$36366$n2847
.sym 73099 $abc$36366$n2788
.sym 73105 $abc$36366$n3256
.sym 73106 basesoc_uart_phy_rx_busy
.sym 73108 basesoc_uart_tx_fifo_wrport_we
.sym 73112 sys_rst
.sym 73114 basesoc_uart_phy_rx_busy
.sym 73115 basesoc_uart_phy_rx_bitcount[0]
.sym 73116 sys_rst
.sym 73117 $abc$36366$n3256
.sym 73121 basesoc_uart_tx_fifo_wrport_we
.sym 73123 sys_rst
.sym 73126 $abc$36366$n2847
.sym 73127 $abc$36366$n2850_1
.sym 73128 sys_rst
.sym 73144 $abc$36366$n6636
.sym 73147 basesoc_uart_phy_rx_busy
.sym 73150 $abc$36366$n2847
.sym 73151 $abc$36366$n2850_1
.sym 73152 sys_rst
.sym 73156 $abc$36366$n3256
.sym 73157 sys_rst
.sym 73160 $abc$36366$n2788
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73173 $abc$36366$n2864
.sym 73175 basesoc_picorv328[9]
.sym 73177 basesoc_uart_phy_rx_bitcount[0]
.sym 73178 $abc$36366$n3681_1
.sym 73179 $abc$36366$n6697
.sym 73181 $abc$36366$n6636
.sym 73183 $abc$36366$n2784
.sym 73187 basesoc_picorv327[11]
.sym 73190 basesoc_uart_tx_fifo_do_read
.sym 73192 basesoc_ctrl_reset_reset_r
.sym 73193 basesoc_picorv323[2]
.sym 73194 basesoc_uart_tx_fifo_wrport_we
.sym 73196 $abc$36366$n2935
.sym 73198 $abc$36366$n2788
.sym 73206 $abc$36366$n2732
.sym 73207 basesoc_uart_phy_tx_reg[6]
.sym 73208 basesoc_uart_phy_tx_reg[5]
.sym 73213 basesoc_uart_phy_tx_reg[1]
.sym 73214 basesoc_uart_phy_tx_reg[7]
.sym 73217 basesoc_uart_phy_tx_reg[4]
.sym 73219 basesoc_uart_phy_tx_reg[2]
.sym 73220 basesoc_uart_phy_sink_payload_data[7]
.sym 73221 basesoc_uart_phy_sink_payload_data[6]
.sym 73223 basesoc_uart_phy_sink_payload_data[4]
.sym 73225 basesoc_uart_phy_sink_payload_data[2]
.sym 73226 basesoc_uart_phy_tx_reg[3]
.sym 73227 basesoc_uart_phy_sink_payload_data[0]
.sym 73230 basesoc_uart_phy_sink_payload_data[5]
.sym 73232 basesoc_uart_phy_sink_payload_data[3]
.sym 73233 $abc$36366$n2735
.sym 73234 basesoc_uart_phy_sink_payload_data[1]
.sym 73237 $abc$36366$n2735
.sym 73238 basesoc_uart_phy_sink_payload_data[0]
.sym 73239 basesoc_uart_phy_tx_reg[1]
.sym 73243 basesoc_uart_phy_sink_payload_data[1]
.sym 73244 basesoc_uart_phy_tx_reg[2]
.sym 73246 $abc$36366$n2735
.sym 73249 basesoc_uart_phy_sink_payload_data[7]
.sym 73251 $abc$36366$n2735
.sym 73255 basesoc_uart_phy_sink_payload_data[6]
.sym 73257 basesoc_uart_phy_tx_reg[7]
.sym 73258 $abc$36366$n2735
.sym 73261 $abc$36366$n2735
.sym 73262 basesoc_uart_phy_tx_reg[6]
.sym 73264 basesoc_uart_phy_sink_payload_data[5]
.sym 73268 $abc$36366$n2735
.sym 73269 basesoc_uart_phy_sink_payload_data[4]
.sym 73270 basesoc_uart_phy_tx_reg[5]
.sym 73273 $abc$36366$n2735
.sym 73275 basesoc_uart_phy_tx_reg[4]
.sym 73276 basesoc_uart_phy_sink_payload_data[3]
.sym 73279 basesoc_uart_phy_sink_payload_data[2]
.sym 73280 basesoc_uart_phy_tx_reg[3]
.sym 73282 $abc$36366$n2735
.sym 73283 $abc$36366$n2732
.sym 73284 clk12_$glb_clk
.sym 73285 sys_rst_$glb_sr
.sym 73286 basesoc_uart_phy_sink_payload_data[7]
.sym 73287 basesoc_uart_phy_sink_payload_data[6]
.sym 73288 basesoc_uart_phy_sink_payload_data[5]
.sym 73289 basesoc_uart_phy_sink_payload_data[4]
.sym 73290 basesoc_uart_phy_sink_payload_data[3]
.sym 73291 basesoc_uart_phy_sink_payload_data[2]
.sym 73292 basesoc_uart_phy_sink_payload_data[1]
.sym 73293 basesoc_uart_phy_sink_payload_data[0]
.sym 73297 basesoc_picorv327[31]
.sym 73298 basesoc_picorv328[12]
.sym 73299 basesoc_uart_tx_fifo_consume[3]
.sym 73301 $abc$36366$n2826_1
.sym 73304 basesoc_picorv327[9]
.sym 73305 basesoc_uart_tx_fifo_consume[0]
.sym 73307 $abc$36366$n2935
.sym 73312 basesoc_picorv327[12]
.sym 73313 basesoc_dat_w[4]
.sym 73315 basesoc_picorv323[0]
.sym 73321 basesoc_picorv323[4]
.sym 73328 $abc$36366$n4439_1
.sym 73330 basesoc_picorv327[12]
.sym 73331 $abc$36366$n4450_1
.sym 73333 basesoc_picorv327[20]
.sym 73336 $abc$36366$n4429_1
.sym 73338 $abc$36366$n4432_1
.sym 73339 basesoc_picorv323[0]
.sym 73341 $abc$36366$n4443
.sym 73342 $abc$36366$n4436_1
.sym 73343 basesoc_picorv327[19]
.sym 73346 $abc$36366$n4428
.sym 73347 basesoc_picorv327[11]
.sym 73351 $abc$36366$n4435_1
.sym 73352 basesoc_picorv323[3]
.sym 73353 basesoc_picorv323[2]
.sym 73360 $abc$36366$n4436_1
.sym 73361 $abc$36366$n4439_1
.sym 73363 basesoc_picorv323[2]
.sym 73366 $abc$36366$n4443
.sym 73368 $abc$36366$n4435_1
.sym 73369 basesoc_picorv323[3]
.sym 73372 basesoc_picorv323[3]
.sym 73374 $abc$36366$n4450_1
.sym 73375 $abc$36366$n4443
.sym 73378 basesoc_picorv323[2]
.sym 73379 $abc$36366$n4429_1
.sym 73381 $abc$36366$n4432_1
.sym 73384 basesoc_picorv327[20]
.sym 73386 basesoc_picorv327[19]
.sym 73387 basesoc_picorv323[0]
.sym 73390 $abc$36366$n4428
.sym 73391 basesoc_picorv323[3]
.sym 73392 $abc$36366$n4435_1
.sym 73397 basesoc_picorv323[0]
.sym 73398 basesoc_picorv327[11]
.sym 73399 basesoc_picorv327[12]
.sym 73403 $abc$36366$n4432_1
.sym 73404 basesoc_picorv323[2]
.sym 73405 $abc$36366$n4436_1
.sym 73420 $abc$36366$n208
.sym 73421 $PACKER_VCC_NET
.sym 73422 basesoc_picorv327[17]
.sym 73423 $abc$36366$n2935
.sym 73424 basesoc_picorv327[3]
.sym 73425 $abc$36366$n4447_1
.sym 73427 $abc$36366$n4251_1
.sym 73428 $abc$36366$n4421
.sym 73431 basesoc_uart_phy_rx
.sym 73432 $abc$36366$n4439_1
.sym 73437 $abc$36366$n2807
.sym 73438 $abc$36366$n208
.sym 73453 $abc$36366$n4541
.sym 73454 $abc$36366$n4536_1
.sym 73456 $abc$36366$n4540
.sym 73457 $abc$36366$n4417_1
.sym 73458 $abc$36366$n4451_1
.sym 73462 basesoc_picorv323[3]
.sym 73463 $abc$36366$n4454_1
.sym 73465 $abc$36366$n4537
.sym 73466 sys_rst
.sym 73469 $abc$36366$n4539
.sym 73470 $abc$36366$n4450_1
.sym 73471 $abc$36366$n4447_1
.sym 73472 $abc$36366$n4456_1
.sym 73476 basesoc_picorv323[2]
.sym 73479 basesoc_picorv323[2]
.sym 73480 basesoc_uart_tx_fifo_do_read
.sym 73481 basesoc_picorv323[4]
.sym 73484 $abc$36366$n4451_1
.sym 73485 basesoc_picorv323[2]
.sym 73486 $abc$36366$n4447_1
.sym 73489 $abc$36366$n4539
.sym 73490 $abc$36366$n4536_1
.sym 73491 $abc$36366$n4417_1
.sym 73492 basesoc_picorv323[4]
.sym 73501 $abc$36366$n4541
.sym 73502 $abc$36366$n4540
.sym 73503 basesoc_picorv323[3]
.sym 73508 $abc$36366$n4451_1
.sym 73509 $abc$36366$n4454_1
.sym 73510 basesoc_picorv323[2]
.sym 73514 $abc$36366$n4456_1
.sym 73515 basesoc_picorv323[3]
.sym 73516 $abc$36366$n4450_1
.sym 73521 sys_rst
.sym 73522 basesoc_uart_tx_fifo_do_read
.sym 73525 basesoc_picorv323[3]
.sym 73527 $abc$36366$n4541
.sym 73528 $abc$36366$n4537
.sym 73542 basesoc_picorv327[7]
.sym 73543 basesoc_picorv327[26]
.sym 73544 $abc$36366$n4451_1
.sym 73545 $abc$36366$n208
.sym 73546 basesoc_picorv327[24]
.sym 73547 basesoc_picorv327[3]
.sym 73549 $abc$36366$n4541
.sym 73551 $abc$36366$n4454_1
.sym 73552 picorv32.mem_wordsize[2]
.sym 73553 $abc$36366$n4537
.sym 73555 picorv32.mem_wordsize[2]
.sym 73556 basesoc_picorv328[21]
.sym 73557 picorv32.mem_wordsize[2]
.sym 73560 $abc$36366$n2819
.sym 73563 csrbank0_leds_out0_w[2]
.sym 73564 $abc$36366$n4597_1
.sym 73566 $abc$36366$n2870
.sym 73573 $abc$36366$n3187
.sym 73576 $abc$36366$n4540
.sym 73577 $abc$36366$n4420_1
.sym 73578 $abc$36366$n4420_1
.sym 73579 basesoc_picorv323[4]
.sym 73581 $abc$36366$n4606
.sym 73583 $abc$36366$n4417_1
.sym 73584 basesoc_picorv323[3]
.sym 73585 basesoc_picorv327[16]
.sym 73586 $abc$36366$n4456_1
.sym 73588 $abc$36366$n4598_1
.sym 73595 basesoc_picorv328[16]
.sym 73597 $abc$36366$n4597_1
.sym 73606 basesoc_picorv323[3]
.sym 73608 $abc$36366$n4456_1
.sym 73609 $abc$36366$n4540
.sym 73630 $abc$36366$n3187
.sym 73633 $abc$36366$n4420_1
.sym 73636 $abc$36366$n4417_1
.sym 73637 basesoc_picorv323[4]
.sym 73638 $abc$36366$n4597_1
.sym 73639 $abc$36366$n4598_1
.sym 73642 $abc$36366$n4420_1
.sym 73643 $abc$36366$n4606
.sym 73644 basesoc_picorv328[16]
.sym 73645 basesoc_picorv327[16]
.sym 73665 $abc$36366$n3020
.sym 73667 $abc$36366$n3187
.sym 73668 picorv32.instr_sub
.sym 73669 $abc$36366$n3688_1
.sym 73670 $abc$36366$n4540
.sym 73671 $abc$36366$n3185
.sym 73673 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 73674 basesoc_picorv323[3]
.sym 73675 $abc$36366$n6769
.sym 73676 picorv32.instr_sub
.sym 73677 $abc$36366$n4606
.sym 73678 $abc$36366$n4421
.sym 73679 basesoc_picorv327[4]
.sym 73680 basesoc_picorv327[6]
.sym 73681 basesoc_picorv327[18]
.sym 73683 basesoc_picorv327[11]
.sym 73684 $abc$36366$n4658
.sym 73685 $abc$36366$n2825_1
.sym 73686 basesoc_picorv328[31]
.sym 73689 basesoc_picorv328[24]
.sym 73690 basesoc_picorv328[22]
.sym 73696 basesoc_picorv328[24]
.sym 73697 $abc$36366$n3178
.sym 73698 basesoc_picorv327[18]
.sym 73699 $abc$36366$n3171
.sym 73700 $abc$36366$n2826_1
.sym 73702 $abc$36366$n3176
.sym 73703 basesoc_picorv327[27]
.sym 73705 basesoc_picorv328[18]
.sym 73706 $abc$36366$n3182
.sym 73707 basesoc_picorv327[24]
.sym 73708 $abc$36366$n3162
.sym 73709 $abc$36366$n4419_1
.sym 73710 $abc$36366$n3179
.sym 73711 $abc$36366$n2825_1
.sym 73713 $abc$36366$n3181
.sym 73714 basesoc_picorv328[22]
.sym 73716 basesoc_picorv328[21]
.sym 73717 $abc$36366$n4421
.sym 73720 $abc$36366$n2819
.sym 73721 basesoc_picorv327[21]
.sym 73722 basesoc_picorv327[24]
.sym 73723 basesoc_picorv327[22]
.sym 73724 basesoc_picorv328[27]
.sym 73725 $abc$36366$n3185
.sym 73726 $abc$36366$n2821
.sym 73729 $abc$36366$n2826_1
.sym 73730 $abc$36366$n2821
.sym 73731 $abc$36366$n2825_1
.sym 73732 $abc$36366$n2819
.sym 73736 basesoc_picorv328[21]
.sym 73738 basesoc_picorv327[21]
.sym 73741 basesoc_picorv328[24]
.sym 73742 basesoc_picorv327[24]
.sym 73743 $abc$36366$n4419_1
.sym 73744 $abc$36366$n4421
.sym 73747 $abc$36366$n3182
.sym 73748 basesoc_picorv328[22]
.sym 73749 $abc$36366$n3181
.sym 73750 basesoc_picorv327[22]
.sym 73759 $abc$36366$n3178
.sym 73760 basesoc_picorv327[18]
.sym 73761 $abc$36366$n3179
.sym 73762 basesoc_picorv328[18]
.sym 73765 basesoc_picorv327[24]
.sym 73766 basesoc_picorv328[27]
.sym 73767 basesoc_picorv328[24]
.sym 73768 basesoc_picorv327[27]
.sym 73771 $abc$36366$n3171
.sym 73772 $abc$36366$n3185
.sym 73773 $abc$36366$n3162
.sym 73774 $abc$36366$n3176
.sym 73787 $abc$36366$n6771
.sym 73790 $abc$36366$n2859
.sym 73791 $abc$36366$n4456_1
.sym 73792 $abc$36366$n3177
.sym 73793 basesoc_picorv327[24]
.sym 73794 basesoc_picorv328[25]
.sym 73795 basesoc_picorv327[14]
.sym 73796 $abc$36366$n4645_1
.sym 73798 basesoc_picorv328[25]
.sym 73799 $abc$36366$n4456_1
.sym 73800 $abc$36366$n6768
.sym 73801 basesoc_picorv328[12]
.sym 73803 basesoc_picorv327[6]
.sym 73804 $abc$36366$n4417_1
.sym 73805 picorv32.instr_jal
.sym 73806 basesoc_picorv323[4]
.sym 73808 basesoc_picorv327[12]
.sym 73810 picorv32.mem_rdata_q[13]
.sym 73812 $abc$36366$n2821
.sym 73813 $abc$36366$n3161
.sym 73819 $abc$36366$n2859
.sym 73820 picorv32.mem_rdata_q[6]
.sym 73821 $abc$36366$n4604
.sym 73822 $abc$36366$n2818
.sym 73823 $abc$36366$n4676
.sym 73824 basesoc_picorv323[4]
.sym 73827 $abc$36366$n4570
.sym 73829 $abc$36366$n4419_1
.sym 73830 picorv32.mem_rdata_q[5]
.sym 73831 picorv32.mem_rdata_latched[5]
.sym 73833 picorv32.mem_rdata_latched[6]
.sym 73836 $abc$36366$n4597_1
.sym 73838 $abc$36366$n2870
.sym 73841 $abc$36366$n2866
.sym 73842 basesoc_picorv327[31]
.sym 73846 basesoc_picorv328[31]
.sym 73848 $abc$36366$n4421
.sym 73849 basesoc_picorv327[22]
.sym 73850 basesoc_picorv328[22]
.sym 73852 $abc$36366$n4604
.sym 73853 basesoc_picorv323[4]
.sym 73855 $abc$36366$n4570
.sym 73858 picorv32.mem_rdata_latched[6]
.sym 73864 $abc$36366$n4604
.sym 73865 $abc$36366$n4597_1
.sym 73866 $abc$36366$n4676
.sym 73872 picorv32.mem_rdata_latched[5]
.sym 73876 picorv32.mem_rdata_q[5]
.sym 73877 $abc$36366$n2818
.sym 73878 $abc$36366$n2859
.sym 73879 $abc$36366$n2870
.sym 73882 $abc$36366$n4419_1
.sym 73883 basesoc_picorv328[22]
.sym 73884 basesoc_picorv327[22]
.sym 73885 $abc$36366$n4421
.sym 73888 $abc$36366$n2859
.sym 73889 picorv32.mem_rdata_q[6]
.sym 73890 $abc$36366$n2866
.sym 73891 $abc$36366$n2818
.sym 73895 basesoc_picorv328[31]
.sym 73896 basesoc_picorv327[31]
.sym 73899 clk12_$glb_clk
.sym 73912 picorv32.cpu_state[2]
.sym 73914 basesoc_picorv327[3]
.sym 73915 $abc$36366$n4604
.sym 73916 $abc$36366$n4421
.sym 73917 basesoc_picorv327[1]
.sym 73918 basesoc_picorv327[7]
.sym 73919 basesoc_picorv327[29]
.sym 73921 $PACKER_VCC_NET
.sym 73924 basesoc_picorv328[16]
.sym 73925 picorv32.is_sb_sh_sw
.sym 73926 $abc$36366$n208
.sym 73927 $abc$36366$n2864
.sym 73929 picorv32.is_alu_reg_imm
.sym 73930 picorv32.mem_rdata_q[12]
.sym 73931 picorv32.instr_jal
.sym 73933 $abc$36366$n3435
.sym 73934 $abc$36366$n4421
.sym 73935 $abc$36366$n3437
.sym 73942 picorv32.mem_rdata_latched[2]
.sym 73943 $abc$36366$n3437
.sym 73945 $abc$36366$n3441
.sym 73948 $abc$36366$n3434
.sym 73951 picorv32.mem_rdata_latched[4]
.sym 73954 picorv32.mem_rdata_latched[5]
.sym 73956 $abc$36366$n3432
.sym 73967 picorv32.mem_rdata_latched[6]
.sym 73968 picorv32.mem_rdata_latched[3]
.sym 73975 picorv32.mem_rdata_latched[4]
.sym 73976 picorv32.mem_rdata_latched[5]
.sym 73977 picorv32.mem_rdata_latched[6]
.sym 73981 picorv32.mem_rdata_latched[5]
.sym 73982 picorv32.mem_rdata_latched[4]
.sym 73984 picorv32.mem_rdata_latched[6]
.sym 73987 $abc$36366$n3434
.sym 73988 picorv32.mem_rdata_latched[3]
.sym 73993 picorv32.mem_rdata_latched[5]
.sym 73994 picorv32.mem_rdata_latched[4]
.sym 73996 picorv32.mem_rdata_latched[6]
.sym 73999 picorv32.mem_rdata_latched[6]
.sym 74000 $abc$36366$n3432
.sym 74001 picorv32.mem_rdata_latched[4]
.sym 74002 picorv32.mem_rdata_latched[5]
.sym 74005 picorv32.mem_rdata_latched[5]
.sym 74006 picorv32.mem_rdata_latched[6]
.sym 74008 picorv32.mem_rdata_latched[4]
.sym 74012 $abc$36366$n3437
.sym 74014 $abc$36366$n3432
.sym 74017 $abc$36366$n3441
.sym 74018 picorv32.mem_rdata_latched[2]
.sym 74019 picorv32.mem_rdata_latched[3]
.sym 74020 $abc$36366$n3434
.sym 74021 $abc$36366$n3006_$glb_ce
.sym 74022 clk12_$glb_clk
.sym 74036 $abc$36366$n6777
.sym 74037 $abc$36366$n3089
.sym 74038 basesoc_picorv328[27]
.sym 74039 basesoc_picorv327[24]
.sym 74040 basesoc_picorv327[3]
.sym 74041 picorv32.mem_wordsize[2]
.sym 74042 basesoc_picorv328[29]
.sym 74043 basesoc_picorv323[2]
.sym 74044 basesoc_picorv327[20]
.sym 74045 basesoc_picorv328[28]
.sym 74046 $abc$36366$n6778
.sym 74048 picorv32.mem_rdata_q[13]
.sym 74049 basesoc_picorv327[31]
.sym 74050 $abc$36366$n3458
.sym 74051 csrbank0_leds_out0_w[2]
.sym 74052 $abc$36366$n4045
.sym 74053 picorv32.mem_wordsize[2]
.sym 74054 basesoc_picorv327[31]
.sym 74055 picorv32.instr_lui
.sym 74056 $abc$36366$n2819
.sym 74057 picorv32.is_alu_reg_imm
.sym 74058 basesoc_picorv327[7]
.sym 74059 picorv32.instr_jal
.sym 74065 $abc$36366$n4420_1
.sym 74067 $abc$36366$n3433
.sym 74068 picorv32.mem_rdata_latched[12]
.sym 74072 picorv32.instr_jal
.sym 74073 $abc$36366$n4418
.sym 74074 picorv32.mem_rdata_latched[14]
.sym 74075 picorv32.mem_rdata_latched[13]
.sym 74076 $abc$36366$n3441
.sym 74078 picorv32.mem_rdata_q[14]
.sym 74083 $abc$36366$n3409
.sym 74085 $abc$36366$n208
.sym 74089 picorv32.mem_rdata_latched[2]
.sym 74090 picorv32.mem_rdata_q[12]
.sym 74093 picorv32.mem_rdata_q[13]
.sym 74094 $abc$36366$n4421
.sym 74105 $abc$36366$n4420_1
.sym 74106 $abc$36366$n4418
.sym 74107 $abc$36366$n4421
.sym 74110 $abc$36366$n208
.sym 74112 $abc$36366$n3409
.sym 74113 picorv32.instr_jal
.sym 74116 picorv32.mem_rdata_latched[13]
.sym 74117 $abc$36366$n3441
.sym 74118 picorv32.mem_rdata_latched[12]
.sym 74119 picorv32.mem_rdata_latched[14]
.sym 74123 picorv32.mem_rdata_latched[13]
.sym 74128 picorv32.mem_rdata_q[13]
.sym 74129 picorv32.mem_rdata_q[12]
.sym 74131 picorv32.mem_rdata_q[14]
.sym 74135 picorv32.mem_rdata_latched[2]
.sym 74136 $abc$36366$n3433
.sym 74140 picorv32.mem_rdata_latched[2]
.sym 74143 $abc$36366$n3433
.sym 74145 clk12_$glb_clk
.sym 74155 picorv32.mem_rdata_q[13]
.sym 74161 $abc$36366$n3458
.sym 74163 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74165 picorv32.cpu_state[2]
.sym 74166 $abc$36366$n3441
.sym 74167 picorv32.latched_is_lh
.sym 74168 $abc$36366$n3829_1
.sym 74169 picorv32.mem_rdata_q[13]
.sym 74170 basesoc_picorv327[19]
.sym 74171 basesoc_picorv327[4]
.sym 74172 picorv32.cpu_state[2]
.sym 74174 basesoc_picorv327[11]
.sym 74175 basesoc_picorv327[31]
.sym 74176 basesoc_picorv327[6]
.sym 74177 basesoc_picorv327[18]
.sym 74178 basesoc_picorv327[1]
.sym 74179 $abc$36366$n3089
.sym 74180 $abc$36366$n3432
.sym 74181 picorv32.instr_lui
.sym 74189 picorv32.instr_lui
.sym 74191 $abc$36366$n728
.sym 74193 $PACKER_GND_NET
.sym 74194 picorv32.instr_jal
.sym 74195 picorv32.instr_jalr
.sym 74199 $abc$36366$n3507_1
.sym 74203 $abc$36366$n3444_1
.sym 74205 $abc$36366$n3435
.sym 74206 picorv32.instr_auipc
.sym 74207 $abc$36366$n3437
.sym 74229 $abc$36366$n3435
.sym 74230 $abc$36366$n3444_1
.sym 74234 $abc$36366$n3437
.sym 74235 $abc$36366$n3444_1
.sym 74240 picorv32.instr_jal
.sym 74241 picorv32.instr_lui
.sym 74242 picorv32.instr_auipc
.sym 74246 $abc$36366$n728
.sym 74248 picorv32.instr_jalr
.sym 74251 $PACKER_GND_NET
.sym 74264 $abc$36366$n3444_1
.sym 74266 $abc$36366$n3507_1
.sym 74267 $abc$36366$n3006_$glb_ce
.sym 74268 clk12_$glb_clk
.sym 74282 $abc$36366$n4420_1
.sym 74283 $abc$36366$n3008
.sym 74284 basesoc_picorv328[28]
.sym 74285 picorv32.mem_wordsize[0]
.sym 74287 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74288 $abc$36366$n3829_1
.sym 74289 picorv32.mem_wordsize[0]
.sym 74290 basesoc_picorv327[16]
.sym 74291 picorv32.mem_rdata_q[30]
.sym 74292 $abc$36366$n2990
.sym 74293 $abc$36366$n2934
.sym 74294 $abc$36366$n2995
.sym 74296 basesoc_picorv327[7]
.sym 74297 picorv32.instr_jal
.sym 74298 picorv32.mem_rdata_q[12]
.sym 74300 basesoc_picorv327[12]
.sym 74301 picorv32.is_lb_lh_lw_lbu_lhu
.sym 74302 basesoc_picorv327[6]
.sym 74304 $abc$36366$n4079_1
.sym 74305 picorv32.instr_jalr
.sym 74311 $abc$36366$n5449_1
.sym 74312 basesoc_picorv327[1]
.sym 74313 $abc$36366$n3089
.sym 74316 basesoc_picorv327[7]
.sym 74319 basesoc_picorv327[6]
.sym 74321 $abc$36366$n4081_1
.sym 74323 $abc$36366$n4078_1
.sym 74324 $abc$36366$n4045
.sym 74325 $abc$36366$n5141
.sym 74327 $abc$36366$n4884
.sym 74328 $abc$36366$n5439_1
.sym 74330 $abc$36366$n4079_1
.sym 74332 $abc$36366$n5424_1
.sym 74334 $abc$36366$n5451_1
.sym 74337 $abc$36366$n5436_1
.sym 74338 $abc$36366$n3024
.sym 74342 $abc$36366$n3021
.sym 74344 $abc$36366$n4884
.sym 74345 $abc$36366$n5436_1
.sym 74347 $abc$36366$n5141
.sym 74350 $abc$36366$n5424_1
.sym 74351 $abc$36366$n3021
.sym 74352 basesoc_picorv327[1]
.sym 74353 $abc$36366$n4045
.sym 74356 $abc$36366$n4045
.sym 74357 $abc$36366$n4078_1
.sym 74358 $abc$36366$n3021
.sym 74359 basesoc_picorv327[6]
.sym 74368 $abc$36366$n3024
.sym 74369 $abc$36366$n4081_1
.sym 74370 $abc$36366$n4884
.sym 74371 $abc$36366$n4079_1
.sym 74374 basesoc_picorv327[7]
.sym 74375 $abc$36366$n3021
.sym 74376 $abc$36366$n5439_1
.sym 74377 $abc$36366$n4045
.sym 74386 $abc$36366$n5451_1
.sym 74387 $abc$36366$n5449_1
.sym 74390 $abc$36366$n3089
.sym 74391 clk12_$glb_clk
.sym 74403 csrbank0_leds_out0_w[0]
.sym 74405 $abc$36366$n5141
.sym 74406 picorv32.cpu_state[3]
.sym 74407 $abc$36366$n3089
.sym 74408 $abc$36366$n5429
.sym 74409 basesoc_picorv327[17]
.sym 74410 $abc$36366$n2994
.sym 74411 picorv32.instr_srli
.sym 74412 $abc$36366$n3829_1
.sym 74413 $abc$36366$n5141
.sym 74414 $abc$36366$n3007_1
.sym 74415 $abc$36366$n5449_1
.sym 74416 $abc$36366$n3009
.sym 74417 basesoc_picorv327[31]
.sym 74418 $abc$36366$n208
.sym 74419 picorv32.decoded_imm_uj[12]
.sym 74420 $abc$36366$n5451_1
.sym 74421 picorv32.is_alu_reg_imm
.sym 74424 $abc$36366$n3024
.sym 74425 picorv32.is_sb_sh_sw
.sym 74426 picorv32.mem_rdata_q[12]
.sym 74428 picorv32.instr_jal
.sym 74436 $abc$36366$n3021
.sym 74439 picorv32.is_alu_reg_imm
.sym 74442 $abc$36366$n208
.sym 74443 $abc$36366$n4113
.sym 74444 picorv32.mem_rdata_latched[12]
.sym 74445 $abc$36366$n3019
.sym 74446 $abc$36366$n3017
.sym 74450 $abc$36366$n3432
.sym 74451 picorv32.is_lb_lh_lw_lbu_lhu
.sym 74453 $abc$36366$n3018
.sym 74456 $abc$36366$n3020
.sym 74457 $abc$36366$n4045
.sym 74458 basesoc_picorv327[11]
.sym 74460 $abc$36366$n2864
.sym 74465 picorv32.instr_jalr
.sym 74467 picorv32.instr_jalr
.sym 74468 picorv32.is_lb_lh_lw_lbu_lhu
.sym 74470 picorv32.is_alu_reg_imm
.sym 74473 $abc$36366$n2864
.sym 74476 $abc$36366$n3432
.sym 74486 $abc$36366$n3019
.sym 74487 $abc$36366$n3017
.sym 74488 $abc$36366$n3020
.sym 74492 $abc$36366$n208
.sym 74494 $abc$36366$n3018
.sym 74499 picorv32.mem_rdata_latched[12]
.sym 74503 $abc$36366$n3021
.sym 74504 basesoc_picorv327[11]
.sym 74505 $abc$36366$n4113
.sym 74506 $abc$36366$n4045
.sym 74513 $abc$36366$n3006_$glb_ce
.sym 74514 clk12_$glb_clk
.sym 74527 csrbank0_leds_out0_w[1]
.sym 74528 picorv32.mem_rdata_q[14]
.sym 74529 basesoc_picorv327[3]
.sym 74530 basesoc_picorv327[18]
.sym 74531 picorv32.mem_rdata_q[13]
.sym 74532 picorv32.is_lb_lh_lw_lbu_lhu
.sym 74533 picorv32.latched_is_lu
.sym 74534 picorv32.is_lui_auipc_jal
.sym 74535 $abc$36366$n5141
.sym 74536 $abc$36366$n3018
.sym 74538 $abc$36366$n3089
.sym 74540 $abc$36366$n2819
.sym 74541 $abc$36366$n2995
.sym 74542 $abc$36366$n3072
.sym 74543 $abc$36366$n4045
.sym 74544 csrbank0_leds_out0_w[2]
.sym 74545 basesoc_picorv327[31]
.sym 74549 basesoc_picorv327[26]
.sym 74550 picorv32.instr_retirq
.sym 74551 $abc$36366$n4209_1
.sym 74557 $abc$36366$n4115
.sym 74559 picorv32.mem_rdata_latched[28]
.sym 74564 $abc$36366$n3021
.sym 74565 basesoc_picorv327[31]
.sym 74566 $abc$36366$n2995
.sym 74567 $abc$36366$n3007_1
.sym 74568 $abc$36366$n3068
.sym 74569 $abc$36366$n3008_1
.sym 74570 $abc$36366$n4114
.sym 74571 $abc$36366$n4116
.sym 74572 $abc$36366$n4045
.sym 74573 picorv32.mem_rdata_latched[12]
.sym 74574 $abc$36366$n3024
.sym 74575 basesoc_picorv327[12]
.sym 74576 $abc$36366$n4889
.sym 74577 $abc$36366$n5546
.sym 74579 $abc$36366$n4036_1
.sym 74581 $abc$36366$n5450
.sym 74582 picorv32.irq_active
.sym 74586 basesoc_picorv327[12]
.sym 74587 picorv32.irq_mask[1]
.sym 74590 basesoc_picorv327[12]
.sym 74591 $abc$36366$n4116
.sym 74592 $abc$36366$n4036_1
.sym 74593 $abc$36366$n3007_1
.sym 74596 $abc$36366$n3024
.sym 74597 $abc$36366$n4115
.sym 74598 $abc$36366$n4889
.sym 74599 $abc$36366$n4114
.sym 74602 picorv32.mem_rdata_latched[12]
.sym 74608 picorv32.irq_mask[1]
.sym 74609 $abc$36366$n3068
.sym 74611 picorv32.irq_active
.sym 74621 picorv32.mem_rdata_latched[28]
.sym 74626 $abc$36366$n5546
.sym 74627 basesoc_picorv327[31]
.sym 74628 $abc$36366$n2995
.sym 74629 $abc$36366$n3008_1
.sym 74632 $abc$36366$n5450
.sym 74633 $abc$36366$n4045
.sym 74634 $abc$36366$n3021
.sym 74635 basesoc_picorv327[12]
.sym 74637 clk12_$glb_clk
.sym 74652 $abc$36366$n3019
.sym 74656 $abc$36366$n3068
.sym 74657 picorv32.mem_rdata_q[12]
.sym 74658 picorv32.decoder_trigger
.sym 74659 picorv32.cpu_state[1]
.sym 74660 $abc$36366$n3021
.sym 74661 $abc$36366$n4095
.sym 74662 picorv32.cpu_state[2]
.sym 74663 $abc$36366$n5546
.sym 74664 picorv32.mem_rdata_q[12]
.sym 74665 basesoc_picorv327[25]
.sym 74668 picorv32.irq_active
.sym 74671 basesoc_picorv327[31]
.sym 74672 picorv32.cpu_state[2]
.sym 74673 picorv32.instr_lui
.sym 74681 $abc$36366$n3008_1
.sym 74682 $abc$36366$n5497_1
.sym 74684 $abc$36366$n3024
.sym 74686 picorv32.cpu_state[0]
.sym 74687 $abc$36366$n4211
.sym 74688 $abc$36366$n208
.sym 74689 $abc$36366$n5496_1
.sym 74690 $abc$36366$n4207_1
.sym 74692 $abc$36366$n4903
.sym 74694 $abc$36366$n5547
.sym 74695 $abc$36366$n4045
.sym 74696 $abc$36366$n4038_1
.sym 74698 $abc$36366$n3089
.sym 74699 basesoc_picorv327[25]
.sym 74700 $abc$36366$n4206_1
.sym 74704 $abc$36366$n5141
.sym 74706 basesoc_picorv327[26]
.sym 74709 $abc$36366$n3021
.sym 74710 picorv32.cpu_state[4]
.sym 74711 $abc$36366$n4209_1
.sym 74713 $abc$36366$n5496_1
.sym 74714 $abc$36366$n5547
.sym 74715 $abc$36366$n5497_1
.sym 74716 picorv32.cpu_state[4]
.sym 74726 $abc$36366$n4211
.sym 74727 $abc$36366$n3021
.sym 74728 basesoc_picorv327[26]
.sym 74731 $abc$36366$n208
.sym 74734 picorv32.cpu_state[0]
.sym 74737 $abc$36366$n4045
.sym 74738 basesoc_picorv327[25]
.sym 74739 $abc$36366$n4209_1
.sym 74740 $abc$36366$n4207_1
.sym 74749 $abc$36366$n4206_1
.sym 74750 $abc$36366$n5141
.sym 74751 $abc$36366$n3024
.sym 74752 $abc$36366$n4903
.sym 74755 picorv32.cpu_state[4]
.sym 74756 $abc$36366$n4038_1
.sym 74757 $abc$36366$n3008_1
.sym 74759 $abc$36366$n3089
.sym 74760 clk12_$glb_clk
.sym 74774 basesoc_picorv327[31]
.sym 74776 picorv32.cpu_state[3]
.sym 74777 $abc$36366$n3007_1
.sym 74778 $abc$36366$n4207_1
.sym 74780 $abc$36366$n3024
.sym 74781 picorv32.cpu_state[3]
.sym 74782 $abc$36366$n5477
.sym 74783 picorv32.cpu_state[3]
.sym 74785 $abc$36366$n3008_1
.sym 74789 picorv32.instr_jal
.sym 74790 $abc$36366$n5141
.sym 74794 picorv32.irq_active
.sym 74795 $abc$36366$n3021
.sym 74796 $abc$36366$n2820
.sym 74797 $abc$36366$n4045
.sym 74803 basesoc_picorv327[31]
.sym 74806 $abc$36366$n4212_1
.sym 74808 $abc$36366$n4038_1
.sym 74811 picorv32.irq_active
.sym 74814 $abc$36366$n3072
.sym 74816 $abc$36366$n5141
.sym 74818 picorv32.irq_state[0]
.sym 74819 $abc$36366$n208
.sym 74820 $abc$36366$n4904
.sym 74822 picorv32.instr_retirq
.sym 74826 picorv32.cpu_state[0]
.sym 74827 picorv32.cpu_state[2]
.sym 74828 $abc$36366$n3024
.sym 74829 $abc$36366$n4249_1
.sym 74830 $abc$36366$n3097
.sym 74834 $abc$36366$n3021
.sym 74836 $abc$36366$n3097
.sym 74837 picorv32.irq_active
.sym 74838 picorv32.irq_state[0]
.sym 74839 picorv32.cpu_state[0]
.sym 74848 basesoc_picorv327[31]
.sym 74849 $abc$36366$n4249_1
.sym 74850 $abc$36366$n3021
.sym 74851 $abc$36366$n4038_1
.sym 74854 picorv32.cpu_state[2]
.sym 74856 picorv32.instr_retirq
.sym 74872 $abc$36366$n208
.sym 74873 picorv32.cpu_state[2]
.sym 74875 picorv32.cpu_state[0]
.sym 74878 $abc$36366$n4904
.sym 74879 $abc$36366$n3024
.sym 74880 $abc$36366$n4212_1
.sym 74881 $abc$36366$n5141
.sym 74882 $abc$36366$n3072
.sym 74883 clk12_$glb_clk
.sym 74884 $abc$36366$n208_$glb_sr
.sym 74897 $abc$36366$n5141
.sym 74900 basesoc_picorv327[29]
.sym 74904 $abc$36366$n5141
.sym 74906 $abc$36366$n3008_1
.sym 74908 $abc$36366$n3029
.sym 74909 $abc$36366$n178
.sym 74910 $abc$36366$n208
.sym 74916 picorv32.instr_jal
.sym 74919 picorv32.decoded_imm_uj[12]
.sym 75020 $abc$36366$n4038_1
.sym 75024 picorv32.latched_store
.sym 75027 $abc$36366$n3796
.sym 75036 $abc$36366$n2819
.sym 75041 csrbank0_leds_out0_w[2]
.sym 75049 $abc$36366$n3409
.sym 75052 $abc$36366$n3065
.sym 75054 $abc$36366$n3030
.sym 75060 $abc$36366$n3079
.sym 75066 picorv32.irq_active
.sym 75068 $abc$36366$n2820
.sym 75069 $abc$36366$n178
.sym 75070 $abc$36366$n208
.sym 75077 count[0]
.sym 75095 $abc$36366$n3065
.sym 75097 $abc$36366$n3030
.sym 75100 $abc$36366$n208
.sym 75101 $abc$36366$n3409
.sym 75112 picorv32.irq_active
.sym 75119 $abc$36366$n2820
.sym 75120 $abc$36366$n178
.sym 75121 count[0]
.sym 75128 $abc$36366$n3079
.sym 75129 clk12_$glb_clk
.sym 75130 $abc$36366$n208_$glb_sr
.sym 75148 picorv32.cpu_state[4]
.sym 75149 $abc$36366$n3029_1
.sym 75153 $abc$36366$n3409
.sym 75163 count[0]
.sym 75270 picorv32.cpu_state[0]
.sym 75389 $abc$36366$n2918
.sym 75393 $abc$36366$n150
.sym 75400 $abc$36366$n3006
.sym 75403 $abc$36366$n208
.sym 75533 csrbank0_leds_out0_w[2]
.sym 75668 csrbank0_leds_out0_w[0]
.sym 75671 csrbank0_leds_out0_w[1]
.sym 75679 csrbank0_leds_out0_w[0]
.sym 75689 csrbank0_leds_out0_w[1]
.sym 75697 $abc$36366$n3020
.sym 75698 $PACKER_VCC_NET
.sym 75712 $abc$36366$n3020
.sym 75722 $PACKER_VCC_NET
.sym 75802 $abc$36366$n4536
.sym 75850 $abc$36366$n3979_1
.sym 75852 spiflash_miso
.sym 75882 $abc$36366$n4536
.sym 75890 basesoc_dat_w[1]
.sym 75937 basesoc_ctrl_storage[1]
.sym 75941 basesoc_ctrl_storage[0]
.sym 75975 basesoc_dat_w[6]
.sym 75978 basesoc_dat_w[6]
.sym 75980 basesoc_ctrl_bus_errors[2]
.sym 75982 basesoc_ctrl_bus_errors[7]
.sym 75985 basesoc_dat_w[6]
.sym 75987 array_muxed0[14]
.sym 75991 $abc$36366$n3217
.sym 75999 $abc$36366$n2871_1
.sym 76000 basesoc_ctrl_storage[1]
.sym 76039 basesoc_ctrl_storage[24]
.sym 76041 spiflash_cs_n
.sym 76042 basesoc_ctrl_storage[26]
.sym 76043 basesoc_ctrl_storage[27]
.sym 76044 $abc$36366$n5050
.sym 76045 $abc$36366$n5056_1
.sym 76046 $abc$36366$n5039_1
.sym 76083 $abc$36366$n2701
.sym 76084 basesoc_ctrl_bus_errors[15]
.sym 76087 spiflash_mosi
.sym 76090 basesoc_ctrl_bus_errors[13]
.sym 76092 array_muxed0[6]
.sym 76094 array_muxed2[2]
.sym 76102 array_muxed0[8]
.sym 76103 basesoc_dat_w[2]
.sym 76141 $abc$36366$n5038
.sym 76142 $abc$36366$n5051
.sym 76143 $abc$36366$n5037_1
.sym 76144 $abc$36366$n104
.sym 76146 $abc$36366$n5047
.sym 76147 $abc$36366$n5055
.sym 76148 $abc$36366$n100
.sym 76183 $abc$36366$n3220
.sym 76184 spiflash_miso
.sym 76186 spram_wren0
.sym 76187 basesoc_dat_w[3]
.sym 76190 $abc$36366$n2867_1
.sym 76192 basesoc_ctrl_reset_reset_r
.sym 76193 csrbank2_bitbang0_w[2]
.sym 76194 basesoc_ctrl_bus_errors[22]
.sym 76198 $abc$36366$n5
.sym 76203 interface1_bank_bus_dat_r[3]
.sym 76206 $abc$36366$n2685
.sym 76244 basesoc_uart_phy_rx_r
.sym 76245 interface1_bank_bus_dat_r[3]
.sym 76249 interface1_bank_bus_dat_r[1]
.sym 76250 interface1_bank_bus_dat_r[5]
.sym 76286 basesoc_dat_w[7]
.sym 76287 basesoc_ctrl_reset_reset_r
.sym 76290 basesoc_ctrl_bus_errors[27]
.sym 76294 basesoc_ctrl_bus_errors[3]
.sym 76297 basesoc_dat_w[1]
.sym 76299 basesoc_ctrl_storage[30]
.sym 76300 basesoc_dat_w[7]
.sym 76303 csrbank0_buttons_ev_enable0_w[2]
.sym 76305 $abc$36366$n3215
.sym 76306 $abc$36366$n2888
.sym 76308 $abc$36366$n3083
.sym 76346 csrbank0_buttons_ev_enable0_w[2]
.sym 76347 $abc$36366$n3215
.sym 76349 $abc$36366$n5076
.sym 76351 $abc$36366$n2847
.sym 76352 $abc$36366$n2689
.sym 76388 $abc$36366$n7
.sym 76389 $abc$36366$n5061_1
.sym 76390 $abc$36366$n5071_1
.sym 76392 array_muxed0[3]
.sym 76393 basesoc_ctrl_bus_errors[12]
.sym 76395 $abc$36366$n3217
.sym 76397 $abc$36366$n3307
.sym 76400 $abc$36366$n2871_1
.sym 76406 $abc$36366$n2689
.sym 76407 $PACKER_VCC_NET
.sym 76447 $abc$36366$n86
.sym 76449 $abc$36366$n90
.sym 76450 $abc$36366$n2870
.sym 76489 basesoc_dat_w[1]
.sym 76490 adr[1]
.sym 76491 sys_rst
.sym 76492 $abc$36366$n3217
.sym 76494 sys_rst
.sym 76497 $abc$36366$n11
.sym 76498 adr[0]
.sym 76499 $abc$36366$n2687
.sym 76500 $abc$36366$n3215
.sym 76501 basesoc_adr[3]
.sym 76504 basesoc_dat_w[2]
.sym 76505 array_muxed0[8]
.sym 76506 array_muxed2[2]
.sym 76511 $abc$36366$n2689
.sym 76555 basesoc_adr[3]
.sym 76587 basesoc_we
.sym 76591 basesoc_dat_w[5]
.sym 76594 $abc$36366$n2870
.sym 76597 $abc$36366$n2691
.sym 76599 $abc$36366$n2685
.sym 76601 basesoc_uart_phy_rx_bitcount[0]
.sym 76611 basesoc_uart_tx_fifo_produce[2]
.sym 76653 basesoc_uart_tx_fifo_produce[2]
.sym 76654 basesoc_uart_tx_fifo_produce[3]
.sym 76655 basesoc_uart_tx_fifo_produce[0]
.sym 76656 $abc$36366$n6697
.sym 76657 $abc$36366$n6636
.sym 76694 basesoc_adr[3]
.sym 76698 $abc$36366$n2788
.sym 76700 basesoc_uart_phy_rx_busy
.sym 76706 basesoc_uart_tx_fifo_produce[0]
.sym 76707 array_muxed0[3]
.sym 76708 basesoc_dat_w[7]
.sym 76710 basesoc_picorv327[1]
.sym 76711 $abc$36366$n3083
.sym 76713 basesoc_dat_w[1]
.sym 76715 basesoc_dat_w[3]
.sym 76716 $abc$36366$n4438_1
.sym 76753 $abc$36366$n4429_1
.sym 76754 $abc$36366$n4431
.sym 76755 $abc$36366$n4437
.sym 76756 $abc$36366$n2826
.sym 76757 $abc$36366$n6661
.sym 76758 $abc$36366$n6710
.sym 76759 basesoc_uart_tx_fifo_produce[1]
.sym 76760 $abc$36366$n4436_1
.sym 76802 basesoc_dat_w[3]
.sym 76803 basesoc_uart_phy_rx_bitcount[1]
.sym 76805 basesoc_we
.sym 76806 picorv32.mem_wordsize[2]
.sym 76807 basesoc_picorv327[9]
.sym 76808 basesoc_picorv323[1]
.sym 76809 basesoc_uart_tx_fifo_produce[3]
.sym 76810 $PACKER_VCC_NET
.sym 76811 $PACKER_VCC_NET
.sym 76813 $abc$36366$n4516
.sym 76815 basesoc_uart_tx_fifo_wrport_we
.sym 76816 eventmanager_status_w[1]
.sym 76818 basesoc_picorv327[10]
.sym 76825 $PACKER_VCC_NET
.sym 76827 basesoc_uart_tx_fifo_consume[3]
.sym 76831 basesoc_uart_tx_fifo_consume[0]
.sym 76833 $PACKER_VCC_NET
.sym 76836 $PACKER_VCC_NET
.sym 76841 basesoc_uart_tx_fifo_do_read
.sym 76843 $abc$36366$n6661
.sym 76849 basesoc_uart_tx_fifo_consume[2]
.sym 76850 basesoc_uart_tx_fifo_consume[1]
.sym 76851 $abc$36366$n6661
.sym 76855 basesoc_uart_phy_rx
.sym 76856 $abc$36366$n4516
.sym 76857 $abc$36366$n4557
.sym 76858 $abc$36366$n4460_1
.sym 76859 $abc$36366$n6726
.sym 76860 $abc$36366$n4447_1
.sym 76861 $abc$36366$n4444_1
.sym 76862 $abc$36366$n4443
.sym 76863 $PACKER_VCC_NET
.sym 76864 $PACKER_VCC_NET
.sym 76865 $PACKER_VCC_NET
.sym 76866 $PACKER_VCC_NET
.sym 76867 $PACKER_VCC_NET
.sym 76868 $PACKER_VCC_NET
.sym 76869 $abc$36366$n6661
.sym 76870 $abc$36366$n6661
.sym 76871 basesoc_uart_tx_fifo_consume[0]
.sym 76872 basesoc_uart_tx_fifo_consume[1]
.sym 76874 basesoc_uart_tx_fifo_consume[2]
.sym 76875 basesoc_uart_tx_fifo_consume[3]
.sym 76882 clk12_$glb_clk
.sym 76883 basesoc_uart_tx_fifo_do_read
.sym 76884 $PACKER_VCC_NET
.sym 76897 slave_sel[0]
.sym 76899 sys_rst
.sym 76903 picorv32.mem_wordsize[2]
.sym 76905 basesoc_picorv323[0]
.sym 76909 basesoc_picorv323[2]
.sym 76911 basesoc_picorv323[2]
.sym 76912 basesoc_dat_w[2]
.sym 76915 basesoc_picorv323[3]
.sym 76916 basesoc_uart_tx_fifo_consume[1]
.sym 76917 basesoc_picorv327[2]
.sym 76918 basesoc_picorv328[10]
.sym 76919 basesoc_picorv327[25]
.sym 76920 basesoc_picorv328[9]
.sym 76926 basesoc_dat_w[5]
.sym 76927 basesoc_dat_w[2]
.sym 76929 $abc$36366$n6661
.sym 76931 basesoc_uart_tx_fifo_produce[1]
.sym 76933 basesoc_uart_tx_fifo_produce[0]
.sym 76934 basesoc_ctrl_reset_reset_r
.sym 76935 basesoc_dat_w[7]
.sym 76936 basesoc_uart_tx_fifo_wrport_we
.sym 76937 $abc$36366$n6661
.sym 76938 $PACKER_VCC_NET
.sym 76942 basesoc_dat_w[1]
.sym 76943 basesoc_dat_w[4]
.sym 76944 basesoc_dat_w[3]
.sym 76945 basesoc_dat_w[6]
.sym 76947 basesoc_uart_tx_fifo_produce[3]
.sym 76953 basesoc_uart_tx_fifo_produce[2]
.sym 76957 $abc$36366$n4452
.sym 76958 $abc$36366$n4453_1
.sym 76959 $abc$36366$n4536_1
.sym 76960 $abc$36366$n4519
.sym 76961 $abc$36366$n4451_1
.sym 76962 $abc$36366$n2830
.sym 76963 $abc$36366$n4492_1
.sym 76964 $abc$36366$n4449
.sym 76965 $abc$36366$n6661
.sym 76966 $abc$36366$n6661
.sym 76967 $abc$36366$n6661
.sym 76968 $abc$36366$n6661
.sym 76969 $abc$36366$n6661
.sym 76970 $abc$36366$n6661
.sym 76971 $abc$36366$n6661
.sym 76972 $abc$36366$n6661
.sym 76973 basesoc_uart_tx_fifo_produce[0]
.sym 76974 basesoc_uart_tx_fifo_produce[1]
.sym 76976 basesoc_uart_tx_fifo_produce[2]
.sym 76977 basesoc_uart_tx_fifo_produce[3]
.sym 76984 clk12_$glb_clk
.sym 76985 basesoc_uart_tx_fifo_wrport_we
.sym 76986 basesoc_ctrl_reset_reset_r
.sym 76987 basesoc_dat_w[1]
.sym 76988 basesoc_dat_w[2]
.sym 76989 basesoc_dat_w[3]
.sym 76990 basesoc_dat_w[4]
.sym 76991 basesoc_dat_w[5]
.sym 76992 basesoc_dat_w[6]
.sym 76993 basesoc_dat_w[7]
.sym 76994 $PACKER_VCC_NET
.sym 76999 picorv32.mem_wordsize[0]
.sym 77000 $abc$36366$n4446
.sym 77002 $abc$36366$n4460_1
.sym 77003 $abc$36366$n2984
.sym 77005 regs0
.sym 77006 $abc$36366$n4446
.sym 77010 $abc$36366$n4557
.sym 77011 basesoc_picorv327[27]
.sym 77013 $abc$36366$n3002
.sym 77014 $abc$36366$n2830
.sym 77015 basesoc_picorv328[20]
.sym 77016 csrbank0_leds_out0_w[3]
.sym 77017 $abc$36366$n2830
.sym 77018 $abc$36366$n4420_1
.sym 77019 basesoc_uart_tx_fifo_produce[2]
.sym 77020 array_muxed0[7]
.sym 77021 basesoc_picorv327[23]
.sym 77059 $abc$36366$n4606
.sym 77060 $abc$36366$n6767
.sym 77061 $abc$36366$n4568
.sym 77062 basesoc_uart_tx_fifo_consume[1]
.sym 77063 $abc$36366$n3187
.sym 77064 $abc$36366$n3185
.sym 77065 $abc$36366$n4570
.sym 77066 $abc$36366$n6769
.sym 77101 basesoc_picorv327[6]
.sym 77102 sys_rst
.sym 77103 basesoc_picorv323[2]
.sym 77105 basesoc_uart_tx_fifo_do_read
.sym 77110 $abc$36366$n2825_1
.sym 77111 $abc$36366$n2935
.sym 77114 basesoc_picorv328[17]
.sym 77116 $abc$36366$n4604
.sym 77117 basesoc_picorv327[21]
.sym 77118 basesoc_picorv327[1]
.sym 77119 $abc$36366$n3083
.sym 77120 basesoc_picorv327[12]
.sym 77161 $abc$36366$n6768
.sym 77162 $abc$36366$n6762
.sym 77163 $abc$36366$n3184
.sym 77164 $abc$36366$n3176
.sym 77165 array_muxed0[7]
.sym 77166 $abc$36366$n4644
.sym 77167 $abc$36366$n3183
.sym 77168 $abc$36366$n6770
.sym 77203 basesoc_picorv323[0]
.sym 77205 basesoc_picorv323[4]
.sym 77209 basesoc_picorv323[0]
.sym 77210 basesoc_picorv327[6]
.sym 77211 basesoc_picorv328[13]
.sym 77212 $abc$36366$n6767
.sym 77213 $abc$36366$n4417_1
.sym 77214 $abc$36366$n4420_1
.sym 77215 basesoc_picorv328[16]
.sym 77216 basesoc_picorv327[10]
.sym 77218 basesoc_picorv327[18]
.sym 77219 basesoc_picorv327[9]
.sym 77220 basesoc_picorv328[31]
.sym 77221 $abc$36366$n4604
.sym 77223 basesoc_picorv327[10]
.sym 77224 eventmanager_status_w[1]
.sym 77225 basesoc_picorv327[21]
.sym 77226 $abc$36366$n6762
.sym 77263 $abc$36366$n4564
.sym 77264 $abc$36366$n4604
.sym 77265 $abc$36366$n4676
.sym 77266 $abc$36366$n4563_1
.sym 77267 $abc$36366$n4619_1
.sym 77268 $abc$36366$n4677
.sym 77269 $abc$36366$n6755
.sym 77270 $abc$36366$n4634
.sym 77306 $abc$36366$n4421
.sym 77308 $abc$36366$n2807
.sym 77310 basesoc_picorv328[8]
.sym 77311 $abc$36366$n3995_1
.sym 77313 basesoc_picorv323[5]
.sym 77314 $abc$36366$n6762
.sym 77317 basesoc_picorv327[2]
.sym 77318 basesoc_picorv327[4]
.sym 77319 basesoc_picorv327[25]
.sym 77320 $abc$36366$n2821
.sym 77321 basesoc_picorv328[10]
.sym 77323 basesoc_picorv328[9]
.sym 77324 $abc$36366$n4566_1
.sym 77325 basesoc_picorv327[11]
.sym 77326 basesoc_picorv328[15]
.sym 77327 basesoc_picorv328[10]
.sym 77328 $abc$36366$n4604
.sym 77365 $abc$36366$n6778
.sym 77367 picorv32.is_alu_reg_reg
.sym 77368 $abc$36366$n6779
.sym 77369 $abc$36366$n6777
.sym 77371 $abc$36366$n4565
.sym 77407 basesoc_picorv328[19]
.sym 77408 $abc$36366$n6755
.sym 77409 basesoc_picorv328[21]
.sym 77411 $abc$36366$n6781
.sym 77412 $abc$36366$n4634
.sym 77413 $abc$36366$n6775
.sym 77416 basesoc_picorv327[31]
.sym 77417 basesoc_picorv328[17]
.sym 77418 $abc$36366$n4678_1
.sym 77419 $abc$36366$n4420_1
.sym 77421 basesoc_picorv327[21]
.sym 77423 basesoc_picorv327[27]
.sym 77424 csrbank0_leds_out0_w[3]
.sym 77426 $abc$36366$n4420_1
.sym 77427 basesoc_picorv323[7]
.sym 77428 basesoc_picorv327[23]
.sym 77429 basesoc_picorv327[17]
.sym 77467 $abc$36366$n3007
.sym 77471 $abc$36366$n4418
.sym 77472 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 77473 $abc$36366$n4649
.sym 77509 $abc$36366$n3870
.sym 77510 $abc$36366$n3432
.sym 77511 basesoc_picorv328[23]
.sym 77514 basesoc_picorv328[31]
.sym 77515 basesoc_picorv328[22]
.sym 77516 basesoc_picorv327[31]
.sym 77517 basesoc_picorv327[1]
.sym 77518 basesoc_picorv328[24]
.sym 77519 basesoc_picorv323[1]
.sym 77520 picorv32.is_alu_reg_reg
.sym 77521 picorv32.is_alu_reg_reg
.sym 77522 picorv32.mem_wordsize[0]
.sym 77523 $abc$36366$n6779
.sym 77524 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 77525 basesoc_picorv327[21]
.sym 77526 basesoc_picorv327[1]
.sym 77527 $abc$36366$n3083
.sym 77528 basesoc_picorv327[12]
.sym 77569 $abc$36366$n3456_1
.sym 77570 $abc$36366$n3459_1
.sym 77573 picorv32.is_compare
.sym 77611 basesoc_picorv328[14]
.sym 77612 $abc$36366$n4649
.sym 77613 picorv32.mem_rdata_q[12]
.sym 77614 $abc$36366$n2821
.sym 77615 basesoc_picorv328[13]
.sym 77617 $abc$36366$n3161
.sym 77618 picorv32.mem_rdata_q[14]
.sym 77620 picorv32.mem_wordsize[2]
.sym 77621 picorv32.instr_sub
.sym 77622 picorv32.mem_rdata_q[13]
.sym 77624 eventmanager_status_w[1]
.sym 77626 basesoc_picorv327[18]
.sym 77628 basesoc_picorv327[10]
.sym 77631 basesoc_picorv327[9]
.sym 77632 basesoc_picorv327[21]
.sym 77634 picorv32.mem_rdata_latched[20]
.sym 77671 $abc$36366$n5449_1
.sym 77672 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 77675 $abc$36366$n5448_1
.sym 77676 $abc$36366$n4081_1
.sym 77677 $abc$36366$n4082_1
.sym 77678 $abc$36366$n4036_1
.sym 77714 basesoc_picorv327[31]
.sym 77715 $abc$36366$n4419_1
.sym 77716 picorv32.is_alu_reg_imm
.sym 77717 basesoc_picorv328[8]
.sym 77718 $abc$36366$n4421
.sym 77719 $abc$36366$n2934
.sym 77722 picorv32.is_sb_sh_sw
.sym 77723 picorv32.mem_rdata_q[12]
.sym 77724 picorv32.cpu_state[3]
.sym 77727 basesoc_picorv327[25]
.sym 77728 $abc$36366$n2821
.sym 77729 $abc$36366$n5141
.sym 77731 basesoc_picorv327[18]
.sym 77732 $abc$36366$n4036_1
.sym 77733 basesoc_picorv327[11]
.sym 77734 $abc$36366$n3409
.sym 77735 $abc$36366$n4889
.sym 77736 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 77773 $abc$36366$n4032_1
.sym 77774 basesoc_picorv327[18]
.sym 77775 basesoc_picorv327[11]
.sym 77776 $abc$36366$n5465
.sym 77777 basesoc_picorv327[21]
.sym 77778 $abc$36366$n5464_1
.sym 77779 $abc$36366$n5546
.sym 77780 basesoc_picorv327[25]
.sym 77815 $abc$36366$n2995
.sym 77816 picorv32.mem_rdata_q[13]
.sym 77817 basesoc_picorv327[0]
.sym 77818 picorv32.mem_wordsize[2]
.sym 77819 $abc$36366$n4045
.sym 77821 $abc$36366$n3009
.sym 77822 picorv32.mem_wordsize[0]
.sym 77823 picorv32.cpu_state[3]
.sym 77824 basesoc_picorv327[7]
.sym 77825 picorv32.is_alu_reg_imm
.sym 77826 $abc$36366$n3458
.sym 77827 picorv32.cpu_state[0]
.sym 77828 basesoc_picorv327[21]
.sym 77829 basesoc_picorv327[17]
.sym 77830 $abc$36366$n2840_1
.sym 77832 csrbank0_leds_out0_w[3]
.sym 77834 basesoc_picorv327[25]
.sym 77835 basesoc_picorv327[27]
.sym 77836 $abc$36366$n5466_1
.sym 77837 $abc$36366$n4036_1
.sym 77838 $abc$36366$n4205
.sym 77875 $abc$36366$n4095
.sym 77876 $abc$36366$n4096_1
.sym 77877 $abc$36366$n3078
.sym 77878 $abc$36366$n4116
.sym 77879 $abc$36366$n5467_1
.sym 77880 picorv32.mem_rdata_q[20]
.sym 77881 $abc$36366$n3072_1
.sym 77882 picorv32.cpu_state[1]
.sym 77917 picorv32.mem_rdata_q[12]
.sym 77918 $abc$36366$n5546
.sym 77919 $abc$36366$n5141
.sym 77922 basesoc_picorv327[25]
.sym 77926 basesoc_picorv327[18]
.sym 77928 basesoc_picorv327[11]
.sym 77929 $abc$36366$n3024
.sym 77931 $abc$36366$n5478_1
.sym 77933 basesoc_picorv327[21]
.sym 77934 $abc$36366$n3083
.sym 77935 picorv32.instr_srl
.sym 77939 basesoc_picorv327[25]
.sym 77977 $abc$36366$n3063
.sym 77978 picorv32.mem_do_prefetch
.sym 77980 $abc$36366$n4208
.sym 77981 $abc$36366$n3192
.sym 77982 $abc$36366$n4207_1
.sym 77983 $abc$36366$n3024
.sym 77984 $abc$36366$n5478_1
.sym 78019 picorv32.is_lb_lh_lw_lbu_lhu
.sym 78020 $abc$36366$n2995
.sym 78021 $abc$36366$n4045
.sym 78023 $abc$36366$n3021
.sym 78024 basesoc_picorv327[7]
.sym 78026 $abc$36366$n5141
.sym 78030 picorv32.irq_active
.sym 78031 picorv32.mem_rdata_latched[20]
.sym 78032 eventmanager_status_w[1]
.sym 78033 basesoc_picorv327[9]
.sym 78034 picorv32.irq_mask[1]
.sym 78035 picorv32.cpu_state[0]
.sym 78036 $abc$36366$n3024
.sym 78037 picorv32.decoded_imm_uj[12]
.sym 78038 $abc$36366$n3010
.sym 78039 $abc$36366$n3072_1
.sym 78041 picorv32.latched_branch
.sym 78042 basesoc_picorv327[10]
.sym 78079 $abc$36366$n3066_1
.sym 78081 $abc$36366$n3191
.sym 78082 picorv32.latched_branch
.sym 78083 $abc$36366$n3071
.sym 78084 $abc$36366$n4234_1
.sym 78085 $abc$36366$n4220
.sym 78086 $abc$36366$n4233_1
.sym 78121 $abc$36366$n208
.sym 78122 $abc$36366$n3024
.sym 78126 picorv32.cpu_state[4]
.sym 78127 picorv32.instr_jal
.sym 78130 picorv32.mem_do_prefetch
.sym 78131 $abc$36366$n3027
.sym 78132 picorv32.is_sb_sh_sw
.sym 78134 $abc$36366$n3409
.sym 78136 $abc$36366$n2821
.sym 78141 $abc$36366$n3024
.sym 78143 $abc$36366$n3065
.sym 78144 $abc$36366$n3849_1
.sym 78181 $abc$36366$n3157
.sym 78183 $abc$36366$n4287_1
.sym 78184 $abc$36366$n4286_1
.sym 78185 $abc$36366$n4038_1
.sym 78186 picorv32.latched_store
.sym 78188 $abc$36366$n4288_1
.sym 78225 picorv32.cpu_state[4]
.sym 78227 picorv32.mem_do_wdata
.sym 78228 basesoc_picorv327[28]
.sym 78230 picorv32.instr_retirq
.sym 78233 basesoc_picorv327[26]
.sym 78235 $abc$36366$n3854_1
.sym 78236 picorv32.cpu_state[5]
.sym 78241 csrbank0_leds_out0_w[3]
.sym 78243 picorv32.decoded_imm_uj[13]
.sym 78245 $abc$36366$n3147
.sym 78246 picorv32.cpu_state[0]
.sym 78283 $abc$36366$n3409
.sym 78285 picorv32.decoded_imm_uj[13]
.sym 78286 $abc$36366$n3147
.sym 78287 $abc$36366$n3028
.sym 78288 picorv32.decoded_imm_uj[26]
.sym 78289 $abc$36366$n3854_1
.sym 78328 picorv32.cpu_state[3]
.sym 78330 count[0]
.sym 78332 sys_rst
.sym 78335 picorv32.cpu_state[2]
.sym 78338 $abc$36366$n3066_1
.sym 78342 $abc$36366$n3854_1
.sym 78346 $abc$36366$n2918
.sym 78390 picorv32.cpu_state[0]
.sym 78428 $abc$36366$n3854_1
.sym 78430 $abc$36366$n2820
.sym 78437 picorv32.instr_jal
.sym 78441 $abc$36366$n3147
.sym 78442 picorv32.cpu_state[0]
.sym 78445 picorv32.decoded_imm_uj[26]
.sym 78447 eventmanager_status_w[1]
.sym 78487 waittimer1_count[12]
.sym 78489 waittimer1_count[7]
.sym 78491 $abc$36366$n2918
.sym 78492 $abc$36366$n150
.sym 78530 $abc$36366$n178
.sym 78537 picorv32.instr_jal
.sym 78542 $abc$36366$n2918
.sym 78547 picorv32.cpu_state[0]
.sym 78548 $abc$36366$n2918
.sym 78589 $abc$36366$n3351_1
.sym 78590 waittimer1_count[15]
.sym 78591 $abc$36366$n158
.sym 78592 $abc$36366$n156
.sym 78593 $abc$36366$n152
.sym 78594 waittimer1_count[14]
.sym 78595 waittimer1_count[10]
.sym 78596 $abc$36366$n154
.sym 78649 csrbank0_leds_out0_w[3]
.sym 78743 sys_rst
.sym 78867 $abc$36366$n208
.sym 78868 csrbank0_leds_out0_w[3]
.sym 78871 csrbank0_leds_out0_w[2]
.sym 78880 $abc$36366$n208
.sym 78882 csrbank0_leds_out0_w[2]
.sym 78890 csrbank0_leds_out0_w[3]
.sym 78929 spram_datain00[6]
.sym 78947 basesoc_uart_phy_rx
.sym 79049 user_btn1
.sym 79054 basesoc_dat_w[2]
.sym 79057 basesoc_dat_w[6]
.sym 79074 $abc$36366$n2871_1
.sym 79095 basesoc_ctrl_reset_reset_r
.sym 79102 $abc$36366$n3301
.sym 79104 basesoc_dat_w[2]
.sym 79105 user_btn1
.sym 79108 $abc$36366$n3311
.sym 79112 array_muxed0[14]
.sym 79120 spram_dataout10[12]
.sym 79156 adr[0]
.sym 79179 adr[0]
.sym 79208 clk12_$glb_clk
.sym 79210 $abc$36366$n3227
.sym 79211 $abc$36366$n3226
.sym 79212 $abc$36366$n3228
.sym 79213 $abc$36366$n3229
.sym 79214 basesoc_ctrl_bus_errors[1]
.sym 79215 $abc$36366$n5074
.sym 79216 $abc$36366$n5046
.sym 79223 array_muxed0[8]
.sym 79225 basesoc_dat_w[2]
.sym 79231 array_muxed1[2]
.sym 79234 basesoc_ctrl_storage[0]
.sym 79236 basesoc_dat_w[2]
.sym 79242 basesoc_dat_w[6]
.sym 79244 $abc$36366$n2687
.sym 79253 $abc$36366$n2685
.sym 79261 basesoc_dat_w[1]
.sym 79262 basesoc_ctrl_reset_reset_r
.sym 79285 basesoc_dat_w[1]
.sym 79308 basesoc_ctrl_reset_reset_r
.sym 79330 $abc$36366$n2685
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79334 $abc$36366$n3223
.sym 79335 $abc$36366$n5052
.sym 79337 $abc$36366$n3220
.sym 79338 $abc$36366$n3222
.sym 79339 $abc$36366$n3221
.sym 79340 $abc$36366$n5041
.sym 79347 $abc$36366$n2685
.sym 79350 slave_sel_r[2]
.sym 79352 array_muxed0[5]
.sym 79358 $abc$36366$n3214
.sym 79359 basesoc_ctrl_storage[16]
.sym 79361 $abc$36366$n3214
.sym 79362 $abc$36366$n3307
.sym 79364 $abc$36366$n2818
.sym 79365 $abc$36366$n5046
.sym 79366 $abc$36366$n3211
.sym 79367 $abc$36366$n3304
.sym 79368 basesoc_ctrl_bus_errors[0]
.sym 79377 basesoc_ctrl_storage[26]
.sym 79378 $abc$36366$n3217
.sym 79382 basesoc_ctrl_bus_errors[16]
.sym 79383 $abc$36366$n5051
.sym 79384 basesoc_ctrl_reset_reset_r
.sym 79387 csrbank2_bitbang0_w[2]
.sym 79389 basesoc_dat_w[3]
.sym 79390 basesoc_ctrl_storage[24]
.sym 79392 $abc$36366$n2691
.sym 79393 $abc$36366$n3304
.sym 79395 csrbank2_bitbang_en0_w
.sym 79396 basesoc_dat_w[2]
.sym 79398 $abc$36366$n84
.sym 79399 $abc$36366$n176
.sym 79400 $abc$36366$n5052
.sym 79403 $abc$36366$n3209
.sym 79404 $abc$36366$n5057_1
.sym 79410 basesoc_ctrl_reset_reset_r
.sym 79419 $abc$36366$n176
.sym 79420 csrbank2_bitbang_en0_w
.sym 79421 csrbank2_bitbang0_w[2]
.sym 79426 basesoc_dat_w[2]
.sym 79431 basesoc_dat_w[3]
.sym 79437 basesoc_ctrl_storage[26]
.sym 79438 $abc$36366$n5051
.sym 79439 $abc$36366$n5052
.sym 79440 $abc$36366$n3217
.sym 79444 $abc$36366$n5057_1
.sym 79445 $abc$36366$n3209
.sym 79446 $abc$36366$n84
.sym 79449 $abc$36366$n3304
.sym 79450 $abc$36366$n3217
.sym 79451 basesoc_ctrl_bus_errors[16]
.sym 79452 basesoc_ctrl_storage[24]
.sym 79453 $abc$36366$n2691
.sym 79454 clk12_$glb_clk
.sym 79455 sys_rst_$glb_sr
.sym 79456 $abc$36366$n3224
.sym 79457 $abc$36366$n5067_1
.sym 79458 $abc$36366$n5068
.sym 79459 basesoc_ctrl_storage[13]
.sym 79460 $abc$36366$n3225
.sym 79461 $abc$36366$n5070
.sym 79462 $abc$36366$n5053_1
.sym 79463 $abc$36366$n5058_1
.sym 79471 basesoc_ctrl_bus_errors[0]
.sym 79472 $abc$36366$n2888
.sym 79473 basesoc_dat_w[3]
.sym 79474 spiflash_cs_n
.sym 79476 basesoc_ctrl_reset_reset_r
.sym 79477 basesoc_dat_w[1]
.sym 79478 basesoc_ctrl_bus_errors[16]
.sym 79480 $abc$36366$n2848
.sym 79487 $abc$36366$n3301
.sym 79490 basesoc_dat_w[2]
.sym 79491 $abc$36366$n94
.sym 79497 $abc$36366$n5038
.sym 79498 $abc$36366$n94
.sym 79499 basesoc_ctrl_bus_errors[25]
.sym 79500 $abc$36366$n5040
.sym 79503 $abc$36366$n5056_1
.sym 79504 $abc$36366$n5039_1
.sym 79505 basesoc_ctrl_storage[1]
.sym 79506 basesoc_ctrl_storage[0]
.sym 79508 $abc$36366$n2689
.sym 79511 basesoc_ctrl_bus_errors[27]
.sym 79512 $abc$36366$n100
.sym 79515 $abc$36366$n5
.sym 79518 $abc$36366$n3214
.sym 79519 basesoc_ctrl_storage[16]
.sym 79520 $abc$36366$n9
.sym 79521 $abc$36366$n3209
.sym 79522 $abc$36366$n3307
.sym 79526 $abc$36366$n3211
.sym 79531 $abc$36366$n5039_1
.sym 79532 basesoc_ctrl_storage[16]
.sym 79533 $abc$36366$n3214
.sym 79536 $abc$36366$n94
.sym 79537 $abc$36366$n3211
.sym 79538 $abc$36366$n3214
.sym 79539 $abc$36366$n100
.sym 79542 $abc$36366$n5038
.sym 79543 $abc$36366$n3209
.sym 79544 basesoc_ctrl_storage[0]
.sym 79545 $abc$36366$n5040
.sym 79548 $abc$36366$n9
.sym 79560 $abc$36366$n3209
.sym 79561 basesoc_ctrl_bus_errors[25]
.sym 79562 basesoc_ctrl_storage[1]
.sym 79563 $abc$36366$n3307
.sym 79566 $abc$36366$n3307
.sym 79568 $abc$36366$n5056_1
.sym 79569 basesoc_ctrl_bus_errors[27]
.sym 79575 $abc$36366$n5
.sym 79576 $abc$36366$n2689
.sym 79577 clk12_$glb_clk
.sym 79579 $abc$36366$n5043
.sym 79580 $abc$36366$n5061_1
.sym 79581 $abc$36366$n5063_1
.sym 79582 $abc$36366$n5044
.sym 79583 $abc$36366$n108
.sym 79584 $abc$36366$n5064
.sym 79585 $abc$36366$n5062_1
.sym 79586 $abc$36366$n106
.sym 79593 basesoc_ctrl_bus_errors[25]
.sym 79594 $abc$36366$n2689
.sym 79595 $abc$36366$n2705
.sym 79596 $abc$36366$n5040
.sym 79603 basesoc_we
.sym 79604 $abc$36366$n3209
.sym 79606 $abc$36366$n2689
.sym 79607 interface1_bank_bus_dat_r[1]
.sym 79609 $abc$36366$n3311
.sym 79610 $abc$36366$n2936
.sym 79611 user_btn1
.sym 79612 $abc$36366$n3215
.sym 79621 $abc$36366$n5067_1
.sym 79625 $abc$36366$n5070
.sym 79626 $abc$36366$n5071_1
.sym 79630 $abc$36366$n5059_1
.sym 79633 $abc$36366$n5047
.sym 79634 $abc$36366$n5055
.sym 79635 $abc$36366$n5058_1
.sym 79637 $abc$36366$n5046
.sym 79640 $abc$36366$n2848
.sym 79644 $abc$36366$n5043
.sym 79648 basesoc_uart_phy_rx
.sym 79661 basesoc_uart_phy_rx
.sym 79665 $abc$36366$n5058_1
.sym 79666 $abc$36366$n5059_1
.sym 79667 $abc$36366$n2848
.sym 79668 $abc$36366$n5055
.sym 79689 $abc$36366$n5047
.sym 79690 $abc$36366$n5046
.sym 79691 $abc$36366$n2848
.sym 79692 $abc$36366$n5043
.sym 79695 $abc$36366$n5070
.sym 79696 $abc$36366$n5071_1
.sym 79697 $abc$36366$n5067_1
.sym 79698 $abc$36366$n2848
.sym 79700 clk12_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79702 $abc$36366$n2687
.sym 79704 $abc$36366$n92
.sym 79705 $abc$36366$n5045
.sym 79706 $abc$36366$n5069_1
.sym 79707 $abc$36366$n94
.sym 79709 $abc$36366$n96
.sym 79716 $abc$36366$n5059_1
.sym 79717 $abc$36366$n2689
.sym 79719 basesoc_dat_w[1]
.sym 79721 $abc$36366$n3211
.sym 79727 $abc$36366$n11
.sym 79735 $abc$36366$n2687
.sym 79745 $abc$36366$n90
.sym 79747 adr[1]
.sym 79749 basesoc_ctrl_storage[30]
.sym 79753 adr[0]
.sym 79757 $abc$36366$n3217
.sym 79758 sys_rst
.sym 79760 $abc$36366$n2848
.sym 79762 basesoc_dat_w[2]
.sym 79763 basesoc_we
.sym 79764 $abc$36366$n3209
.sym 79767 $abc$36366$n3214
.sym 79770 $abc$36366$n2936
.sym 79773 $abc$36366$n2847
.sym 79782 basesoc_dat_w[2]
.sym 79790 adr[1]
.sym 79791 adr[0]
.sym 79800 basesoc_ctrl_storage[30]
.sym 79801 $abc$36366$n3209
.sym 79802 $abc$36366$n90
.sym 79803 $abc$36366$n3217
.sym 79812 basesoc_we
.sym 79815 $abc$36366$n2848
.sym 79818 $abc$36366$n2847
.sym 79819 sys_rst
.sym 79820 $abc$36366$n3214
.sym 79822 $abc$36366$n2936
.sym 79823 clk12_$glb_clk
.sym 79824 sys_rst_$glb_sr
.sym 79827 $abc$36366$n6640
.sym 79828 $abc$36366$n6642
.sym 79829 $abc$36366$n102
.sym 79843 $abc$36366$n5
.sym 79844 $abc$36366$n2826_1
.sym 79847 $abc$36366$n3301
.sym 79850 $abc$36366$n13
.sym 79852 $abc$36366$n7
.sym 79853 $abc$36366$n3214
.sym 79857 $abc$36366$n86
.sym 79858 $abc$36366$n3211
.sym 79874 $abc$36366$n7
.sym 79876 $abc$36366$n2872
.sym 79877 $abc$36366$n2685
.sym 79879 $abc$36366$n2871_1
.sym 79887 $abc$36366$n11
.sym 79900 $abc$36366$n7
.sym 79914 $abc$36366$n11
.sym 79917 $abc$36366$n2872
.sym 79920 $abc$36366$n2871_1
.sym 79945 $abc$36366$n2685
.sym 79946 clk12_$glb_clk
.sym 79949 basesoc_uart_phy_rx_bitcount[3]
.sym 79955 basesoc_uart_phy_rx_bitcount[2]
.sym 79960 $abc$36366$n7
.sym 79962 basesoc_ctrl_storage[30]
.sym 79964 $abc$36366$n2872
.sym 79967 basesoc_dat_w[3]
.sym 79969 array_muxed0[14]
.sym 79971 basesoc_dat_w[7]
.sym 79974 basesoc_uart_phy_rx_bitcount[1]
.sym 80011 array_muxed0[3]
.sym 80058 array_muxed0[3]
.sym 80069 clk12_$glb_clk
.sym 80070 sys_rst_$glb_sr
.sym 80078 basesoc_uart_phy_rx_bitcount[1]
.sym 80083 $abc$36366$n2988
.sym 80090 basesoc_picorv323[1]
.sym 80091 $abc$36366$n4251_1
.sym 80095 $abc$36366$n4432_1
.sym 80097 $abc$36366$n4419_1
.sym 80098 $abc$36366$n4436_1
.sym 80100 $abc$36366$n4429_1
.sym 80103 user_btn1
.sym 80105 basesoc_picorv327[6]
.sym 80114 basesoc_uart_tx_fifo_produce[2]
.sym 80116 basesoc_uart_tx_fifo_produce[0]
.sym 80126 basesoc_uart_tx_fifo_produce[1]
.sym 80130 $abc$36366$n2825
.sym 80131 basesoc_uart_tx_fifo_produce[3]
.sym 80135 $PACKER_VCC_NET
.sym 80138 basesoc_uart_phy_rx_bitcount[0]
.sym 80141 basesoc_picorv323[4]
.sym 80144 $nextpnr_ICESTORM_LC_20$O
.sym 80147 basesoc_uart_tx_fifo_produce[0]
.sym 80150 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 80153 basesoc_uart_tx_fifo_produce[1]
.sym 80156 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 80159 basesoc_uart_tx_fifo_produce[2]
.sym 80160 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 80163 basesoc_uart_tx_fifo_produce[3]
.sym 80166 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 80169 basesoc_uart_tx_fifo_produce[0]
.sym 80170 $PACKER_VCC_NET
.sym 80178 basesoc_picorv323[4]
.sym 80182 $PACKER_VCC_NET
.sym 80184 basesoc_uart_phy_rx_bitcount[0]
.sym 80191 $abc$36366$n2825
.sym 80192 clk12_$glb_clk
.sym 80193 sys_rst_$glb_sr
.sym 80194 $abc$36366$n4485
.sym 80196 $abc$36366$n4433_1
.sym 80197 $abc$36366$n4484_1
.sym 80198 $abc$36366$n4483
.sym 80199 $abc$36366$n4538_1
.sym 80200 $abc$36366$n4432_1
.sym 80201 $abc$36366$n4434
.sym 80207 basesoc_picorv328[10]
.sym 80208 basesoc_picorv323[3]
.sym 80210 $abc$36366$n2788
.sym 80211 basesoc_picorv328[9]
.sym 80212 array_muxed2[2]
.sym 80213 $abc$36366$n2988
.sym 80216 basesoc_picorv323[2]
.sym 80217 basesoc_we
.sym 80218 basesoc_picorv327[5]
.sym 80221 $abc$36366$n4538_1
.sym 80223 $PACKER_VCC_NET
.sym 80225 basesoc_picorv323[0]
.sym 80226 basesoc_picorv327[15]
.sym 80228 basesoc_picorv327[8]
.sym 80229 basesoc_picorv323[1]
.sym 80236 basesoc_picorv327[1]
.sym 80237 $abc$36366$n4437
.sym 80238 basesoc_picorv323[0]
.sym 80239 basesoc_uart_tx_fifo_produce[0]
.sym 80241 basesoc_uart_tx_fifo_produce[1]
.sym 80242 sys_rst
.sym 80243 $abc$36366$n4430_1
.sym 80244 $abc$36366$n4431
.sym 80250 $abc$36366$n4438_1
.sym 80251 basesoc_picorv328[12]
.sym 80253 basesoc_picorv327[10]
.sym 80255 basesoc_picorv327[2]
.sym 80259 basesoc_picorv323[1]
.sym 80260 basesoc_uart_tx_fifo_wrport_we
.sym 80262 $abc$36366$n2826
.sym 80263 basesoc_picorv327[9]
.sym 80269 $abc$36366$n4430_1
.sym 80270 $abc$36366$n4431
.sym 80271 basesoc_picorv323[1]
.sym 80274 basesoc_picorv323[0]
.sym 80275 basesoc_picorv327[2]
.sym 80276 basesoc_picorv327[1]
.sym 80281 basesoc_picorv327[9]
.sym 80282 basesoc_picorv327[10]
.sym 80283 basesoc_picorv323[0]
.sym 80287 basesoc_uart_tx_fifo_wrport_we
.sym 80288 sys_rst
.sym 80289 basesoc_uart_tx_fifo_produce[0]
.sym 80294 basesoc_uart_tx_fifo_wrport_we
.sym 80299 basesoc_picorv328[12]
.sym 80304 basesoc_uart_tx_fifo_produce[1]
.sym 80311 $abc$36366$n4437
.sym 80312 basesoc_picorv323[1]
.sym 80313 $abc$36366$n4438_1
.sym 80314 $abc$36366$n2826
.sym 80315 clk12_$glb_clk
.sym 80316 sys_rst_$glb_sr
.sym 80317 $abc$36366$n4488_1
.sym 80318 $abc$36366$n4486_1
.sym 80319 $abc$36366$n4440
.sym 80320 $abc$36366$n4491
.sym 80321 $abc$36366$n4487
.sym 80322 $abc$36366$n4441_1
.sym 80323 $abc$36366$n4439_1
.sym 80324 $abc$36366$n4448_1
.sym 80327 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 80328 basesoc_picorv327[11]
.sym 80329 $abc$36366$n4430_1
.sym 80338 $abc$36366$n2830
.sym 80340 array_muxed0[12]
.sym 80341 basesoc_picorv323[6]
.sym 80342 basesoc_picorv323[3]
.sym 80344 basesoc_picorv327[0]
.sym 80347 $abc$36366$n6765
.sym 80348 $abc$36366$n4493
.sym 80349 $abc$36366$n208
.sym 80352 basesoc_picorv327[22]
.sym 80358 $abc$36366$n4446
.sym 80359 regs0
.sym 80360 $abc$36366$n4420_1
.sym 80362 basesoc_picorv327[9]
.sym 80363 basesoc_picorv323[1]
.sym 80366 $abc$36366$n4445_1
.sym 80367 basesoc_picorv327[1]
.sym 80369 $abc$36366$n4419_1
.sym 80371 $abc$36366$n4447_1
.sym 80373 $abc$36366$n4449
.sym 80379 $abc$36366$n4421
.sym 80380 $abc$36366$n4439_1
.sym 80381 $abc$36366$n4448_1
.sym 80382 basesoc_picorv328[20]
.sym 80383 basesoc_picorv323[2]
.sym 80384 basesoc_picorv328[9]
.sym 80388 $abc$36366$n4444_1
.sym 80392 regs0
.sym 80397 $abc$36366$n4444_1
.sym 80398 basesoc_picorv323[2]
.sym 80400 $abc$36366$n4439_1
.sym 80403 basesoc_picorv327[9]
.sym 80404 $abc$36366$n4421
.sym 80405 $abc$36366$n4419_1
.sym 80406 basesoc_picorv328[9]
.sym 80409 $abc$36366$n4421
.sym 80410 $abc$36366$n4420_1
.sym 80411 basesoc_picorv323[1]
.sym 80412 basesoc_picorv327[1]
.sym 80418 basesoc_picorv328[20]
.sym 80421 $abc$36366$n4448_1
.sym 80422 $abc$36366$n4449
.sym 80423 basesoc_picorv323[1]
.sym 80428 basesoc_picorv323[1]
.sym 80429 $abc$36366$n4446
.sym 80430 $abc$36366$n4445_1
.sym 80433 $abc$36366$n4444_1
.sym 80434 $abc$36366$n4447_1
.sym 80436 basesoc_picorv323[2]
.sym 80438 clk12_$glb_clk
.sym 80440 $abc$36366$n4495
.sym 80441 $abc$36366$n6765
.sym 80442 $abc$36366$n4457_1
.sym 80443 $abc$36366$n4541
.sym 80444 $abc$36366$n4454_1
.sym 80445 $abc$36366$n4537
.sym 80446 $abc$36366$n6764
.sym 80447 $abc$36366$n4490_1
.sym 80452 $abc$36366$n4445_1
.sym 80454 $abc$36366$n3688_1
.sym 80456 $abc$36366$n4420_1
.sym 80457 array_muxed0[3]
.sym 80459 basesoc_picorv327[21]
.sym 80460 $abc$36366$n3002
.sym 80461 $abc$36366$n4438_1
.sym 80463 basesoc_picorv327[1]
.sym 80464 $abc$36366$n6768
.sym 80467 $abc$36366$n6769
.sym 80468 basesoc_picorv327[13]
.sym 80469 basesoc_uart_tx_fifo_consume[2]
.sym 80470 basesoc_picorv327[16]
.sym 80471 basesoc_picorv323[5]
.sym 80472 array_muxed0[7]
.sym 80473 $abc$36366$n4456_1
.sym 80474 basesoc_picorv327[26]
.sym 80475 basesoc_uart_tx_fifo_consume[0]
.sym 80481 basesoc_picorv327[26]
.sym 80482 $abc$36366$n4453_1
.sym 80483 basesoc_picorv323[3]
.sym 80484 $abc$36366$n4456_1
.sym 80487 basesoc_picorv323[2]
.sym 80488 $abc$36366$n4449
.sym 80490 basesoc_picorv323[1]
.sym 80491 $abc$36366$n4538_1
.sym 80493 sys_rst
.sym 80495 basesoc_picorv327[25]
.sym 80496 basesoc_uart_tx_fifo_do_read
.sym 80497 $abc$36366$n4452
.sym 80498 basesoc_picorv327[27]
.sym 80499 basesoc_uart_tx_fifo_consume[0]
.sym 80502 basesoc_picorv323[0]
.sym 80506 basesoc_picorv327[28]
.sym 80507 basesoc_picorv327[24]
.sym 80508 basesoc_picorv327[23]
.sym 80509 $abc$36366$n4454_1
.sym 80510 $abc$36366$n4537
.sym 80514 basesoc_picorv327[26]
.sym 80515 basesoc_picorv327[25]
.sym 80517 basesoc_picorv323[0]
.sym 80520 basesoc_picorv323[0]
.sym 80522 basesoc_picorv327[27]
.sym 80523 basesoc_picorv327[28]
.sym 80526 $abc$36366$n4537
.sym 80528 basesoc_picorv323[3]
.sym 80529 $abc$36366$n4538_1
.sym 80532 $abc$36366$n4456_1
.sym 80533 basesoc_picorv323[2]
.sym 80534 $abc$36366$n4454_1
.sym 80538 basesoc_picorv323[1]
.sym 80539 $abc$36366$n4453_1
.sym 80540 $abc$36366$n4452
.sym 80545 basesoc_uart_tx_fifo_consume[0]
.sym 80546 sys_rst
.sym 80547 basesoc_uart_tx_fifo_do_read
.sym 80550 $abc$36366$n4452
.sym 80551 $abc$36366$n4449
.sym 80552 basesoc_picorv323[1]
.sym 80556 basesoc_picorv323[0]
.sym 80558 basesoc_picorv327[24]
.sym 80559 basesoc_picorv327[23]
.sym 80563 $abc$36366$n4455
.sym 80564 $abc$36366$n5500_1
.sym 80565 $abc$36366$n4494_1
.sym 80566 $abc$36366$n4493
.sym 80567 $abc$36366$n4489
.sym 80568 $abc$36366$n5501_1
.sym 80569 $abc$36366$n4569_1
.sym 80570 $abc$36366$n4540
.sym 80580 $abc$36366$n6762
.sym 80581 basesoc_picorv323[7]
.sym 80583 basesoc_picorv323[6]
.sym 80586 basesoc_picorv323[1]
.sym 80588 $abc$36366$n4489
.sym 80589 $abc$36366$n4419_1
.sym 80590 basesoc_picorv327[0]
.sym 80591 $abc$36366$n4570
.sym 80592 basesoc_picorv327[28]
.sym 80595 user_btn1
.sym 80596 basesoc_picorv327[6]
.sym 80606 $abc$36366$n2830
.sym 80607 basesoc_uart_tx_fifo_consume[1]
.sym 80608 $abc$36366$n3187
.sym 80609 $abc$36366$n4417_1
.sym 80610 $abc$36366$n4570
.sym 80612 basesoc_picorv327[6]
.sym 80614 basesoc_picorv327[11]
.sym 80615 $abc$36366$n4419_1
.sym 80618 $abc$36366$n4493
.sym 80620 basesoc_picorv327[9]
.sym 80622 basesoc_picorv323[6]
.sym 80623 basesoc_picorv323[3]
.sym 80625 $abc$36366$n3186
.sym 80626 basesoc_picorv323[4]
.sym 80628 basesoc_picorv327[5]
.sym 80629 $abc$36366$n4421
.sym 80630 basesoc_picorv327[16]
.sym 80631 basesoc_picorv323[5]
.sym 80632 basesoc_picorv328[16]
.sym 80633 $abc$36366$n4456_1
.sym 80634 $abc$36366$n4569_1
.sym 80637 $abc$36366$n4419_1
.sym 80638 basesoc_picorv328[16]
.sym 80639 $abc$36366$n4421
.sym 80640 basesoc_picorv327[16]
.sym 80646 basesoc_picorv327[9]
.sym 80649 $abc$36366$n4570
.sym 80650 $abc$36366$n4417_1
.sym 80651 basesoc_picorv323[4]
.sym 80652 $abc$36366$n4569_1
.sym 80655 basesoc_uart_tx_fifo_consume[1]
.sym 80661 basesoc_picorv323[6]
.sym 80664 basesoc_picorv327[6]
.sym 80667 $abc$36366$n3186
.sym 80668 basesoc_picorv323[5]
.sym 80669 basesoc_picorv327[5]
.sym 80670 $abc$36366$n3187
.sym 80674 basesoc_picorv323[3]
.sym 80675 $abc$36366$n4456_1
.sym 80676 $abc$36366$n4493
.sym 80679 basesoc_picorv327[11]
.sym 80683 $abc$36366$n2830
.sym 80684 clk12_$glb_clk
.sym 80685 sys_rst_$glb_sr
.sym 80688 basesoc_uart_tx_fifo_consume[2]
.sym 80689 basesoc_uart_tx_fifo_consume[3]
.sym 80690 $abc$36366$n6751
.sym 80691 basesoc_uart_tx_fifo_consume[0]
.sym 80692 $abc$36366$n6772
.sym 80693 $abc$36366$n6771
.sym 80698 basesoc_picorv328[9]
.sym 80699 basesoc_picorv328[15]
.sym 80702 basesoc_picorv327[11]
.sym 80704 basesoc_picorv328[10]
.sym 80705 basesoc_picorv323[2]
.sym 80706 basesoc_picorv327[2]
.sym 80707 basesoc_picorv323[3]
.sym 80709 basesoc_picorv323[2]
.sym 80711 basesoc_picorv327[30]
.sym 80712 basesoc_picorv327[0]
.sym 80714 basesoc_picorv327[5]
.sym 80715 $PACKER_VCC_NET
.sym 80716 basesoc_picorv323[1]
.sym 80717 basesoc_picorv327[15]
.sym 80718 basesoc_picorv327[21]
.sym 80719 $abc$36366$n3870
.sym 80720 basesoc_picorv327[8]
.sym 80721 basesoc_picorv328[24]
.sym 80728 basesoc_picorv328[24]
.sym 80730 basesoc_picorv327[12]
.sym 80731 basesoc_picorv327[17]
.sym 80732 basesoc_picorv328[17]
.sym 80733 basesoc_picorv328[8]
.sym 80735 basesoc_picorv327[30]
.sym 80736 $abc$36366$n3995_1
.sym 80738 $abc$36366$n3002
.sym 80741 $abc$36366$n4420_1
.sym 80743 $abc$36366$n3870
.sym 80745 $abc$36366$n3184
.sym 80746 basesoc_picorv327[8]
.sym 80747 $abc$36366$n4645_1
.sym 80748 basesoc_picorv327[9]
.sym 80749 $abc$36366$n3180
.sym 80750 basesoc_picorv328[11]
.sym 80751 basesoc_picorv327[10]
.sym 80752 basesoc_picorv327[11]
.sym 80753 $abc$36366$n3177
.sym 80754 basesoc_picorv327[24]
.sym 80756 basesoc_picorv327[4]
.sym 80757 $abc$36366$n3183
.sym 80758 basesoc_picorv328[30]
.sym 80761 basesoc_picorv327[10]
.sym 80767 basesoc_picorv327[4]
.sym 80772 basesoc_picorv327[17]
.sym 80773 basesoc_picorv328[17]
.sym 80774 basesoc_picorv328[30]
.sym 80775 basesoc_picorv327[30]
.sym 80778 $abc$36366$n3183
.sym 80779 $abc$36366$n3184
.sym 80780 $abc$36366$n3177
.sym 80781 $abc$36366$n3180
.sym 80784 $abc$36366$n3995_1
.sym 80786 $abc$36366$n3870
.sym 80787 basesoc_picorv327[9]
.sym 80790 $abc$36366$n4420_1
.sym 80791 basesoc_picorv327[24]
.sym 80792 basesoc_picorv328[24]
.sym 80793 $abc$36366$n4645_1
.sym 80796 basesoc_picorv327[11]
.sym 80797 basesoc_picorv328[11]
.sym 80798 basesoc_picorv328[8]
.sym 80799 basesoc_picorv327[8]
.sym 80804 basesoc_picorv327[12]
.sym 80806 $abc$36366$n3002
.sym 80807 clk12_$glb_clk
.sym 80809 $abc$36366$n6776
.sym 80810 $abc$36366$n6752
.sym 80811 $abc$36366$n6754
.sym 80812 $abc$36366$n6766
.sym 80813 $abc$36366$n6753
.sym 80814 $abc$36366$n6781
.sym 80815 $abc$36366$n6775
.sym 80819 $abc$36366$n4036_1
.sym 80822 $abc$36366$n6772
.sym 80823 basesoc_picorv328[12]
.sym 80824 $abc$36366$n2859
.sym 80826 $abc$36366$n3002
.sym 80827 basesoc_picorv327[17]
.sym 80828 basesoc_picorv328[20]
.sym 80829 basesoc_picorv328[20]
.sym 80832 basesoc_picorv323[7]
.sym 80834 $abc$36366$n208
.sym 80835 basesoc_picorv323[4]
.sym 80836 basesoc_picorv327[22]
.sym 80837 basesoc_picorv328[22]
.sym 80838 basesoc_picorv327[11]
.sym 80839 $abc$36366$n4417_1
.sym 80840 basesoc_picorv327[0]
.sym 80841 $abc$36366$n208
.sym 80843 $abc$36366$n4604
.sym 80844 $abc$36366$n6770
.sym 80850 $abc$36366$n4420_1
.sym 80851 basesoc_picorv328[31]
.sym 80852 basesoc_picorv327[31]
.sym 80854 $abc$36366$n4678_1
.sym 80855 basesoc_picorv328[22]
.sym 80856 $abc$36366$n4635
.sym 80858 $abc$36366$n4489
.sym 80859 $abc$36366$n4604
.sym 80860 basesoc_picorv327[22]
.sym 80861 basesoc_picorv323[4]
.sym 80862 basesoc_picorv327[10]
.sym 80863 $abc$36366$n4677
.sym 80864 $abc$36366$n4565
.sym 80865 $abc$36366$n4417_1
.sym 80866 $abc$36366$n4564
.sym 80869 basesoc_picorv328[10]
.sym 80871 $abc$36366$n4456_1
.sym 80872 $abc$36366$n4566_1
.sym 80873 $abc$36366$n4419_1
.sym 80877 $abc$36366$n4421
.sym 80878 $abc$36366$n4420_1
.sym 80879 basesoc_picorv327[23]
.sym 80880 $abc$36366$n3173
.sym 80884 basesoc_picorv328[10]
.sym 80885 $abc$36366$n4420_1
.sym 80886 basesoc_picorv327[10]
.sym 80890 basesoc_picorv323[4]
.sym 80891 $abc$36366$n4456_1
.sym 80892 $abc$36366$n4417_1
.sym 80895 $abc$36366$n4678_1
.sym 80896 $abc$36366$n4420_1
.sym 80897 $abc$36366$n4677
.sym 80898 $abc$36366$n3173
.sym 80901 $abc$36366$n4565
.sym 80902 $abc$36366$n4566_1
.sym 80904 $abc$36366$n4564
.sym 80907 $abc$36366$n4604
.sym 80908 $abc$36366$n4489
.sym 80909 basesoc_picorv323[4]
.sym 80913 $abc$36366$n4419_1
.sym 80914 $abc$36366$n4421
.sym 80915 basesoc_picorv328[31]
.sym 80916 basesoc_picorv327[31]
.sym 80919 basesoc_picorv327[23]
.sym 80925 basesoc_picorv328[22]
.sym 80926 $abc$36366$n4420_1
.sym 80927 basesoc_picorv327[22]
.sym 80928 $abc$36366$n4635
.sym 80936 $abc$36366$n3870
.sym 80937 $abc$36366$n6757
.sym 80938 $abc$36366$n6756
.sym 80939 $abc$36366$n6780
.sym 80944 basesoc_picorv328[26]
.sym 80946 basesoc_picorv328[21]
.sym 80947 $abc$36366$n3002
.sym 80948 $abc$36366$n4604
.sym 80949 $abc$36366$n6779
.sym 80951 basesoc_picorv328[30]
.sym 80953 basesoc_picorv328[30]
.sym 80954 $abc$36366$n4420_1
.sym 80956 $abc$36366$n3006
.sym 80957 $abc$36366$n4456_1
.sym 80958 $abc$36366$n6766
.sym 80959 $abc$36366$n4419_1
.sym 80960 picorv32.instr_sub
.sym 80961 $abc$36366$n4421
.sym 80962 basesoc_picorv327[18]
.sym 80963 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80964 basesoc_picorv327[13]
.sym 80966 basesoc_picorv327[26]
.sym 80973 basesoc_picorv327[26]
.sym 80977 $abc$36366$n3432
.sym 80979 basesoc_picorv328[10]
.sym 80983 $abc$36366$n4419_1
.sym 80985 $abc$36366$n4421
.sym 80989 $abc$36366$n3435
.sym 80994 basesoc_picorv327[27]
.sym 80998 basesoc_picorv327[10]
.sym 81000 basesoc_picorv327[24]
.sym 81006 basesoc_picorv327[26]
.sym 81018 $abc$36366$n3435
.sym 81020 $abc$36366$n3432
.sym 81026 basesoc_picorv327[27]
.sym 81032 basesoc_picorv327[24]
.sym 81042 basesoc_picorv327[10]
.sym 81043 $abc$36366$n4421
.sym 81044 basesoc_picorv328[10]
.sym 81045 $abc$36366$n4419_1
.sym 81052 $abc$36366$n3006_$glb_ce
.sym 81053 clk12_$glb_clk
.sym 81055 picorv32.instr_sub
.sym 81056 $abc$36366$n2992
.sym 81057 $abc$36366$n3480
.sym 81058 picorv32.instr_add
.sym 81060 picorv32.instr_addi
.sym 81061 $abc$36366$n6782
.sym 81066 $abc$36366$n4038_1
.sym 81067 $abc$36366$n6778
.sym 81068 $abc$36366$n6756
.sym 81069 basesoc_picorv328[31]
.sym 81070 $abc$36366$n3002
.sym 81071 $abc$36366$n3199
.sym 81072 $abc$36366$n6780
.sym 81073 basesoc_picorv328[29]
.sym 81075 $abc$36366$n6779
.sym 81076 basesoc_picorv327[18]
.sym 81077 picorv32.is_sb_sh_sw
.sym 81079 $abc$36366$n2934
.sym 81080 user_btn1
.sym 81081 basesoc_picorv327[28]
.sym 81082 basesoc_picorv327[0]
.sym 81083 basesoc_picorv327[6]
.sym 81084 $abc$36366$n6777
.sym 81085 $abc$36366$n4419_1
.sym 81086 picorv32.mem_do_prefetch
.sym 81087 $abc$36366$n3007
.sym 81088 $abc$36366$n3829_1
.sym 81089 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81090 basesoc_picorv327[25]
.sym 81096 $abc$36366$n3432
.sym 81098 $abc$36366$n3007
.sym 81104 $abc$36366$n208
.sym 81107 basesoc_picorv327[25]
.sym 81108 picorv32.is_compare
.sym 81110 basesoc_picorv328[25]
.sym 81113 $abc$36366$n4419_1
.sym 81116 $abc$36366$n3006
.sym 81117 $abc$36366$n3441
.sym 81121 $abc$36366$n4421
.sym 81123 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81129 $abc$36366$n3006
.sym 81130 $abc$36366$n208
.sym 81153 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81154 picorv32.is_compare
.sym 81156 $abc$36366$n4419_1
.sym 81159 $abc$36366$n3441
.sym 81160 $abc$36366$n3432
.sym 81165 basesoc_picorv327[25]
.sym 81166 $abc$36366$n4419_1
.sym 81167 $abc$36366$n4421
.sym 81168 basesoc_picorv328[25]
.sym 81175 $abc$36366$n3007
.sym 81176 clk12_$glb_clk
.sym 81177 $abc$36366$n208_$glb_sr
.sym 81178 $abc$36366$n4456_1
.sym 81179 $abc$36366$n4419_1
.sym 81181 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81183 $abc$36366$n3158
.sym 81184 $abc$36366$n2934
.sym 81185 $abc$36366$n3455
.sym 81191 $abc$36366$n6782
.sym 81192 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81193 basesoc_picorv328[15]
.sym 81194 basesoc_picorv328[10]
.sym 81195 basesoc_picorv327[25]
.sym 81196 picorv32.is_slli_srli_srai
.sym 81197 picorv32.instr_sub
.sym 81198 basesoc_picorv328[25]
.sym 81201 basesoc_picorv328[9]
.sym 81202 picorv32.is_alu_reg_imm
.sym 81203 $PACKER_VCC_NET
.sym 81204 picorv32.instr_jal
.sym 81205 basesoc_picorv327[5]
.sym 81206 basesoc_picorv327[25]
.sym 81207 basesoc_picorv327[30]
.sym 81208 basesoc_picorv327[0]
.sym 81209 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 81210 basesoc_picorv327[21]
.sym 81211 basesoc_picorv327[8]
.sym 81222 $abc$36366$n2996
.sym 81230 picorv32.mem_rdata_q[29]
.sym 81232 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81236 $abc$36366$n3008
.sym 81238 $abc$36366$n3457_1
.sym 81242 picorv32.mem_rdata_q[30]
.sym 81248 picorv32.mem_rdata_q[31]
.sym 81252 picorv32.mem_rdata_q[29]
.sym 81253 $abc$36366$n3457_1
.sym 81254 picorv32.mem_rdata_q[31]
.sym 81255 picorv32.mem_rdata_q[30]
.sym 81258 $abc$36366$n3457_1
.sym 81259 picorv32.mem_rdata_q[31]
.sym 81260 picorv32.mem_rdata_q[30]
.sym 81261 picorv32.mem_rdata_q[29]
.sym 81277 $abc$36366$n3008
.sym 81278 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81279 $abc$36366$n2996
.sym 81299 clk12_$glb_clk
.sym 81300 $abc$36366$n208_$glb_sr
.sym 81302 basesoc_picorv327[0]
.sym 81303 basesoc_picorv327[3]
.sym 81305 $abc$36366$n3829_1
.sym 81306 $abc$36366$n3007_1
.sym 81307 $abc$36366$n3009
.sym 81308 $abc$36366$n4878
.sym 81314 $abc$36366$n4420_1
.sym 81316 $abc$36366$n2996
.sym 81317 $abc$36366$n3459_1
.sym 81318 $abc$36366$n3455
.sym 81320 $abc$36366$n4456_1
.sym 81321 picorv32.instr_waitirq
.sym 81322 $abc$36366$n4419_1
.sym 81323 $abc$36366$n2990
.sym 81325 picorv32.mem_rdata_latched[31]
.sym 81326 $abc$36366$n2858_1
.sym 81327 picorv32.mem_rdata_q[12]
.sym 81328 $abc$36366$n3007_1
.sym 81329 $abc$36366$n208
.sym 81330 picorv32.mem_rdata_latched[13]
.sym 81331 $abc$36366$n3158
.sym 81332 basesoc_picorv327[22]
.sym 81333 picorv32.cpu_state[2]
.sym 81334 basesoc_picorv327[11]
.sym 81335 picorv32.latched_is_lu
.sym 81336 basesoc_picorv327[0]
.sym 81344 basesoc_picorv327[7]
.sym 81345 picorv32.mem_rdata_q[12]
.sym 81346 picorv32.mem_rdata_q[13]
.sym 81347 picorv32.is_alu_reg_imm
.sym 81349 picorv32.instr_srl
.sym 81352 basesoc_picorv327[11]
.sym 81355 $abc$36366$n2995
.sym 81356 $abc$36366$n4082_1
.sym 81362 $abc$36366$n5448_1
.sym 81363 $abc$36366$n3007_1
.sym 81365 basesoc_picorv327[5]
.sym 81369 basesoc_picorv327[13]
.sym 81370 picorv32.instr_srli
.sym 81371 picorv32.instr_jalr
.sym 81373 $abc$36366$n4036_1
.sym 81375 $abc$36366$n5448_1
.sym 81376 basesoc_picorv327[11]
.sym 81377 $abc$36366$n2995
.sym 81378 $abc$36366$n3007_1
.sym 81381 picorv32.mem_rdata_q[12]
.sym 81382 picorv32.mem_rdata_q[13]
.sym 81383 picorv32.is_alu_reg_imm
.sym 81384 picorv32.instr_jalr
.sym 81399 $abc$36366$n2995
.sym 81400 picorv32.instr_srli
.sym 81401 basesoc_picorv327[13]
.sym 81402 picorv32.instr_srl
.sym 81405 $abc$36366$n3007_1
.sym 81406 $abc$36366$n4036_1
.sym 81407 $abc$36366$n4082_1
.sym 81408 basesoc_picorv327[7]
.sym 81413 $abc$36366$n2995
.sym 81414 basesoc_picorv327[5]
.sym 81417 picorv32.instr_srli
.sym 81418 $abc$36366$n2995
.sym 81419 picorv32.instr_srl
.sym 81421 $abc$36366$n3008_$glb_ce
.sym 81422 clk12_$glb_clk
.sym 81424 $abc$36366$n5140
.sym 81425 picorv32.latched_is_lh
.sym 81426 $abc$36366$n5475_1
.sym 81427 picorv32.latched_is_lu
.sym 81428 $abc$36366$n2857_1
.sym 81429 $abc$36366$n3015
.sym 81430 $abc$36366$n5476_1
.sym 81436 picorv32.mem_wordsize[0]
.sym 81437 picorv32.is_alu_reg_reg
.sym 81440 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81442 picorv32.decoded_imm[0]
.sym 81444 $abc$36366$n3024
.sym 81445 picorv32.instr_srl
.sym 81447 basesoc_picorv327[3]
.sym 81448 basesoc_picorv327[21]
.sym 81449 picorv32.cpu_state[3]
.sym 81450 basesoc_picorv327[26]
.sym 81451 picorv32.cpu_state[0]
.sym 81452 $abc$36366$n3006
.sym 81453 picorv32.cpu_state[4]
.sym 81454 $abc$36366$n3007_1
.sym 81455 basesoc_picorv327[13]
.sym 81456 $abc$36366$n3009
.sym 81457 picorv32.instr_jalr
.sym 81458 basesoc_picorv327[18]
.sym 81465 $abc$36366$n5141
.sym 81470 $abc$36366$n5464_1
.sym 81471 picorv32.instr_srli
.sym 81472 basesoc_picorv327[25]
.sym 81473 $abc$36366$n5446_1
.sym 81474 basesoc_picorv327[0]
.sym 81476 $abc$36366$n3089
.sym 81477 $abc$36366$n5467_1
.sym 81478 $abc$36366$n3007_1
.sym 81479 $abc$36366$n4889
.sym 81482 $abc$36366$n5423
.sym 81483 picorv32.instr_srl
.sym 81484 $abc$36366$n5465
.sym 81486 basesoc_picorv327[19]
.sym 81487 $abc$36366$n5476_1
.sym 81488 $abc$36366$n2995
.sym 81489 $abc$36366$n4038_1
.sym 81491 $abc$36366$n4205
.sym 81492 basesoc_picorv327[17]
.sym 81493 picorv32.instr_srli
.sym 81494 $abc$36366$n3021
.sym 81495 $abc$36366$n5478_1
.sym 81496 basesoc_picorv327[30]
.sym 81498 $abc$36366$n3021
.sym 81499 $abc$36366$n5423
.sym 81500 basesoc_picorv327[0]
.sym 81501 $abc$36366$n4038_1
.sym 81504 $abc$36366$n5467_1
.sym 81506 $abc$36366$n5465
.sym 81510 $abc$36366$n5141
.sym 81511 $abc$36366$n4889
.sym 81513 $abc$36366$n5446_1
.sym 81516 $abc$36366$n5464_1
.sym 81517 basesoc_picorv327[17]
.sym 81518 $abc$36366$n2995
.sym 81519 $abc$36366$n3007_1
.sym 81523 $abc$36366$n5478_1
.sym 81524 $abc$36366$n5476_1
.sym 81528 $abc$36366$n2995
.sym 81529 picorv32.instr_srli
.sym 81530 basesoc_picorv327[19]
.sym 81531 picorv32.instr_srl
.sym 81534 picorv32.instr_srl
.sym 81535 $abc$36366$n2995
.sym 81536 basesoc_picorv327[30]
.sym 81537 picorv32.instr_srli
.sym 81540 $abc$36366$n4205
.sym 81542 basesoc_picorv327[25]
.sym 81543 $abc$36366$n3021
.sym 81544 $abc$36366$n3089
.sym 81545 clk12_$glb_clk
.sym 81547 $abc$36366$n3006
.sym 81548 $abc$36366$n5134
.sym 81549 $abc$36366$n3019
.sym 81550 $abc$36366$n3068
.sym 81551 picorv32.decoder_trigger
.sym 81552 $abc$36366$n3021
.sym 81553 $abc$36366$n3830
.sym 81554 $abc$36366$n3020_1
.sym 81562 picorv32.instr_lh
.sym 81564 $abc$36366$n3089
.sym 81565 $abc$36366$n3024
.sym 81567 picorv32.instr_srli
.sym 81570 $abc$36366$n2858_1
.sym 81571 basesoc_picorv327[24]
.sym 81572 user_btn1
.sym 81573 picorv32.mem_rdata_q[20]
.sym 81574 $abc$36366$n2995
.sym 81576 $abc$36366$n3027
.sym 81577 $abc$36366$n2994
.sym 81578 picorv32.mem_do_prefetch
.sym 81579 picorv32.instr_srli
.sym 81580 picorv32.instr_srl
.sym 81582 basesoc_picorv327[25]
.sym 81592 picorv32.irq_active
.sym 81593 $abc$36366$n5466_1
.sym 81594 $abc$36366$n4036_1
.sym 81595 $abc$36366$n4045
.sym 81597 basesoc_picorv327[18]
.sym 81598 $abc$36366$n3078
.sym 81600 $abc$36366$n2995
.sym 81601 $abc$36366$n208
.sym 81602 basesoc_picorv327[7]
.sym 81603 $abc$36366$n2994
.sym 81605 picorv32.cpu_state[2]
.sym 81606 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81607 $abc$36366$n3068
.sym 81608 picorv32.mem_rdata_latched[20]
.sym 81609 picorv32.cpu_state[3]
.sym 81610 picorv32.cpu_state[1]
.sym 81611 picorv32.irq_mask[1]
.sym 81613 $abc$36366$n4096_1
.sym 81614 $abc$36366$n3007_1
.sym 81617 $abc$36366$n3021
.sym 81618 basesoc_picorv327[9]
.sym 81619 basesoc_picorv327[10]
.sym 81621 $abc$36366$n4036_1
.sym 81622 basesoc_picorv327[9]
.sym 81623 $abc$36366$n4096_1
.sym 81624 $abc$36366$n3007_1
.sym 81627 basesoc_picorv327[7]
.sym 81629 $abc$36366$n2995
.sym 81633 picorv32.cpu_state[1]
.sym 81634 picorv32.irq_mask[1]
.sym 81635 picorv32.irq_active
.sym 81636 $abc$36366$n3068
.sym 81640 basesoc_picorv327[10]
.sym 81641 $abc$36366$n2995
.sym 81645 basesoc_picorv327[18]
.sym 81646 $abc$36366$n4045
.sym 81647 $abc$36366$n3021
.sym 81648 $abc$36366$n5466_1
.sym 81654 picorv32.mem_rdata_latched[20]
.sym 81657 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81658 picorv32.cpu_state[3]
.sym 81659 $abc$36366$n2994
.sym 81660 picorv32.cpu_state[2]
.sym 81663 $abc$36366$n3078
.sym 81664 $abc$36366$n208
.sym 81668 clk12_$glb_clk
.sym 81670 picorv32.decoder_pseudo_trigger
.sym 81671 $abc$36366$n3012_1
.sym 81672 $abc$36366$n3006_1
.sym 81673 $abc$36366$n3008
.sym 81674 $abc$36366$n3813
.sym 81675 $abc$36366$n2986_1
.sym 81676 $abc$36366$n3814_1
.sym 81677 $abc$36366$n3812_1
.sym 81682 $abc$36366$n5141
.sym 81684 $abc$36366$n3031
.sym 81689 $abc$36366$n3006
.sym 81690 $abc$36366$n3031
.sym 81692 picorv32.mem_do_rdata
.sym 81696 picorv32.instr_jal
.sym 81697 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 81698 picorv32.decoder_trigger
.sym 81700 $abc$36366$n3021
.sym 81701 picorv32.mem_rdata_q[20]
.sym 81702 $abc$36366$n3063
.sym 81703 $PACKER_VCC_NET
.sym 81704 $abc$36366$n3033
.sym 81705 picorv32.cpu_state[1]
.sym 81711 basesoc_picorv327[21]
.sym 81712 picorv32.instr_jal
.sym 81713 $abc$36366$n3063
.sym 81714 $abc$36366$n4036_1
.sym 81716 $abc$36366$n3021
.sym 81720 picorv32.cpu_state[0]
.sym 81721 $abc$36366$n3019
.sym 81724 $abc$36366$n3027
.sym 81726 $abc$36366$n3007_1
.sym 81727 picorv32.instr_jalr
.sym 81728 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81729 picorv32.cpu_state[3]
.sym 81731 basesoc_picorv327[24]
.sym 81733 $abc$36366$n5477
.sym 81734 $abc$36366$n2995
.sym 81736 $abc$36366$n3027
.sym 81738 $abc$36366$n4208
.sym 81739 basesoc_picorv327[26]
.sym 81740 $abc$36366$n3409
.sym 81741 $abc$36366$n4045
.sym 81742 picorv32.instr_retirq
.sym 81744 $abc$36366$n3027
.sym 81745 picorv32.instr_jal
.sym 81746 $abc$36366$n3409
.sym 81751 picorv32.instr_retirq
.sym 81753 picorv32.instr_jalr
.sym 81762 $abc$36366$n2995
.sym 81763 basesoc_picorv327[24]
.sym 81768 picorv32.cpu_state[3]
.sym 81770 picorv32.instr_jalr
.sym 81771 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 81774 basesoc_picorv327[26]
.sym 81775 $abc$36366$n3007_1
.sym 81776 $abc$36366$n4036_1
.sym 81777 $abc$36366$n4208
.sym 81780 picorv32.cpu_state[0]
.sym 81783 $abc$36366$n3019
.sym 81786 $abc$36366$n4045
.sym 81787 basesoc_picorv327[21]
.sym 81788 $abc$36366$n3021
.sym 81789 $abc$36366$n5477
.sym 81790 $abc$36366$n3063
.sym 81791 clk12_$glb_clk
.sym 81792 $abc$36366$n3027
.sym 81793 $abc$36366$n3069
.sym 81796 $abc$36366$n3083
.sym 81797 $abc$36366$n3816_1
.sym 81798 picorv32.mem_do_wdata
.sym 81799 $abc$36366$n3029
.sym 81800 $abc$36366$n3070_1
.sym 81805 picorv32.cpu_state[5]
.sym 81807 picorv32.cpu_state[3]
.sym 81809 picorv32.is_slli_srli_srai
.sym 81818 picorv32.mem_rdata_latched[13]
.sym 81819 picorv32.mem_do_rinst
.sym 81820 picorv32.decoder_trigger
.sym 81821 $abc$36366$n208
.sym 81822 picorv32.mem_rdata_latched[31]
.sym 81824 picorv32.cpu_state[0]
.sym 81825 picorv32.cpu_state[2]
.sym 81827 $abc$36366$n3067
.sym 81828 $abc$36366$n3158
.sym 81834 picorv32.instr_retirq
.sym 81835 $abc$36366$n3158
.sym 81836 $abc$36366$n3191
.sym 81838 $abc$36366$n3072_1
.sym 81839 $abc$36366$n208
.sym 81840 basesoc_picorv327[28]
.sym 81841 picorv32.cpu_state[4]
.sym 81842 $abc$36366$n3157
.sym 81843 basesoc_picorv327[30]
.sym 81844 $abc$36366$n2995
.sym 81845 $abc$36366$n3010
.sym 81846 $abc$36366$n3192
.sym 81847 basesoc_picorv327[26]
.sym 81848 basesoc_picorv327[28]
.sym 81850 $abc$36366$n3069
.sym 81851 picorv32.cpu_state[2]
.sym 81853 $abc$36366$n3067
.sym 81854 $abc$36366$n3071
.sym 81855 $abc$36366$n4234_1
.sym 81856 $abc$36366$n3007_1
.sym 81861 picorv32.latched_branch
.sym 81864 $abc$36366$n4036_1
.sym 81865 $abc$36366$n3008_1
.sym 81867 $abc$36366$n3071
.sym 81868 $abc$36366$n3067
.sym 81869 $abc$36366$n3069
.sym 81870 $abc$36366$n208
.sym 81879 picorv32.instr_retirq
.sym 81880 picorv32.cpu_state[2]
.sym 81881 picorv32.latched_branch
.sym 81882 $abc$36366$n3192
.sym 81885 $abc$36366$n3157
.sym 81886 $abc$36366$n3191
.sym 81887 $abc$36366$n3158
.sym 81891 $abc$36366$n3008_1
.sym 81892 picorv32.cpu_state[4]
.sym 81893 $abc$36366$n3072_1
.sym 81897 basesoc_picorv327[28]
.sym 81899 $abc$36366$n2995
.sym 81903 basesoc_picorv327[26]
.sym 81904 $abc$36366$n4036_1
.sym 81905 basesoc_picorv327[28]
.sym 81906 $abc$36366$n2995
.sym 81909 $abc$36366$n4234_1
.sym 81910 basesoc_picorv327[30]
.sym 81911 $abc$36366$n4036_1
.sym 81912 $abc$36366$n3007_1
.sym 81913 $abc$36366$n3010
.sym 81914 clk12_$glb_clk
.sym 81915 $abc$36366$n208_$glb_sr
.sym 81916 $abc$36366$n3038
.sym 81919 $abc$36366$n3033
.sym 81921 $abc$36366$n3407
.sym 81923 picorv32.mem_do_rinst
.sym 81928 $abc$36366$n3066_1
.sym 81931 $abc$36366$n3083
.sym 81932 $abc$36366$n2858_1
.sym 81939 basesoc_picorv327[30]
.sym 81941 $abc$36366$n3854_1
.sym 81942 $abc$36366$n3007_1
.sym 81947 $abc$36366$n3008
.sym 81950 picorv32.cpu_state[0]
.sym 81959 $abc$36366$n4287_1
.sym 81960 $abc$36366$n3147
.sym 81962 picorv32.cpu_state[2]
.sym 81963 picorv32.cpu_state[3]
.sym 81964 $abc$36366$n3849_1
.sym 81966 $abc$36366$n3072_1
.sym 81968 picorv32.instr_jal
.sym 81970 picorv32.decoder_trigger
.sym 81971 $abc$36366$n3065
.sym 81972 $abc$36366$n4288_1
.sym 81975 picorv32.cpu_state[1]
.sym 81976 $abc$36366$n4286_1
.sym 81977 $abc$36366$n4038_1
.sym 81981 picorv32.cpu_state[5]
.sym 81983 picorv32.cpu_state[0]
.sym 81986 picorv32.latched_store
.sym 81988 $abc$36366$n3158
.sym 81990 picorv32.instr_jal
.sym 81991 $abc$36366$n3147
.sym 81992 picorv32.decoder_trigger
.sym 81993 $abc$36366$n3065
.sym 82002 picorv32.cpu_state[1]
.sym 82003 picorv32.cpu_state[2]
.sym 82004 picorv32.latched_store
.sym 82005 picorv32.cpu_state[5]
.sym 82008 $abc$36366$n3147
.sym 82009 $abc$36366$n4287_1
.sym 82010 $abc$36366$n3849_1
.sym 82011 $abc$36366$n3072_1
.sym 82014 picorv32.cpu_state[3]
.sym 82016 picorv32.cpu_state[1]
.sym 82017 picorv32.cpu_state[0]
.sym 82020 $abc$36366$n4286_1
.sym 82021 $abc$36366$n3158
.sym 82023 $abc$36366$n4288_1
.sym 82032 picorv32.cpu_state[5]
.sym 82034 picorv32.cpu_state[2]
.sym 82035 $abc$36366$n4038_1
.sym 82037 clk12_$glb_clk
.sym 82038 $abc$36366$n208_$glb_sr
.sym 82056 picorv32.mem_do_rinst
.sym 82063 sys_rst
.sym 82072 user_btn1
.sym 82085 picorv32.cpu_state[0]
.sym 82088 picorv32.mem_rdata_latched[13]
.sym 82090 picorv32.decoder_trigger
.sym 82092 picorv32.mem_rdata_latched[31]
.sym 82093 picorv32.instr_jal
.sym 82100 $abc$36366$n3029_1
.sym 82105 picorv32.instr_waitirq
.sym 82111 $abc$36366$n3030
.sym 82113 $abc$36366$n3029_1
.sym 82114 picorv32.decoder_trigger
.sym 82116 picorv32.cpu_state[0]
.sym 82126 picorv32.mem_rdata_latched[13]
.sym 82131 picorv32.cpu_state[0]
.sym 82134 $abc$36366$n3030
.sym 82139 $abc$36366$n3029_1
.sym 82140 picorv32.decoder_trigger
.sym 82143 picorv32.mem_rdata_latched[31]
.sym 82149 picorv32.instr_jal
.sym 82151 picorv32.instr_waitirq
.sym 82152 picorv32.decoder_trigger
.sym 82159 $abc$36366$n3006_$glb_ce
.sym 82160 clk12_$glb_clk
.sym 82176 picorv32.decoded_imm_uj[26]
.sym 82178 $abc$36366$n2821
.sym 82189 user_btn1
.sym 82191 $PACKER_VCC_NET
.sym 82193 user_btn1
.sym 82195 $abc$36366$n3854_1
.sym 82196 $PACKER_VCC_NET
.sym 82207 $abc$36366$n3028
.sym 82208 $abc$36366$n3066_1
.sym 82214 picorv32.instr_jal
.sym 82224 picorv32.cpu_state[0]
.sym 82266 $abc$36366$n3066_1
.sym 82267 picorv32.instr_jal
.sym 82268 picorv32.cpu_state[0]
.sym 82269 $abc$36366$n3028
.sym 82283 clk12_$glb_clk
.sym 82287 $abc$36366$n6381
.sym 82288 $abc$36366$n6383
.sym 82289 $abc$36366$n6385
.sym 82290 $abc$36366$n6387
.sym 82291 $abc$36366$n6389
.sym 82292 $abc$36366$n6391
.sym 82299 picorv32.cpu_state[0]
.sym 82309 $abc$36366$n2918
.sym 82316 picorv32.cpu_state[0]
.sym 82328 $abc$36366$n2918
.sym 82335 sys_rst
.sym 82338 eventmanager_status_w[1]
.sym 82339 $abc$36366$n150
.sym 82341 $abc$36366$n154
.sym 82349 $abc$36366$n6391
.sym 82353 user_btn1
.sym 82359 $abc$36366$n154
.sym 82373 $abc$36366$n150
.sym 82383 user_btn1
.sym 82385 sys_rst
.sym 82386 eventmanager_status_w[1]
.sym 82390 sys_rst
.sym 82391 $abc$36366$n6391
.sym 82392 user_btn1
.sym 82405 $abc$36366$n2918
.sym 82406 clk12_$glb_clk
.sym 82408 $abc$36366$n6393
.sym 82409 $abc$36366$n6395
.sym 82410 $abc$36366$n6397
.sym 82411 $abc$36366$n6399
.sym 82412 $abc$36366$n6401
.sym 82413 $abc$36366$n6403
.sym 82414 $abc$36366$n6405
.sym 82415 $abc$36366$n6407
.sym 82424 $abc$36366$n2918
.sym 82432 waittimer1_count[2]
.sym 82460 $abc$36366$n2918
.sym 82461 $abc$36366$n152
.sym 82462 sys_rst
.sym 82463 user_btn1
.sym 82464 $abc$36366$n154
.sym 82467 $abc$36366$n6397
.sym 82472 $abc$36366$n6407
.sym 82475 $abc$36366$n158
.sym 82476 $abc$36366$n156
.sym 82477 $abc$36366$n6401
.sym 82479 $abc$36366$n6405
.sym 82482 $abc$36366$n156
.sym 82483 $abc$36366$n152
.sym 82484 $abc$36366$n154
.sym 82485 $abc$36366$n158
.sym 82488 $abc$36366$n158
.sym 82495 $abc$36366$n6407
.sym 82496 sys_rst
.sym 82497 user_btn1
.sym 82500 user_btn1
.sym 82502 $abc$36366$n6405
.sym 82503 sys_rst
.sym 82506 sys_rst
.sym 82508 $abc$36366$n6397
.sym 82509 user_btn1
.sym 82515 $abc$36366$n156
.sym 82519 $abc$36366$n152
.sym 82524 user_btn1
.sym 82526 $abc$36366$n6401
.sym 82527 sys_rst
.sym 82528 $abc$36366$n2918
.sym 82529 clk12_$glb_clk
.sym 82531 $abc$36366$n6409
.sym 82532 waittimer1_count[9]
.sym 82537 waittimer1_count[2]
.sym 82538 waittimer1_count[11]
.sym 82543 $abc$36366$n3351_1
.sym 82547 waittimer1_count[15]
.sym 82549 eventmanager_status_w[1]
.sym 82670 $abc$36366$n2918
.sym 82754 spram_maskwren10[2]
.sym 82755 spram_maskwren00[2]
.sym 82756 spram_maskwren10[0]
.sym 82758 spram_datain00[15]
.sym 82759 $abc$36366$n3979_1
.sym 82760 spram_datain10[15]
.sym 82761 spram_maskwren00[0]
.sym 82766 user_btn1
.sym 82775 user_btn1
.sym 82786 spram_datain00[9]
.sym 82787 spram_dataout10[12]
.sym 82788 spram_dataout10[3]
.sym 82789 spram_dataout10[13]
.sym 82816 array_muxed1[6]
.sym 82822 array_muxed0[14]
.sym 82865 array_muxed1[6]
.sym 82868 array_muxed0[14]
.sym 82880 user_btn2
.sym 82884 basesoc_ctrl_bus_errors[2]
.sym 82885 basesoc_ctrl_bus_errors[3]
.sym 82886 basesoc_ctrl_bus_errors[4]
.sym 82887 basesoc_ctrl_bus_errors[5]
.sym 82888 basesoc_ctrl_bus_errors[6]
.sym 82889 basesoc_ctrl_bus_errors[7]
.sym 82894 spram_dataout10[7]
.sym 82895 $abc$36366$n3427_1
.sym 82897 spram_dataout10[11]
.sym 82898 spram_datain00[4]
.sym 82899 spram_maskwren00[0]
.sym 82901 $abc$36366$n3430
.sym 82903 $abc$36366$n2892
.sym 82904 $abc$36366$n3966_1
.sym 82905 spram_maskwren10[0]
.sym 82910 array_muxed1[6]
.sym 82915 array_muxed1[15]
.sym 82917 slave_sel_r[2]
.sym 82920 spram_dataout00[11]
.sym 82921 array_muxed2[1]
.sym 82925 array_muxed2[0]
.sym 82930 $abc$36366$n2705
.sym 82932 spram_maskwren10[2]
.sym 82934 basesoc_dat_w[2]
.sym 82935 array_muxed0[8]
.sym 82941 basesoc_dat_w[6]
.sym 82944 spiflash_clk
.sym 82947 basesoc_ctrl_bus_errors[11]
.sym 82961 array_muxed1[2]
.sym 82979 array_muxed1[6]
.sym 83013 array_muxed1[2]
.sym 83028 array_muxed1[6]
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83041 basesoc_ctrl_bus_errors[8]
.sym 83042 basesoc_ctrl_bus_errors[9]
.sym 83043 basesoc_ctrl_bus_errors[10]
.sym 83044 basesoc_ctrl_bus_errors[11]
.sym 83045 basesoc_ctrl_bus_errors[12]
.sym 83046 basesoc_ctrl_bus_errors[13]
.sym 83047 basesoc_ctrl_bus_errors[14]
.sym 83048 basesoc_ctrl_bus_errors[15]
.sym 83055 basesoc_ctrl_bus_errors[0]
.sym 83058 $abc$36366$n3970_1
.sym 83059 spram_datain10[2]
.sym 83063 spram_datain00[14]
.sym 83064 spram_datain00[0]
.sym 83066 $abc$36366$n2930
.sym 83068 basesoc_dat_w[2]
.sym 83071 basesoc_ctrl_bus_errors[5]
.sym 83072 array_muxed1[25]
.sym 83074 basesoc_dat_w[6]
.sym 83076 $abc$36366$n2875_1
.sym 83082 $abc$36366$n3227
.sym 83084 basesoc_ctrl_bus_errors[2]
.sym 83085 basesoc_ctrl_bus_errors[3]
.sym 83086 basesoc_ctrl_bus_errors[1]
.sym 83087 basesoc_ctrl_bus_errors[5]
.sym 83088 basesoc_ctrl_bus_errors[6]
.sym 83089 $abc$36366$n3311
.sym 83091 $abc$36366$n3301
.sym 83092 $abc$36366$n3230
.sym 83093 $abc$36366$n3229
.sym 83094 basesoc_ctrl_bus_errors[4]
.sym 83097 basesoc_ctrl_bus_errors[7]
.sym 83099 basesoc_ctrl_bus_errors[9]
.sym 83100 $abc$36366$n2701
.sym 83105 basesoc_ctrl_bus_errors[0]
.sym 83108 $abc$36366$n3228
.sym 83110 basesoc_ctrl_bus_errors[12]
.sym 83111 basesoc_ctrl_bus_errors[13]
.sym 83112 basesoc_ctrl_bus_errors[14]
.sym 83113 basesoc_ctrl_bus_errors[15]
.sym 83115 basesoc_ctrl_bus_errors[7]
.sym 83116 basesoc_ctrl_bus_errors[5]
.sym 83117 basesoc_ctrl_bus_errors[6]
.sym 83118 basesoc_ctrl_bus_errors[4]
.sym 83121 $abc$36366$n3228
.sym 83122 $abc$36366$n3227
.sym 83123 $abc$36366$n3230
.sym 83124 $abc$36366$n3229
.sym 83127 basesoc_ctrl_bus_errors[1]
.sym 83128 basesoc_ctrl_bus_errors[3]
.sym 83129 basesoc_ctrl_bus_errors[2]
.sym 83130 basesoc_ctrl_bus_errors[0]
.sym 83133 basesoc_ctrl_bus_errors[14]
.sym 83134 basesoc_ctrl_bus_errors[15]
.sym 83135 basesoc_ctrl_bus_errors[12]
.sym 83136 basesoc_ctrl_bus_errors[13]
.sym 83139 basesoc_ctrl_bus_errors[1]
.sym 83145 $abc$36366$n3311
.sym 83146 basesoc_ctrl_bus_errors[6]
.sym 83147 basesoc_ctrl_bus_errors[14]
.sym 83148 $abc$36366$n3301
.sym 83151 $abc$36366$n3301
.sym 83152 basesoc_ctrl_bus_errors[9]
.sym 83153 basesoc_ctrl_bus_errors[1]
.sym 83154 $abc$36366$n3311
.sym 83161 $abc$36366$n2701
.sym 83162 clk12_$glb_clk
.sym 83163 sys_rst_$glb_sr
.sym 83164 basesoc_ctrl_bus_errors[16]
.sym 83165 basesoc_ctrl_bus_errors[17]
.sym 83166 basesoc_ctrl_bus_errors[18]
.sym 83167 basesoc_ctrl_bus_errors[19]
.sym 83168 basesoc_ctrl_bus_errors[20]
.sym 83169 basesoc_ctrl_bus_errors[21]
.sym 83170 basesoc_ctrl_bus_errors[22]
.sym 83171 basesoc_ctrl_bus_errors[23]
.sym 83172 $abc$36366$n2705
.sym 83178 basesoc_ctrl_reset_reset_r
.sym 83179 array_muxed0[10]
.sym 83180 $abc$36366$n3230
.sym 83188 basesoc_ctrl_bus_errors[10]
.sym 83189 basesoc_ctrl_bus_errors[20]
.sym 83194 $PACKER_VCC_NET
.sym 83197 array_muxed2[1]
.sym 83199 basesoc_ctrl_bus_errors[17]
.sym 83205 $abc$36366$n3224
.sym 83211 basesoc_ctrl_bus_errors[0]
.sym 83214 $abc$36366$n3226
.sym 83215 $abc$36366$n3311
.sym 83217 $abc$36366$n3225
.sym 83219 $abc$36366$n3221
.sym 83221 basesoc_ctrl_bus_errors[24]
.sym 83222 $abc$36366$n3223
.sym 83224 $abc$36366$n3304
.sym 83225 basesoc_ctrl_bus_errors[20]
.sym 83226 basesoc_ctrl_bus_errors[21]
.sym 83227 basesoc_ctrl_bus_errors[22]
.sym 83228 basesoc_ctrl_bus_errors[23]
.sym 83229 basesoc_ctrl_bus_errors[16]
.sym 83230 basesoc_ctrl_bus_errors[17]
.sym 83231 basesoc_ctrl_bus_errors[18]
.sym 83232 basesoc_ctrl_bus_errors[19]
.sym 83233 $abc$36366$n3307
.sym 83234 $abc$36366$n3222
.sym 83235 $abc$36366$n2818
.sym 83244 basesoc_ctrl_bus_errors[16]
.sym 83245 basesoc_ctrl_bus_errors[17]
.sym 83246 basesoc_ctrl_bus_errors[18]
.sym 83247 basesoc_ctrl_bus_errors[19]
.sym 83251 basesoc_ctrl_bus_errors[18]
.sym 83253 $abc$36366$n3304
.sym 83262 $abc$36366$n3226
.sym 83263 $abc$36366$n3221
.sym 83265 $abc$36366$n2818
.sym 83268 basesoc_ctrl_bus_errors[21]
.sym 83269 basesoc_ctrl_bus_errors[20]
.sym 83270 basesoc_ctrl_bus_errors[23]
.sym 83271 basesoc_ctrl_bus_errors[22]
.sym 83274 $abc$36366$n3222
.sym 83275 $abc$36366$n3223
.sym 83276 $abc$36366$n3224
.sym 83277 $abc$36366$n3225
.sym 83280 $abc$36366$n3311
.sym 83281 basesoc_ctrl_bus_errors[0]
.sym 83282 $abc$36366$n3307
.sym 83283 basesoc_ctrl_bus_errors[24]
.sym 83287 basesoc_ctrl_bus_errors[24]
.sym 83288 basesoc_ctrl_bus_errors[25]
.sym 83289 basesoc_ctrl_bus_errors[26]
.sym 83290 basesoc_ctrl_bus_errors[27]
.sym 83291 basesoc_ctrl_bus_errors[28]
.sym 83292 basesoc_ctrl_bus_errors[29]
.sym 83293 basesoc_ctrl_bus_errors[30]
.sym 83294 basesoc_ctrl_bus_errors[31]
.sym 83301 $abc$36366$n3311
.sym 83303 basesoc_dat_w[1]
.sym 83308 array_muxed0[11]
.sym 83310 array_muxed0[9]
.sym 83311 basesoc_ctrl_reset_reset_r
.sym 83313 basesoc_ctrl_bus_errors[19]
.sym 83314 basesoc_dat_w[5]
.sym 83317 spram_wren0
.sym 83318 $abc$36366$n2691
.sym 83319 $abc$36366$n5069_1
.sym 83321 array_muxed2[0]
.sym 83322 array_muxed0[11]
.sym 83328 $abc$36366$n3214
.sym 83329 $abc$36366$n3307
.sym 83330 $abc$36366$n5068
.sym 83331 $abc$36366$n104
.sym 83333 $abc$36366$n3211
.sym 83334 basesoc_ctrl_storage[11]
.sym 83338 basesoc_dat_w[5]
.sym 83339 $abc$36366$n2687
.sym 83341 basesoc_ctrl_bus_errors[21]
.sym 83342 $abc$36366$n3304
.sym 83343 basesoc_ctrl_bus_errors[5]
.sym 83345 $abc$36366$n5069_1
.sym 83346 basesoc_ctrl_bus_errors[26]
.sym 83347 basesoc_ctrl_bus_errors[27]
.sym 83348 basesoc_ctrl_bus_errors[10]
.sym 83350 basesoc_ctrl_bus_errors[30]
.sym 83351 basesoc_ctrl_bus_errors[31]
.sym 83352 basesoc_ctrl_bus_errors[24]
.sym 83353 basesoc_ctrl_bus_errors[25]
.sym 83354 $abc$36366$n3311
.sym 83355 basesoc_ctrl_storage[13]
.sym 83356 basesoc_ctrl_bus_errors[28]
.sym 83357 basesoc_ctrl_bus_errors[29]
.sym 83358 $abc$36366$n3301
.sym 83359 basesoc_ctrl_bus_errors[3]
.sym 83361 basesoc_ctrl_bus_errors[30]
.sym 83362 basesoc_ctrl_bus_errors[28]
.sym 83363 basesoc_ctrl_bus_errors[29]
.sym 83364 basesoc_ctrl_bus_errors[31]
.sym 83367 $abc$36366$n3311
.sym 83368 $abc$36366$n5068
.sym 83369 $abc$36366$n5069_1
.sym 83370 basesoc_ctrl_bus_errors[5]
.sym 83373 basesoc_ctrl_storage[13]
.sym 83374 $abc$36366$n104
.sym 83375 $abc$36366$n3214
.sym 83376 $abc$36366$n3211
.sym 83379 basesoc_dat_w[5]
.sym 83385 basesoc_ctrl_bus_errors[25]
.sym 83386 basesoc_ctrl_bus_errors[27]
.sym 83387 basesoc_ctrl_bus_errors[26]
.sym 83388 basesoc_ctrl_bus_errors[24]
.sym 83391 $abc$36366$n3307
.sym 83392 basesoc_ctrl_bus_errors[21]
.sym 83393 $abc$36366$n3304
.sym 83394 basesoc_ctrl_bus_errors[29]
.sym 83397 basesoc_ctrl_bus_errors[26]
.sym 83398 $abc$36366$n3307
.sym 83399 basesoc_ctrl_bus_errors[10]
.sym 83400 $abc$36366$n3301
.sym 83403 $abc$36366$n3311
.sym 83404 basesoc_ctrl_storage[11]
.sym 83405 $abc$36366$n3211
.sym 83406 basesoc_ctrl_bus_errors[3]
.sym 83407 $abc$36366$n2687
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83410 $abc$36366$n5080
.sym 83411 $abc$36366$n5059_1
.sym 83412 $abc$36366$n5081_1
.sym 83413 basesoc_ctrl_storage[19]
.sym 83414 basesoc_ctrl_storage[23]
.sym 83417 basesoc_ctrl_storage[16]
.sym 83423 basesoc_ctrl_bus_errors[30]
.sym 83424 $abc$36366$n2884_1
.sym 83427 basesoc_ctrl_bus_errors[31]
.sym 83430 basesoc_ctrl_storage[11]
.sym 83433 array_muxed0[13]
.sym 83434 basesoc_dat_w[6]
.sym 83442 $abc$36366$n102
.sym 83451 $abc$36366$n3211
.sym 83454 $abc$36366$n5045
.sym 83455 basesoc_ctrl_bus_errors[28]
.sym 83458 $abc$36366$n96
.sym 83459 basesoc_ctrl_bus_errors[20]
.sym 83460 $abc$36366$n13
.sym 83461 $abc$36366$n5063_1
.sym 83462 $abc$36366$n3301
.sym 83463 $abc$36366$n108
.sym 83464 $abc$36366$n5064
.sym 83466 $abc$36366$n3304
.sym 83468 $abc$36366$n102
.sym 83469 basesoc_ctrl_bus_errors[17]
.sym 83470 $abc$36366$n5044
.sym 83473 $abc$36366$n3217
.sym 83475 $abc$36366$n3307
.sym 83476 $abc$36366$n7
.sym 83478 $abc$36366$n2691
.sym 83479 basesoc_ctrl_bus_errors[12]
.sym 83480 $abc$36366$n3214
.sym 83481 $abc$36366$n5062_1
.sym 83482 $abc$36366$n106
.sym 83484 basesoc_ctrl_bus_errors[17]
.sym 83486 $abc$36366$n3304
.sym 83487 $abc$36366$n5044
.sym 83490 $abc$36366$n5062_1
.sym 83491 $abc$36366$n5064
.sym 83492 $abc$36366$n3307
.sym 83493 basesoc_ctrl_bus_errors[28]
.sym 83496 $abc$36366$n3304
.sym 83497 basesoc_ctrl_bus_errors[20]
.sym 83498 $abc$36366$n3214
.sym 83499 $abc$36366$n102
.sym 83503 $abc$36366$n106
.sym 83504 $abc$36366$n5045
.sym 83505 $abc$36366$n3217
.sym 83510 $abc$36366$n7
.sym 83514 basesoc_ctrl_bus_errors[12]
.sym 83515 $abc$36366$n3217
.sym 83516 $abc$36366$n108
.sym 83517 $abc$36366$n3301
.sym 83521 $abc$36366$n96
.sym 83522 $abc$36366$n3211
.sym 83523 $abc$36366$n5063_1
.sym 83529 $abc$36366$n13
.sym 83530 $abc$36366$n2691
.sym 83531 clk12_$glb_clk
.sym 83535 basesoc_ctrl_storage[22]
.sym 83539 $abc$36366$n5077_1
.sym 83540 basesoc_ctrl_storage[17]
.sym 83546 $abc$36366$n13
.sym 83547 array_muxed0[6]
.sym 83550 basesoc_ctrl_storage[16]
.sym 83554 $abc$36366$n3304
.sym 83555 $abc$36366$n3211
.sym 83559 $abc$36366$n2930
.sym 83562 basesoc_dat_w[6]
.sym 83565 $abc$36366$n2687
.sym 83568 array_muxed1[25]
.sym 83575 $abc$36366$n5
.sym 83576 $abc$36366$n2687
.sym 83588 $abc$36366$n2847
.sym 83592 $abc$36366$n92
.sym 83593 sys_rst
.sym 83595 $abc$36366$n13
.sym 83597 basesoc_ctrl_storage[17]
.sym 83598 $abc$36366$n3214
.sym 83599 $abc$36366$n3217
.sym 83601 basesoc_ctrl_storage[29]
.sym 83603 $abc$36366$n3211
.sym 83605 $abc$36366$n7
.sym 83607 $abc$36366$n3211
.sym 83608 sys_rst
.sym 83610 $abc$36366$n2847
.sym 83622 $abc$36366$n13
.sym 83625 $abc$36366$n3214
.sym 83626 $abc$36366$n92
.sym 83627 basesoc_ctrl_storage[17]
.sym 83628 $abc$36366$n3211
.sym 83631 $abc$36366$n3217
.sym 83633 basesoc_ctrl_storage[29]
.sym 83639 $abc$36366$n5
.sym 83650 $abc$36366$n7
.sym 83653 $abc$36366$n2687
.sym 83654 clk12_$glb_clk
.sym 83657 basesoc_ctrl_storage[30]
.sym 83659 basesoc_ctrl_storage[29]
.sym 83661 spram_wren0
.sym 83663 $abc$36366$n5096
.sym 83667 user_btn1
.sym 83669 $abc$36366$n5077_1
.sym 83677 $abc$36366$n2689
.sym 83681 array_muxed2[1]
.sym 83684 $abc$36366$n3214
.sym 83685 $abc$36366$n3217
.sym 83687 basesoc_picorv328[9]
.sym 83688 spiflash_bus_ack
.sym 83698 basesoc_uart_phy_rx_bitcount[3]
.sym 83699 $abc$36366$n2689
.sym 83702 $abc$36366$n7
.sym 83704 basesoc_uart_phy_rx_bitcount[2]
.sym 83713 basesoc_uart_phy_rx_bitcount[0]
.sym 83719 basesoc_uart_phy_rx_bitcount[1]
.sym 83729 $nextpnr_ICESTORM_LC_21$O
.sym 83732 basesoc_uart_phy_rx_bitcount[0]
.sym 83735 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 83737 basesoc_uart_phy_rx_bitcount[1]
.sym 83741 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 83743 basesoc_uart_phy_rx_bitcount[2]
.sym 83745 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 83748 basesoc_uart_phy_rx_bitcount[3]
.sym 83751 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 83755 $abc$36366$n7
.sym 83776 $abc$36366$n2689
.sym 83777 clk12_$glb_clk
.sym 83779 array_muxed1[5]
.sym 83784 array_muxed1[25]
.sym 83786 $abc$36366$n4251_1
.sym 83791 basesoc_dat_w[3]
.sym 83801 basesoc_we
.sym 83803 array_muxed2[2]
.sym 83805 array_muxed2[0]
.sym 83809 spram_wren0
.sym 83812 $abc$36366$n2713
.sym 83822 $abc$36366$n6640
.sym 83823 $abc$36366$n6642
.sym 83847 $abc$36366$n2788
.sym 83849 basesoc_uart_phy_rx_busy
.sym 83860 basesoc_uart_phy_rx_busy
.sym 83861 $abc$36366$n6642
.sym 83896 $abc$36366$n6640
.sym 83898 basesoc_uart_phy_rx_busy
.sym 83899 $abc$36366$n2788
.sym 83900 clk12_$glb_clk
.sym 83901 sys_rst_$glb_sr
.sym 83902 array_muxed2[1]
.sym 83904 $abc$36366$n3684_1
.sym 83908 array_muxed2[2]
.sym 83909 array_muxed2[0]
.sym 83918 basesoc_uart_phy_rx_bitcount[3]
.sym 83920 $PACKER_VCC_NET
.sym 83927 basesoc_uart_phy_rx_busy
.sym 83928 basesoc_picorv327[7]
.sym 83931 $abc$36366$n4270_1
.sym 83932 $abc$36366$n2988
.sym 83933 $abc$36366$n3687_1
.sym 83934 basesoc_picorv327[0]
.sym 83936 $abc$36366$n4251_1
.sym 83937 basesoc_picorv327[1]
.sym 83943 basesoc_uart_phy_rx_busy
.sym 83966 basesoc_uart_phy_rx_bitcount[1]
.sym 83970 $abc$36366$n2784
.sym 84018 basesoc_uart_phy_rx_bitcount[1]
.sym 84019 basesoc_uart_phy_rx_busy
.sym 84022 $abc$36366$n2784
.sym 84023 clk12_$glb_clk
.sym 84024 sys_rst_$glb_sr
.sym 84027 basesoc_counter[1]
.sym 84029 $abc$36366$n2713
.sym 84031 basesoc_counter[0]
.sym 84036 basesoc_picorv327[3]
.sym 84039 array_muxed1[4]
.sym 84040 $PACKER_GND_NET
.sym 84042 $abc$36366$n3392
.sym 84044 basesoc_picorv328[14]
.sym 84045 basesoc_picorv323[6]
.sym 84046 $abc$36366$n3976_1
.sym 84047 basesoc_picorv323[4]
.sym 84048 $abc$36366$n208
.sym 84055 basesoc_picorv327[18]
.sym 84057 picorv32.mem_wordsize[2]
.sym 84058 basesoc_picorv323[2]
.sym 84060 eventmanager_status_w[1]
.sym 84068 $abc$36366$n4437
.sym 84069 basesoc_picorv323[2]
.sym 84070 $abc$36366$n4487
.sym 84072 basesoc_picorv327[6]
.sym 84076 $abc$36366$n4433_1
.sym 84079 $abc$36366$n4430_1
.sym 84085 basesoc_picorv327[8]
.sym 84088 basesoc_picorv327[7]
.sym 84090 $abc$36366$n4485
.sym 84091 basesoc_picorv327[5]
.sym 84092 basesoc_picorv323[1]
.sym 84093 $abc$36366$n4484_1
.sym 84095 basesoc_picorv323[3]
.sym 84096 basesoc_picorv323[0]
.sym 84097 $abc$36366$n4434
.sym 84099 $abc$36366$n4437
.sym 84101 $abc$36366$n4434
.sym 84102 basesoc_picorv323[1]
.sym 84111 basesoc_picorv327[6]
.sym 84112 basesoc_picorv323[0]
.sym 84113 basesoc_picorv327[5]
.sym 84117 $abc$36366$n4433_1
.sym 84118 $abc$36366$n4430_1
.sym 84119 basesoc_picorv323[1]
.sym 84124 $abc$36366$n4485
.sym 84125 $abc$36366$n4484_1
.sym 84126 basesoc_picorv323[2]
.sym 84129 $abc$36366$n4485
.sym 84130 $abc$36366$n4487
.sym 84131 basesoc_picorv323[2]
.sym 84132 basesoc_picorv323[3]
.sym 84136 $abc$36366$n4433_1
.sym 84137 $abc$36366$n4434
.sym 84138 basesoc_picorv323[1]
.sym 84141 basesoc_picorv327[8]
.sym 84143 basesoc_picorv323[0]
.sym 84144 basesoc_picorv327[7]
.sym 84148 $abc$36366$n4276_1
.sym 84149 $abc$36366$n3688_1
.sym 84150 $abc$36366$n4270_1
.sym 84151 $abc$36366$n3687_1
.sym 84152 $abc$36366$n4445_1
.sym 84153 array_muxed1[28]
.sym 84159 user_btn1
.sym 84171 array_muxed0[7]
.sym 84173 $abc$36366$n6764
.sym 84176 basesoc_picorv323[3]
.sym 84177 $abc$36366$n4483
.sym 84182 $abc$36366$n4486_1
.sym 84183 $abc$36366$n3688_1
.sym 84191 $abc$36366$n4440
.sym 84192 basesoc_picorv323[0]
.sym 84193 basesoc_picorv327[15]
.sym 84194 $abc$36366$n4441_1
.sym 84196 $abc$36366$n4448_1
.sym 84197 basesoc_picorv327[21]
.sym 84199 $abc$36366$n4438_1
.sym 84200 basesoc_picorv323[0]
.sym 84201 $abc$36366$n4487
.sym 84202 $abc$36366$n4441_1
.sym 84204 basesoc_picorv323[1]
.sym 84205 $abc$36366$n4488_1
.sym 84207 basesoc_picorv327[16]
.sym 84211 basesoc_picorv327[14]
.sym 84213 basesoc_picorv327[13]
.sym 84214 $abc$36366$n4446
.sym 84215 basesoc_picorv327[22]
.sym 84217 $abc$36366$n4445_1
.sym 84218 basesoc_picorv323[2]
.sym 84222 basesoc_picorv323[1]
.sym 84223 $abc$36366$n4445_1
.sym 84224 $abc$36366$n4441_1
.sym 84229 basesoc_picorv323[2]
.sym 84230 $abc$36366$n4487
.sym 84231 $abc$36366$n4488_1
.sym 84235 basesoc_picorv327[13]
.sym 84236 basesoc_picorv327[14]
.sym 84237 basesoc_picorv323[0]
.sym 84240 $abc$36366$n4448_1
.sym 84241 $abc$36366$n4446
.sym 84243 basesoc_picorv323[1]
.sym 84246 basesoc_picorv323[1]
.sym 84247 $abc$36366$n4438_1
.sym 84248 $abc$36366$n4440
.sym 84253 basesoc_picorv327[15]
.sym 84254 basesoc_picorv323[0]
.sym 84255 basesoc_picorv327[16]
.sym 84258 $abc$36366$n4440
.sym 84259 $abc$36366$n4441_1
.sym 84260 basesoc_picorv323[1]
.sym 84264 basesoc_picorv327[22]
.sym 84266 basesoc_picorv327[21]
.sym 84267 basesoc_picorv323[0]
.sym 84285 $abc$36366$n2988
.sym 84287 basesoc_picorv327[0]
.sym 84288 $abc$36366$n2818
.sym 84292 $abc$36366$n3688_1
.sym 84295 basesoc_picorv328[28]
.sym 84296 $abc$36366$n2935
.sym 84297 basesoc_picorv327[14]
.sym 84298 $abc$36366$n6768
.sym 84299 $abc$36366$n2826_1
.sym 84300 $abc$36366$n4456_1
.sym 84301 basesoc_uart_tx_fifo_consume[3]
.sym 84302 basesoc_picorv328[25]
.sym 84303 basesoc_picorv328[12]
.sym 84304 basesoc_picorv327[31]
.sym 84305 basesoc_uart_tx_fifo_consume[0]
.sym 84312 $abc$36366$n4488_1
.sym 84313 $abc$36366$n4453_1
.sym 84315 basesoc_picorv323[0]
.sym 84316 basesoc_picorv323[1]
.sym 84317 basesoc_picorv327[30]
.sym 84318 $abc$36366$n4492_1
.sym 84320 $abc$36366$n4455
.sym 84323 $abc$36366$n4491
.sym 84324 $abc$36366$n4456_1
.sym 84328 $abc$36366$n4495
.sym 84330 $abc$36366$n4457_1
.sym 84334 basesoc_picorv327[7]
.sym 84336 basesoc_picorv327[6]
.sym 84337 basesoc_picorv327[29]
.sym 84338 basesoc_picorv323[2]
.sym 84345 basesoc_picorv323[1]
.sym 84346 $abc$36366$n4453_1
.sym 84347 $abc$36366$n4457_1
.sym 84354 basesoc_picorv327[7]
.sym 84358 basesoc_picorv323[0]
.sym 84359 basesoc_picorv327[29]
.sym 84360 basesoc_picorv327[30]
.sym 84363 basesoc_picorv323[2]
.sym 84364 $abc$36366$n4492_1
.sym 84366 $abc$36366$n4495
.sym 84369 basesoc_picorv323[1]
.sym 84370 $abc$36366$n4456_1
.sym 84371 $abc$36366$n4457_1
.sym 84372 $abc$36366$n4455
.sym 84376 $abc$36366$n4488_1
.sym 84377 basesoc_picorv323[2]
.sym 84378 $abc$36366$n4491
.sym 84384 basesoc_picorv327[6]
.sym 84388 $abc$36366$n4491
.sym 84389 basesoc_picorv323[2]
.sym 84390 $abc$36366$n4492_1
.sym 84408 basesoc_picorv327[5]
.sym 84411 basesoc_picorv323[0]
.sym 84413 basesoc_picorv327[30]
.sym 84420 basesoc_picorv327[7]
.sym 84421 basesoc_picorv327[1]
.sym 84422 basesoc_picorv327[3]
.sym 84423 basesoc_picorv327[29]
.sym 84424 $abc$36366$n6766
.sym 84425 basesoc_picorv327[0]
.sym 84426 basesoc_picorv328[16]
.sym 84428 $abc$36366$n4421
.sym 84429 $abc$36366$n2935
.sym 84436 $abc$36366$n5500_1
.sym 84437 basesoc_picorv323[3]
.sym 84438 basesoc_picorv323[4]
.sym 84439 basesoc_picorv323[2]
.sym 84441 basesoc_picorv323[3]
.sym 84442 $abc$36366$n4490_1
.sym 84443 $abc$36366$n4495
.sym 84447 $abc$36366$n4483
.sym 84448 $abc$36366$n4456_1
.sym 84450 $abc$36366$n4490_1
.sym 84453 basesoc_picorv323[1]
.sym 84454 $abc$36366$n4486_1
.sym 84459 $abc$36366$n4455
.sym 84461 $abc$36366$n4494_1
.sym 84462 $abc$36366$n4493
.sym 84463 basesoc_picorv323[0]
.sym 84464 basesoc_picorv327[31]
.sym 84468 basesoc_picorv327[31]
.sym 84469 basesoc_picorv323[0]
.sym 84474 $abc$36366$n4486_1
.sym 84475 $abc$36366$n4493
.sym 84476 basesoc_picorv323[4]
.sym 84477 basesoc_picorv323[3]
.sym 84480 basesoc_picorv323[1]
.sym 84481 $abc$36366$n4455
.sym 84482 $abc$36366$n4456_1
.sym 84486 $abc$36366$n4494_1
.sym 84487 basesoc_picorv323[2]
.sym 84488 $abc$36366$n4495
.sym 84492 basesoc_picorv323[3]
.sym 84493 $abc$36366$n4490_1
.sym 84494 $abc$36366$n4493
.sym 84498 $abc$36366$n4483
.sym 84499 basesoc_picorv323[3]
.sym 84500 $abc$36366$n5500_1
.sym 84501 $abc$36366$n4490_1
.sym 84504 basesoc_picorv323[3]
.sym 84505 $abc$36366$n4486_1
.sym 84507 $abc$36366$n4490_1
.sym 84511 $abc$36366$n4456_1
.sym 84512 $abc$36366$n4494_1
.sym 84513 basesoc_picorv323[2]
.sym 84530 $abc$36366$n6765
.sym 84531 basesoc_picorv323[6]
.sym 84532 basesoc_picorv323[4]
.sym 84534 $abc$36366$n6770
.sym 84537 basesoc_picorv323[3]
.sym 84538 basesoc_picorv328[11]
.sym 84539 basesoc_picorv328[14]
.sym 84540 basesoc_picorv327[11]
.sym 84541 $abc$36366$n208
.sym 84542 basesoc_picorv327[20]
.sym 84543 picorv32.mem_wordsize[2]
.sym 84544 $abc$36366$n6778
.sym 84545 basesoc_picorv323[2]
.sym 84546 basesoc_picorv328[29]
.sym 84547 basesoc_picorv327[18]
.sym 84548 picorv32.mem_wordsize[2]
.sym 84550 $abc$36366$n6773
.sym 84551 basesoc_picorv327[3]
.sym 84552 basesoc_picorv328[27]
.sym 84559 basesoc_picorv327[13]
.sym 84563 basesoc_uart_tx_fifo_consume[0]
.sym 84569 basesoc_uart_tx_fifo_consume[3]
.sym 84577 basesoc_uart_tx_fifo_consume[1]
.sym 84578 $PACKER_VCC_NET
.sym 84580 basesoc_picorv327[14]
.sym 84584 basesoc_uart_tx_fifo_consume[2]
.sym 84585 $abc$36366$n2807
.sym 84588 basesoc_picorv327[15]
.sym 84590 $nextpnr_ICESTORM_LC_19$O
.sym 84592 basesoc_uart_tx_fifo_consume[0]
.sym 84596 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 84599 basesoc_uart_tx_fifo_consume[1]
.sym 84602 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 84604 basesoc_uart_tx_fifo_consume[2]
.sym 84606 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 84610 basesoc_uart_tx_fifo_consume[3]
.sym 84612 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 84618 basesoc_picorv327[15]
.sym 84622 $PACKER_VCC_NET
.sym 84623 basesoc_uart_tx_fifo_consume[0]
.sym 84627 basesoc_picorv327[14]
.sym 84635 basesoc_picorv327[13]
.sym 84637 $abc$36366$n2807
.sym 84638 clk12_$glb_clk
.sym 84639 sys_rst_$glb_sr
.sym 84647 $abc$36366$n7339
.sym 84650 sys_rst
.sym 84652 basesoc_picorv328[18]
.sym 84653 basesoc_picorv328[11]
.sym 84656 $abc$36366$n6769
.sym 84657 $abc$36366$n6766
.sym 84661 $abc$36366$n6768
.sym 84662 $abc$36366$n6751
.sym 84663 basesoc_picorv327[13]
.sym 84664 picorv32.instr_sub
.sym 84666 $abc$36366$n4421
.sym 84672 basesoc_picorv327[19]
.sym 84673 picorv32.mem_do_rinst
.sym 84674 $abc$36366$n6774
.sym 84675 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 84685 basesoc_picorv327[21]
.sym 84695 basesoc_picorv327[8]
.sym 84698 basesoc_picorv327[19]
.sym 84699 basesoc_picorv327[22]
.sym 84702 basesoc_picorv327[20]
.sym 84706 basesoc_picorv327[29]
.sym 84708 basesoc_picorv327[16]
.sym 84716 basesoc_picorv327[21]
.sym 84723 basesoc_picorv327[16]
.sym 84728 basesoc_picorv327[22]
.sym 84734 basesoc_picorv327[8]
.sym 84739 basesoc_picorv327[20]
.sym 84747 basesoc_picorv327[29]
.sym 84751 basesoc_picorv327[19]
.sym 84763 $abc$36366$n7341
.sym 84764 $abc$36366$n7338
.sym 84765 array_muxed2[3]
.sym 84766 $abc$36366$n6774
.sym 84767 $abc$36366$n6773
.sym 84768 $abc$36366$n3199
.sym 84769 $abc$36366$n3691_1
.sym 84770 $abc$36366$n3160
.sym 84775 $abc$36366$n6776
.sym 84779 $abc$36366$n6752
.sym 84780 $abc$36366$n3002
.sym 84781 $abc$36366$n6754
.sym 84785 $abc$36366$n6753
.sym 84786 $abc$36366$n6777
.sym 84787 $abc$36366$n4456_1
.sym 84788 $abc$36366$n6782
.sym 84789 $abc$36366$n2935
.sym 84790 $abc$36366$n2816_1
.sym 84791 picorv32.cpu_state[3]
.sym 84793 basesoc_picorv328[25]
.sym 84794 basesoc_picorv327[16]
.sym 84796 basesoc_picorv327[31]
.sym 84797 $abc$36366$n3009
.sym 84798 basesoc_picorv328[28]
.sym 84809 basesoc_picorv327[25]
.sym 84825 basesoc_picorv327[31]
.sym 84826 basesoc_picorv327[28]
.sym 84831 picorv32.mem_do_prefetch
.sym 84833 picorv32.mem_do_rinst
.sym 84861 picorv32.mem_do_rinst
.sym 84863 picorv32.mem_do_prefetch
.sym 84867 basesoc_picorv327[31]
.sym 84876 basesoc_picorv327[25]
.sym 84880 basesoc_picorv327[28]
.sym 84887 $abc$36366$n2991
.sym 84888 $abc$36366$n3189
.sym 84889 picorv32.instr_bge
.sym 84890 $abc$36366$n3188
.sym 84891 picorv32.instr_bgeu
.sym 84892 picorv32.instr_andi
.sym 84893 $abc$36366$n3159
.sym 84899 picorv32.is_alu_reg_imm
.sym 84900 $abc$36366$n6757
.sym 84901 $abc$36366$n2982
.sym 84904 picorv32.is_alu_reg_imm
.sym 84905 basesoc_picorv327[25]
.sym 84906 $abc$36366$n2984
.sym 84908 $abc$36366$n3870
.sym 84909 $abc$36366$n2861_1
.sym 84910 basesoc_picorv327[29]
.sym 84912 basesoc_picorv327[0]
.sym 84913 $abc$36366$n3392
.sym 84914 basesoc_picorv327[3]
.sym 84916 picorv32.mem_do_wdata
.sym 84917 $PACKER_VCC_NET
.sym 84918 $abc$36366$n3009
.sym 84919 basesoc_picorv327[17]
.sym 84920 $abc$36366$n4421
.sym 84921 $abc$36366$n2935
.sym 84929 $abc$36366$n3009
.sym 84930 picorv32.instr_add
.sym 84934 picorv32.mem_rdata_q[13]
.sym 84935 picorv32.instr_sub
.sym 84936 picorv32.mem_rdata_q[14]
.sym 84937 $abc$36366$n3480
.sym 84944 $abc$36366$n3459_1
.sym 84945 picorv32.is_alu_reg_reg
.sym 84947 picorv32.is_alu_reg_imm
.sym 84948 picorv32.mem_rdata_q[13]
.sym 84951 $abc$36366$n3456_1
.sym 84952 basesoc_picorv327[30]
.sym 84953 picorv32.mem_rdata_q[12]
.sym 84956 picorv32.instr_addi
.sym 84961 $abc$36366$n3456_1
.sym 84963 $abc$36366$n3480
.sym 84966 picorv32.instr_add
.sym 84967 picorv32.instr_addi
.sym 84968 picorv32.instr_sub
.sym 84972 picorv32.mem_rdata_q[14]
.sym 84973 picorv32.mem_rdata_q[13]
.sym 84974 picorv32.is_alu_reg_reg
.sym 84975 picorv32.mem_rdata_q[12]
.sym 84978 $abc$36366$n3480
.sym 84980 $abc$36366$n3459_1
.sym 84990 picorv32.mem_rdata_q[13]
.sym 84991 picorv32.mem_rdata_q[14]
.sym 84992 picorv32.mem_rdata_q[12]
.sym 84993 picorv32.is_alu_reg_imm
.sym 84996 basesoc_picorv327[30]
.sym 85006 $abc$36366$n3009
.sym 85007 clk12_$glb_clk
.sym 85008 $abc$36366$n208_$glb_sr
.sym 85009 picorv32.instr_and
.sym 85010 $abc$36366$n3002_1
.sym 85011 picorv32.instr_ori
.sym 85012 $abc$36366$n4421
.sym 85013 picorv32.instr_blt
.sym 85014 picorv32.instr_or
.sym 85015 picorv32.instr_sra
.sym 85016 $abc$36366$n3001
.sym 85021 $abc$36366$n2858_1
.sym 85022 picorv32.mem_rdata_q[14]
.sym 85026 $abc$36366$n3159
.sym 85033 $abc$36366$n208
.sym 85035 picorv32.mem_wordsize[2]
.sym 85036 picorv32.instr_or
.sym 85037 $abc$36366$n2997
.sym 85038 basesoc_picorv327[18]
.sym 85040 $abc$36366$n3089
.sym 85042 basesoc_picorv327[3]
.sym 85051 $abc$36366$n2992
.sym 85055 $abc$36366$n2990
.sym 85057 $abc$36366$n3159
.sym 85058 $abc$36366$n3456_1
.sym 85060 picorv32.instr_or
.sym 85061 $abc$36366$n2935
.sym 85063 picorv32.cpu_state[3]
.sym 85065 picorv32.instr_srai
.sym 85068 picorv32.instr_ori
.sym 85070 $abc$36366$n3008
.sym 85071 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85074 picorv32.mem_do_rinst
.sym 85075 basesoc_picorv327[31]
.sym 85079 $abc$36366$n2858_1
.sym 85080 picorv32.instr_sra
.sym 85081 $abc$36366$n3458
.sym 85083 basesoc_picorv327[31]
.sym 85084 picorv32.instr_sra
.sym 85085 picorv32.instr_srai
.sym 85091 picorv32.instr_or
.sym 85092 picorv32.instr_ori
.sym 85101 $abc$36366$n2990
.sym 85103 $abc$36366$n2992
.sym 85113 $abc$36366$n3159
.sym 85115 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85116 picorv32.cpu_state[3]
.sym 85119 $abc$36366$n2935
.sym 85120 picorv32.mem_do_rinst
.sym 85121 $abc$36366$n2858_1
.sym 85125 $abc$36366$n3456_1
.sym 85128 $abc$36366$n3458
.sym 85130 clk12_$glb_clk
.sym 85131 $abc$36366$n3008
.sym 85132 $abc$36366$n2997
.sym 85133 picorv32.is_slti_blt_slt
.sym 85134 $abc$36366$n2989
.sym 85135 $abc$36366$n2998
.sym 85136 picorv32.mem_wordsize[0]
.sym 85137 $abc$36366$n3076
.sym 85138 $abc$36366$n3025
.sym 85139 picorv32.mem_wordsize[2]
.sym 85143 user_btn1
.sym 85147 $abc$36366$n4421
.sym 85148 $abc$36366$n3009
.sym 85153 picorv32.instr_srai
.sym 85156 $abc$36366$n3829_1
.sym 85157 picorv32.mem_do_rdata
.sym 85158 $abc$36366$n4421
.sym 85159 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85160 picorv32.mem_do_rinst
.sym 85161 picorv32.cpu_state[2]
.sym 85162 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85163 picorv32.latched_is_lh
.sym 85165 picorv32.mem_rdata_q[13]
.sym 85166 $abc$36366$n3021
.sym 85167 $abc$36366$n3458
.sym 85173 $abc$36366$n3021
.sym 85174 $abc$36366$n3008_1
.sym 85176 $abc$36366$n3024
.sym 85177 picorv32.cpu_state[2]
.sym 85182 picorv32.decoded_imm[0]
.sym 85183 basesoc_picorv327[3]
.sym 85188 $abc$36366$n4878
.sym 85189 $abc$36366$n4032_1
.sym 85190 picorv32.cpu_state[4]
.sym 85191 $abc$36366$n4045
.sym 85193 $abc$36366$n208
.sym 85194 $abc$36366$n5141
.sym 85196 picorv32.cpu_state[3]
.sym 85198 basesoc_picorv327[0]
.sym 85199 $abc$36366$n3008
.sym 85200 $abc$36366$n3089
.sym 85203 $abc$36366$n5429
.sym 85204 picorv32.cpu_state[0]
.sym 85212 $abc$36366$n3024
.sym 85213 $abc$36366$n4032_1
.sym 85214 $abc$36366$n5141
.sym 85215 $abc$36366$n4878
.sym 85218 $abc$36366$n4045
.sym 85219 $abc$36366$n5429
.sym 85220 $abc$36366$n3021
.sym 85221 basesoc_picorv327[3]
.sym 85230 picorv32.cpu_state[2]
.sym 85231 picorv32.cpu_state[4]
.sym 85232 picorv32.cpu_state[0]
.sym 85233 picorv32.cpu_state[3]
.sym 85236 $abc$36366$n3008_1
.sym 85238 picorv32.cpu_state[4]
.sym 85242 $abc$36366$n208
.sym 85245 $abc$36366$n3008
.sym 85249 basesoc_picorv327[0]
.sym 85251 picorv32.decoded_imm[0]
.sym 85252 $abc$36366$n3089
.sym 85253 clk12_$glb_clk
.sym 85256 $abc$36366$n2993_1
.sym 85257 $abc$36366$n2988_1
.sym 85258 $abc$36366$n3074
.sym 85259 $abc$36366$n3075
.sym 85260 picorv32.is_lbu_lhu_lw
.sym 85261 $abc$36366$n3017
.sym 85262 $abc$36366$n3022_1
.sym 85268 $PACKER_VCC_NET
.sym 85271 picorv32.instr_srl
.sym 85277 $abc$36366$n2995
.sym 85278 picorv32.instr_srli
.sym 85279 $abc$36366$n2990
.sym 85280 basesoc_picorv327[31]
.sym 85282 picorv32.cpu_state[3]
.sym 85283 picorv32.mem_wordsize[0]
.sym 85284 $abc$36366$n3829_1
.sym 85285 $abc$36366$n3008
.sym 85286 $abc$36366$n3007_1
.sym 85288 $abc$36366$n3009
.sym 85289 picorv32.cpu_state[0]
.sym 85290 $abc$36366$n2816_1
.sym 85297 $abc$36366$n3024
.sym 85298 $abc$36366$n3019
.sym 85299 basesoc_picorv327[22]
.sym 85300 $abc$36366$n2858_1
.sym 85301 $abc$36366$n3007_1
.sym 85302 picorv32.instr_lh
.sym 85303 $abc$36366$n3020_1
.sym 85304 $abc$36366$n208
.sym 85305 basesoc_picorv327[20]
.sym 85306 $abc$36366$n3019
.sym 85307 picorv32.latched_is_lu
.sym 85309 $abc$36366$n3021
.sym 85314 $abc$36366$n5475_1
.sym 85316 picorv32.instr_srli
.sym 85317 picorv32.is_lbu_lhu_lw
.sym 85318 $abc$36366$n3017
.sym 85319 $abc$36366$n2995
.sym 85321 picorv32.latched_is_lh
.sym 85322 picorv32.cpu_state[0]
.sym 85323 $abc$36366$n3018
.sym 85325 picorv32.instr_srl
.sym 85330 $abc$36366$n3024
.sym 85331 $abc$36366$n3017
.sym 85335 picorv32.cpu_state[0]
.sym 85336 picorv32.latched_is_lh
.sym 85337 $abc$36366$n3019
.sym 85338 picorv32.instr_lh
.sym 85341 picorv32.instr_srli
.sym 85342 $abc$36366$n2995
.sym 85343 picorv32.instr_srl
.sym 85344 basesoc_picorv327[22]
.sym 85347 picorv32.cpu_state[0]
.sym 85348 $abc$36366$n3019
.sym 85349 picorv32.is_lbu_lhu_lw
.sym 85350 picorv32.latched_is_lu
.sym 85353 $abc$36366$n2858_1
.sym 85356 $abc$36366$n208
.sym 85359 $abc$36366$n208
.sym 85360 $abc$36366$n3018
.sym 85361 $abc$36366$n3020_1
.sym 85362 $abc$36366$n3021
.sym 85365 basesoc_picorv327[20]
.sym 85366 $abc$36366$n3007_1
.sym 85367 $abc$36366$n5475_1
.sym 85368 $abc$36366$n2995
.sym 85375 $abc$36366$n3018
.sym 85376 clk12_$glb_clk
.sym 85377 $abc$36366$n208_$glb_sr
.sym 85378 picorv32.mem_do_rdata
.sym 85381 $abc$36366$n2987
.sym 85382 $abc$36366$n5141
.sym 85384 $abc$36366$n3005_1
.sym 85385 $abc$36366$n3031
.sym 85390 $abc$36366$n5140
.sym 85391 $abc$36366$n3017
.sym 85399 picorv32.is_alu_reg_imm
.sym 85403 $abc$36366$n5141
.sym 85404 $abc$36366$n3029
.sym 85405 $PACKER_VCC_NET
.sym 85406 basesoc_picorv327[29]
.sym 85407 $abc$36366$n3005_1
.sym 85408 picorv32.cpu_state[3]
.sym 85409 $PACKER_VCC_NET
.sym 85410 $abc$36366$n3006
.sym 85411 $abc$36366$n2994
.sym 85412 picorv32.mem_do_wdata
.sym 85420 $abc$36366$n5134
.sym 85422 picorv32.mem_do_rinst
.sym 85423 $abc$36366$n2857_1
.sym 85425 picorv32.cpu_state[0]
.sym 85426 picorv32.cpu_state[1]
.sym 85428 $abc$36366$n3829_1
.sym 85429 $abc$36366$n2988_1
.sym 85431 picorv32.cpu_state[2]
.sym 85433 $abc$36366$n3830
.sym 85434 $abc$36366$n3158
.sym 85435 $abc$36366$n3006
.sym 85436 picorv32.mem_do_prefetch
.sym 85438 picorv32.mem_do_wdata
.sym 85439 picorv32.cpu_state[5]
.sym 85442 $abc$36366$n3020_1
.sym 85444 picorv32.cpu_state[3]
.sym 85446 picorv32.cpu_state[4]
.sym 85454 $abc$36366$n2857_1
.sym 85455 picorv32.mem_do_rinst
.sym 85458 picorv32.mem_do_prefetch
.sym 85459 $abc$36366$n2857_1
.sym 85460 picorv32.cpu_state[1]
.sym 85461 $abc$36366$n3829_1
.sym 85465 $abc$36366$n3020_1
.sym 85466 picorv32.cpu_state[5]
.sym 85470 picorv32.cpu_state[2]
.sym 85472 $abc$36366$n2988_1
.sym 85476 $abc$36366$n3158
.sym 85477 $abc$36366$n5134
.sym 85478 $abc$36366$n3006
.sym 85479 $abc$36366$n3830
.sym 85482 picorv32.mem_do_prefetch
.sym 85483 $abc$36366$n2857_1
.sym 85484 picorv32.mem_do_wdata
.sym 85485 picorv32.cpu_state[5]
.sym 85488 picorv32.cpu_state[0]
.sym 85489 picorv32.cpu_state[2]
.sym 85490 picorv32.cpu_state[4]
.sym 85491 picorv32.cpu_state[1]
.sym 85494 picorv32.cpu_state[2]
.sym 85495 picorv32.cpu_state[3]
.sym 85496 picorv32.cpu_state[1]
.sym 85497 picorv32.cpu_state[4]
.sym 85499 clk12_$glb_clk
.sym 85501 $abc$36366$n3011
.sym 85502 picorv32.cpu_state[3]
.sym 85503 $abc$36366$n2985
.sym 85504 picorv32.cpu_state[4]
.sym 85505 picorv32.cpu_state[5]
.sym 85507 $abc$36366$n3421
.sym 85508 $abc$36366$n3815_1
.sym 85515 $abc$36366$n3021
.sym 85518 picorv32.mem_do_rinst
.sym 85521 picorv32.cpu_state[0]
.sym 85523 picorv32.decoder_trigger
.sym 85525 $abc$36366$n208
.sym 85529 $abc$36366$n5141
.sym 85531 $abc$36366$n3812_1
.sym 85533 picorv32.is_lui_auipc_jal
.sym 85535 $abc$36366$n3027
.sym 85543 picorv32.mem_do_prefetch
.sym 85544 picorv32.is_lui_auipc_jal
.sym 85545 $abc$36366$n2987
.sym 85546 picorv32.decoder_trigger
.sym 85548 $abc$36366$n3005_1
.sym 85549 picorv32.is_slli_srli_srai
.sym 85550 picorv32.decoder_pseudo_trigger
.sym 85551 $abc$36366$n5134
.sym 85553 $abc$36366$n3083
.sym 85554 $abc$36366$n3813
.sym 85555 $abc$36366$n2986_1
.sym 85556 $abc$36366$n3814_1
.sym 85557 $abc$36366$n3007_1
.sym 85562 picorv32.cpu_state[2]
.sym 85564 picorv32.mem_do_rinst
.sym 85565 $abc$36366$n3815_1
.sym 85566 $abc$36366$n208
.sym 85568 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 85575 $abc$36366$n5134
.sym 85581 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 85582 picorv32.is_lui_auipc_jal
.sym 85584 $abc$36366$n3083
.sym 85587 picorv32.cpu_state[2]
.sym 85588 picorv32.is_slli_srli_srai
.sym 85589 $abc$36366$n3007_1
.sym 85590 $abc$36366$n208
.sym 85595 picorv32.decoder_pseudo_trigger
.sym 85596 picorv32.decoder_trigger
.sym 85600 $abc$36366$n3814_1
.sym 85601 picorv32.mem_do_rinst
.sym 85602 $abc$36366$n2987
.sym 85605 $abc$36366$n2987
.sym 85607 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 85608 picorv32.is_lui_auipc_jal
.sym 85611 picorv32.is_lui_auipc_jal
.sym 85612 picorv32.mem_do_prefetch
.sym 85613 $abc$36366$n3005_1
.sym 85614 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 85617 $abc$36366$n3813
.sym 85618 picorv32.cpu_state[2]
.sym 85619 $abc$36366$n3815_1
.sym 85620 $abc$36366$n2986_1
.sym 85622 clk12_$glb_clk
.sym 85623 $abc$36366$n208_$glb_sr
.sym 85626 $abc$36366$n3419
.sym 85627 $abc$36366$n3027
.sym 85629 picorv32.cpu_state[6]
.sym 85632 user_btn1
.sym 85635 user_btn1
.sym 85639 picorv32.cpu_state[4]
.sym 85644 $abc$36366$n3008
.sym 85645 picorv32.cpu_state[3]
.sym 85650 picorv32.cpu_state[4]
.sym 85651 picorv32.mem_do_rinst
.sym 85653 picorv32.cpu_state[2]
.sym 85654 picorv32.cpu_state[2]
.sym 85659 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85668 picorv32.cpu_state[4]
.sym 85669 picorv32.cpu_state[5]
.sym 85672 picorv32.mem_do_rinst
.sym 85673 $abc$36366$n5141
.sym 85674 picorv32.cpu_state[3]
.sym 85676 $abc$36366$n3029
.sym 85677 picorv32.cpu_state[2]
.sym 85680 $abc$36366$n2858_1
.sym 85683 $abc$36366$n3008_1
.sym 85685 $abc$36366$n208
.sym 85686 picorv32.cpu_state[6]
.sym 85688 $abc$36366$n3070_1
.sym 85690 picorv32.mem_do_prefetch
.sym 85692 $abc$36366$n3027
.sym 85698 $abc$36366$n2858_1
.sym 85699 $abc$36366$n3070_1
.sym 85700 picorv32.cpu_state[3]
.sym 85718 picorv32.cpu_state[2]
.sym 85719 $abc$36366$n208
.sym 85722 $abc$36366$n3008_1
.sym 85723 picorv32.cpu_state[4]
.sym 85724 picorv32.mem_do_prefetch
.sym 85725 picorv32.mem_do_rinst
.sym 85728 $abc$36366$n5141
.sym 85734 $abc$36366$n3027
.sym 85737 $abc$36366$n5141
.sym 85741 picorv32.mem_do_prefetch
.sym 85742 picorv32.cpu_state[6]
.sym 85743 picorv32.cpu_state[5]
.sym 85744 $abc$36366$n3029
.sym 85745 clk12_$glb_clk
.sym 85746 $abc$36366$n208_$glb_sr
.sym 85747 $abc$36366$n6276
.sym 85750 count[0]
.sym 85759 picorv32.mem_do_prefetch
.sym 85761 picorv32.mem_do_wdata
.sym 85762 $abc$36366$n3027
.sym 85773 user_btn1
.sym 85779 $abc$36366$n3038
.sym 85780 picorv32.cpu_state[0]
.sym 85782 $abc$36366$n2816_1
.sym 85790 $abc$36366$n3038
.sym 85791 $abc$36366$n3027
.sym 85792 $abc$36366$n3816_1
.sym 85793 $abc$36366$n3407
.sym 85795 $abc$36366$n3158
.sym 85796 $abc$36366$n208
.sym 85801 $abc$36366$n3033
.sym 85803 $abc$36366$n3812_1
.sym 85810 picorv32.cpu_state[4]
.sym 85812 $abc$36366$n3796
.sym 85814 picorv32.cpu_state[2]
.sym 85815 picorv32.cpu_state[0]
.sym 85822 $abc$36366$n3158
.sym 85824 $abc$36366$n3407
.sym 85839 $abc$36366$n3158
.sym 85841 $abc$36366$n208
.sym 85851 picorv32.cpu_state[2]
.sym 85852 picorv32.cpu_state[4]
.sym 85853 $abc$36366$n3027
.sym 85854 picorv32.cpu_state[0]
.sym 85863 $abc$36366$n3027
.sym 85864 $abc$36366$n3812_1
.sym 85865 $abc$36366$n3796
.sym 85866 $abc$36366$n3816_1
.sym 85867 $abc$36366$n3038
.sym 85868 clk12_$glb_clk
.sym 85869 $abc$36366$n3033
.sym 85870 count[7]
.sym 85871 count[5]
.sym 85872 count[4]
.sym 85873 count[3]
.sym 85874 count[2]
.sym 85875 $abc$36366$n2821
.sym 85876 $abc$36366$n2824
.sym 85877 $abc$36366$n2820
.sym 85885 $abc$36366$n2816_1
.sym 85886 $PACKER_VCC_NET
.sym 85889 $abc$36366$n3033
.sym 85890 $abc$36366$n3033
.sym 85898 $PACKER_VCC_NET
.sym 85901 $PACKER_VCC_NET
.sym 85902 $abc$36366$n3006
.sym 85905 $PACKER_VCC_NET
.sym 85993 count[11]
.sym 85995 $abc$36366$n2822_1
.sym 85996 count[8]
.sym 85997 count[13]
.sym 85998 count[10]
.sym 85999 count[15]
.sym 86000 $abc$36366$n2823
.sym 86010 count[6]
.sym 86018 $abc$36366$n2919
.sym 86027 waittimer1_count[1]
.sym 86116 waittimer1_count[4]
.sym 86117 waittimer1_count[8]
.sym 86118 waittimer1_count[3]
.sym 86119 waittimer1_count[5]
.sym 86120 $abc$36366$n3349
.sym 86121 waittimer1_count[13]
.sym 86131 count[9]
.sym 86151 waittimer1_count[0]
.sym 86158 waittimer1_count[0]
.sym 86159 waittimer1_count[7]
.sym 86163 $PACKER_VCC_NET
.sym 86171 $PACKER_VCC_NET
.sym 86173 waittimer1_count[4]
.sym 86175 waittimer1_count[3]
.sym 86183 waittimer1_count[6]
.sym 86184 waittimer1_count[5]
.sym 86185 waittimer1_count[2]
.sym 86187 waittimer1_count[1]
.sym 86189 $nextpnr_ICESTORM_LC_8$O
.sym 86191 waittimer1_count[0]
.sym 86195 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 86197 $PACKER_VCC_NET
.sym 86198 waittimer1_count[1]
.sym 86201 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 86203 waittimer1_count[2]
.sym 86204 $PACKER_VCC_NET
.sym 86205 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 86207 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 86209 waittimer1_count[3]
.sym 86210 $PACKER_VCC_NET
.sym 86211 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 86213 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 86215 $PACKER_VCC_NET
.sym 86216 waittimer1_count[4]
.sym 86217 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 86219 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 86221 waittimer1_count[5]
.sym 86222 $PACKER_VCC_NET
.sym 86223 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 86225 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 86227 waittimer1_count[6]
.sym 86228 $PACKER_VCC_NET
.sym 86229 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 86231 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 86233 waittimer1_count[7]
.sym 86234 $PACKER_VCC_NET
.sym 86235 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 86239 $abc$36366$n2919
.sym 86240 $abc$36366$n3350
.sym 86241 waittimer1_count[6]
.sym 86242 $abc$36366$n3348
.sym 86243 $abc$36366$n148
.sym 86244 $abc$36366$n3347
.sym 86245 eventmanager_status_w[1]
.sym 86246 $abc$36366$n160
.sym 86252 sys_rst
.sym 86261 user_btn1
.sym 86264 $abc$36366$n6381
.sym 86273 user_btn1
.sym 86275 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 86281 waittimer1_count[8]
.sym 86284 $PACKER_VCC_NET
.sym 86285 waittimer1_count[14]
.sym 86287 waittimer1_count[11]
.sym 86289 waittimer1_count[9]
.sym 86292 $PACKER_VCC_NET
.sym 86293 waittimer1_count[13]
.sym 86294 waittimer1_count[10]
.sym 86295 waittimer1_count[15]
.sym 86304 waittimer1_count[12]
.sym 86312 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 86314 waittimer1_count[8]
.sym 86315 $PACKER_VCC_NET
.sym 86316 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 86318 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 86320 waittimer1_count[9]
.sym 86321 $PACKER_VCC_NET
.sym 86322 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 86324 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 86326 waittimer1_count[10]
.sym 86327 $PACKER_VCC_NET
.sym 86328 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 86330 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 86332 $PACKER_VCC_NET
.sym 86333 waittimer1_count[11]
.sym 86334 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 86336 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 86338 waittimer1_count[12]
.sym 86339 $PACKER_VCC_NET
.sym 86340 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 86342 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 86344 waittimer1_count[13]
.sym 86345 $PACKER_VCC_NET
.sym 86346 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 86348 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 86350 waittimer1_count[14]
.sym 86351 $PACKER_VCC_NET
.sym 86352 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 86354 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 86356 waittimer1_count[15]
.sym 86357 $PACKER_VCC_NET
.sym 86358 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 86364 waittimer1_count[16]
.sym 86367 waittimer1_count[0]
.sym 86368 $abc$36366$n6377
.sym 86378 user_btn1
.sym 86386 $PACKER_VCC_NET
.sym 86392 $abc$36366$n150
.sym 86393 $abc$36366$n2918
.sym 86398 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 86404 $PACKER_VCC_NET
.sym 86406 $abc$36366$n6399
.sym 86412 $abc$36366$n6395
.sym 86414 $abc$36366$n2918
.sym 86421 waittimer1_count[16]
.sym 86424 $abc$36366$n6381
.sym 86430 user_btn1
.sym 86437 $PACKER_VCC_NET
.sym 86438 waittimer1_count[16]
.sym 86439 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 86443 $abc$36366$n6395
.sym 86445 user_btn1
.sym 86472 user_btn1
.sym 86475 $abc$36366$n6381
.sym 86480 $abc$36366$n6399
.sym 86481 user_btn1
.sym 86482 $abc$36366$n2918
.sym 86483 clk12_$glb_clk
.sym 86484 sys_rst_$glb_sr
.sym 86502 $abc$36366$n2918
.sym 86585 $abc$36366$n3966_1
.sym 86586 $abc$36366$n3973_1
.sym 86587 spram_datain10[10]
.sym 86588 spram_datain10[4]
.sym 86589 $abc$36366$n2867_1
.sym 86590 spram_datain00[4]
.sym 86591 $abc$36366$n2871_1
.sym 86592 spram_datain00[10]
.sym 86606 user_btn2
.sym 86608 array_muxed0[8]
.sym 86611 user_btn2
.sym 86617 spram_datain00[11]
.sym 86618 spram_dataout10[10]
.sym 86619 array_muxed0[11]
.sym 86620 spiflash_clk
.sym 86630 slave_sel_r[2]
.sym 86632 spram_dataout00[11]
.sym 86633 spram_dataout10[11]
.sym 86636 array_muxed1[15]
.sym 86641 array_muxed2[1]
.sym 86645 array_muxed2[0]
.sym 86654 array_muxed0[14]
.sym 86660 array_muxed0[14]
.sym 86663 array_muxed2[1]
.sym 86666 array_muxed2[1]
.sym 86669 array_muxed0[14]
.sym 86672 array_muxed2[0]
.sym 86674 array_muxed0[14]
.sym 86684 array_muxed0[14]
.sym 86686 array_muxed1[15]
.sym 86690 spram_dataout00[11]
.sym 86691 array_muxed0[14]
.sym 86692 slave_sel_r[2]
.sym 86693 spram_dataout10[11]
.sym 86696 array_muxed0[14]
.sym 86698 array_muxed1[15]
.sym 86703 array_muxed2[0]
.sym 86705 array_muxed0[14]
.sym 86711 spiflash_miso
.sym 86713 spram_datain00[14]
.sym 86714 basesoc_ctrl_bus_errors[0]
.sym 86715 spram_datain00[3]
.sym 86716 spram_datain10[3]
.sym 86717 spram_datain10[14]
.sym 86718 spram_datain00[2]
.sym 86719 spram_datain10[2]
.sym 86721 spram_datain00[15]
.sym 86725 spram_datain00[6]
.sym 86727 $abc$36366$n2875_1
.sym 86728 spram_datain10[4]
.sym 86730 spram_datain00[10]
.sym 86733 $abc$36366$n2930
.sym 86734 spram_datain10[6]
.sym 86735 $abc$36366$n2880
.sym 86742 spram_datain10[15]
.sym 86744 array_muxed1[4]
.sym 86748 array_muxed0[14]
.sym 86755 array_muxed0[4]
.sym 86756 spram_dataout10[5]
.sym 86758 spiflash_mosi
.sym 86762 spram_maskwren00[0]
.sym 86766 spram_maskwren00[2]
.sym 86767 spiflash_miso
.sym 86768 $abc$36366$n3220
.sym 86769 spram_dataout10[9]
.sym 86771 spiflash_miso
.sym 86772 $abc$36366$n2867_1
.sym 86774 basesoc_ctrl_reset_reset_r
.sym 86793 basesoc_ctrl_bus_errors[3]
.sym 86801 $abc$36366$n2705
.sym 86804 basesoc_ctrl_bus_errors[6]
.sym 86805 basesoc_ctrl_bus_errors[7]
.sym 86807 basesoc_ctrl_bus_errors[0]
.sym 86810 basesoc_ctrl_bus_errors[1]
.sym 86816 basesoc_ctrl_bus_errors[2]
.sym 86818 basesoc_ctrl_bus_errors[4]
.sym 86819 basesoc_ctrl_bus_errors[5]
.sym 86822 $nextpnr_ICESTORM_LC_1$O
.sym 86824 basesoc_ctrl_bus_errors[0]
.sym 86828 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 86830 basesoc_ctrl_bus_errors[1]
.sym 86834 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 86836 basesoc_ctrl_bus_errors[2]
.sym 86838 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 86840 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 86843 basesoc_ctrl_bus_errors[3]
.sym 86844 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 86846 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 86848 basesoc_ctrl_bus_errors[4]
.sym 86850 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 86852 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 86854 basesoc_ctrl_bus_errors[5]
.sym 86856 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 86858 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 86860 basesoc_ctrl_bus_errors[6]
.sym 86862 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 86864 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 86866 basesoc_ctrl_bus_errors[7]
.sym 86868 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 86869 $abc$36366$n2705
.sym 86870 clk12_$glb_clk
.sym 86871 sys_rst_$glb_sr
.sym 86873 basesoc_ctrl_reset_reset_r
.sym 86874 $abc$36366$n2701
.sym 86877 $abc$36366$n3230
.sym 86878 $abc$36366$n2705
.sym 86884 $PACKER_VCC_NET
.sym 86889 spram_dataout00[11]
.sym 86891 spram_dataout00[12]
.sym 86894 basesoc_ctrl_bus_errors[4]
.sym 86897 array_muxed1[3]
.sym 86899 basesoc_ctrl_bus_errors[3]
.sym 86904 basesoc_ctrl_bus_errors[8]
.sym 86907 basesoc_ctrl_reset_reset_r
.sym 86908 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 86914 basesoc_ctrl_bus_errors[9]
.sym 86918 basesoc_ctrl_bus_errors[13]
.sym 86919 basesoc_ctrl_bus_errors[14]
.sym 86924 $abc$36366$n2705
.sym 86931 basesoc_ctrl_bus_errors[10]
.sym 86932 basesoc_ctrl_bus_errors[11]
.sym 86936 basesoc_ctrl_bus_errors[15]
.sym 86937 basesoc_ctrl_bus_errors[8]
.sym 86941 basesoc_ctrl_bus_errors[12]
.sym 86945 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 86947 basesoc_ctrl_bus_errors[8]
.sym 86949 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 86951 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 86954 basesoc_ctrl_bus_errors[9]
.sym 86955 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 86957 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 86960 basesoc_ctrl_bus_errors[10]
.sym 86961 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 86963 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 86966 basesoc_ctrl_bus_errors[11]
.sym 86967 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 86969 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 86971 basesoc_ctrl_bus_errors[12]
.sym 86973 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 86975 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 86978 basesoc_ctrl_bus_errors[13]
.sym 86979 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 86981 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 86984 basesoc_ctrl_bus_errors[14]
.sym 86985 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 86987 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 86990 basesoc_ctrl_bus_errors[15]
.sym 86991 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 86992 $abc$36366$n2705
.sym 86993 clk12_$glb_clk
.sym 86994 sys_rst_$glb_sr
.sym 87000 basesoc_dat_w[1]
.sym 87006 user_btn2
.sym 87007 spram_wren0
.sym 87008 $abc$36366$n2705
.sym 87010 array_muxed0[8]
.sym 87011 spram_maskwren10[2]
.sym 87012 array_muxed0[11]
.sym 87013 array_muxed0[13]
.sym 87016 basesoc_ctrl_reset_reset_r
.sym 87020 array_muxed1[14]
.sym 87021 array_muxed0[3]
.sym 87022 array_muxed1[4]
.sym 87024 basesoc_ctrl_bus_errors[12]
.sym 87027 $abc$36366$n2705
.sym 87031 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 87038 $abc$36366$n2705
.sym 87047 basesoc_ctrl_bus_errors[19]
.sym 87050 basesoc_ctrl_bus_errors[22]
.sym 87054 basesoc_ctrl_bus_errors[18]
.sym 87056 basesoc_ctrl_bus_errors[20]
.sym 87059 basesoc_ctrl_bus_errors[23]
.sym 87060 basesoc_ctrl_bus_errors[16]
.sym 87061 basesoc_ctrl_bus_errors[17]
.sym 87065 basesoc_ctrl_bus_errors[21]
.sym 87068 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 87070 basesoc_ctrl_bus_errors[16]
.sym 87072 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 87074 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 87076 basesoc_ctrl_bus_errors[17]
.sym 87078 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 87080 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 87083 basesoc_ctrl_bus_errors[18]
.sym 87084 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 87086 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 87088 basesoc_ctrl_bus_errors[19]
.sym 87090 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 87092 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 87095 basesoc_ctrl_bus_errors[20]
.sym 87096 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 87098 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 87100 basesoc_ctrl_bus_errors[21]
.sym 87102 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 87104 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 87106 basesoc_ctrl_bus_errors[22]
.sym 87108 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 87110 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 87113 basesoc_ctrl_bus_errors[23]
.sym 87114 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 87115 $abc$36366$n2705
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87118 basesoc_ctrl_storage[15]
.sym 87120 basesoc_ctrl_storage[8]
.sym 87121 $abc$36366$n5040
.sym 87123 $abc$36366$n5082
.sym 87125 basesoc_ctrl_storage[11]
.sym 87128 $abc$36366$n4251_1
.sym 87145 $abc$36366$n2687
.sym 87147 $abc$36366$n2701
.sym 87148 basesoc_dat_w[1]
.sym 87149 sys_rst
.sym 87150 array_muxed1[5]
.sym 87151 array_muxed0[4]
.sym 87153 basesoc_ctrl_bus_errors[23]
.sym 87154 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 87161 basesoc_ctrl_bus_errors[26]
.sym 87165 basesoc_ctrl_bus_errors[30]
.sym 87167 basesoc_ctrl_bus_errors[24]
.sym 87170 basesoc_ctrl_bus_errors[27]
.sym 87171 basesoc_ctrl_bus_errors[28]
.sym 87172 basesoc_ctrl_bus_errors[29]
.sym 87177 $abc$36366$n2705
.sym 87182 basesoc_ctrl_bus_errors[31]
.sym 87184 basesoc_ctrl_bus_errors[25]
.sym 87191 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 87193 basesoc_ctrl_bus_errors[24]
.sym 87195 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 87197 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 87199 basesoc_ctrl_bus_errors[25]
.sym 87201 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 87203 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 87206 basesoc_ctrl_bus_errors[26]
.sym 87207 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 87209 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 87211 basesoc_ctrl_bus_errors[27]
.sym 87213 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 87215 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 87217 basesoc_ctrl_bus_errors[28]
.sym 87219 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 87221 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 87223 basesoc_ctrl_bus_errors[29]
.sym 87225 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 87227 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 87230 basesoc_ctrl_bus_errors[30]
.sym 87231 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 87234 basesoc_ctrl_bus_errors[31]
.sym 87237 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 87238 $abc$36366$n2705
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87241 basesoc_ctrl_storage[31]
.sym 87274 basesoc_dat_w[3]
.sym 87275 spram_wren0
.sym 87276 $abc$36366$n2691
.sym 87285 basesoc_dat_w[3]
.sym 87286 basesoc_ctrl_storage[23]
.sym 87288 basesoc_ctrl_bus_errors[19]
.sym 87290 $abc$36366$n3214
.sym 87292 $abc$36366$n3304
.sym 87293 basesoc_ctrl_storage[19]
.sym 87294 basesoc_ctrl_reset_reset_r
.sym 87295 $abc$36366$n5082
.sym 87298 basesoc_ctrl_storage[31]
.sym 87301 $abc$36366$n3217
.sym 87302 basesoc_dat_w[7]
.sym 87308 $abc$36366$n5081_1
.sym 87309 $abc$36366$n2689
.sym 87313 basesoc_ctrl_bus_errors[23]
.sym 87315 basesoc_ctrl_storage[31]
.sym 87316 $abc$36366$n5081_1
.sym 87317 $abc$36366$n5082
.sym 87318 $abc$36366$n3217
.sym 87321 $abc$36366$n3214
.sym 87322 basesoc_ctrl_storage[19]
.sym 87323 $abc$36366$n3304
.sym 87324 basesoc_ctrl_bus_errors[19]
.sym 87327 basesoc_ctrl_bus_errors[23]
.sym 87328 $abc$36366$n3214
.sym 87329 basesoc_ctrl_storage[23]
.sym 87330 $abc$36366$n3304
.sym 87335 basesoc_dat_w[3]
.sym 87341 basesoc_dat_w[7]
.sym 87357 basesoc_ctrl_reset_reset_r
.sym 87361 $abc$36366$n2689
.sym 87362 clk12_$glb_clk
.sym 87363 sys_rst_$glb_sr
.sym 87365 $abc$36366$n98
.sym 87376 $abc$36366$n5080
.sym 87386 $abc$36366$n3214
.sym 87388 basesoc_dat_w[7]
.sym 87389 array_muxed1[3]
.sym 87397 basesoc_counter[0]
.sym 87407 $abc$36366$n2689
.sym 87414 $abc$36366$n3211
.sym 87415 basesoc_ctrl_storage[22]
.sym 87417 basesoc_dat_w[6]
.sym 87420 basesoc_dat_w[1]
.sym 87429 $abc$36366$n3214
.sym 87430 $abc$36366$n98
.sym 87453 basesoc_dat_w[6]
.sym 87474 $abc$36366$n98
.sym 87475 basesoc_ctrl_storage[22]
.sym 87476 $abc$36366$n3211
.sym 87477 $abc$36366$n3214
.sym 87483 basesoc_dat_w[1]
.sym 87484 $abc$36366$n2689
.sym 87485 clk12_$glb_clk
.sym 87486 sys_rst_$glb_sr
.sym 87487 basesoc_we
.sym 87491 basesoc_dat_w[3]
.sym 87493 basesoc_dat_w[7]
.sym 87494 spram_bus_ack
.sym 87498 array_muxed2[3]
.sym 87510 $abc$36366$n3211
.sym 87512 basesoc_dat_w[3]
.sym 87513 basesoc_picorv323[0]
.sym 87514 array_muxed1[4]
.sym 87516 array_muxed1[14]
.sym 87520 basesoc_we
.sym 87529 basesoc_dat_w[6]
.sym 87534 $abc$36366$n5284
.sym 87546 $abc$36366$n2691
.sym 87548 array_muxed2[2]
.sym 87549 basesoc_dat_w[5]
.sym 87550 array_muxed2[0]
.sym 87551 array_muxed2[3]
.sym 87552 array_muxed2[1]
.sym 87559 $abc$36366$n5096
.sym 87569 basesoc_dat_w[6]
.sym 87581 basesoc_dat_w[5]
.sym 87592 $abc$36366$n5284
.sym 87594 $abc$36366$n5096
.sym 87603 array_muxed2[1]
.sym 87604 array_muxed2[0]
.sym 87605 array_muxed2[3]
.sym 87606 array_muxed2[2]
.sym 87607 $abc$36366$n2691
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87610 array_muxed1[3]
.sym 87611 array_muxed1[7]
.sym 87613 array_muxed1[9]
.sym 87614 array_muxed1[0]
.sym 87615 array_muxed1[11]
.sym 87616 array_muxed1[1]
.sym 87617 array_muxed1[8]
.sym 87623 basesoc_dat_w[7]
.sym 87629 basesoc_we
.sym 87630 $abc$36366$n5284
.sym 87634 basesoc_picorv328[8]
.sym 87635 basesoc_picorv323[5]
.sym 87638 basesoc_counter[1]
.sym 87642 array_muxed1[5]
.sym 87643 $abc$36366$n2709
.sym 87645 sys_rst
.sym 87654 basesoc_picorv328[9]
.sym 87659 basesoc_picorv323[5]
.sym 87660 picorv32.mem_wordsize[2]
.sym 87668 $abc$36366$n4270_1
.sym 87669 $abc$36366$n2988
.sym 87680 picorv32.mem_wordsize[0]
.sym 87687 basesoc_picorv323[5]
.sym 87714 basesoc_picorv328[9]
.sym 87715 picorv32.mem_wordsize[2]
.sym 87716 $abc$36366$n4270_1
.sym 87727 picorv32.mem_wordsize[0]
.sym 87729 picorv32.mem_wordsize[2]
.sym 87730 $abc$36366$n2988
.sym 87731 clk12_$glb_clk
.sym 87733 array_muxed1[2]
.sym 87734 array_muxed1[4]
.sym 87735 array_muxed1[14]
.sym 87736 array_muxed1[10]
.sym 87738 $abc$36366$n2825_1
.sym 87739 array_muxed1[13]
.sym 87745 array_muxed1[5]
.sym 87756 picorv32.mem_wordsize[2]
.sym 87758 picorv32.mem_wordsize[0]
.sym 87760 $abc$36366$n2984
.sym 87763 $abc$36366$n2988
.sym 87766 picorv32.mem_wordsize[0]
.sym 87768 $abc$36366$n4251_1
.sym 87774 array_muxed2[1]
.sym 87776 $abc$36366$n2984
.sym 87780 $abc$36366$n3392
.sym 87781 array_muxed2[0]
.sym 87788 $abc$36366$n3392
.sym 87789 $abc$36366$n3681_1
.sym 87790 picorv32.mem_wordsize[0]
.sym 87791 basesoc_picorv327[0]
.sym 87792 $abc$36366$n3684_1
.sym 87794 picorv32.mem_wordsize[2]
.sym 87796 array_muxed2[2]
.sym 87797 $abc$36366$n3199
.sym 87800 basesoc_picorv327[1]
.sym 87804 $abc$36366$n3687_1
.sym 87807 array_muxed2[1]
.sym 87808 $abc$36366$n3392
.sym 87809 $abc$36366$n3684_1
.sym 87810 $abc$36366$n3199
.sym 87819 picorv32.mem_wordsize[2]
.sym 87820 basesoc_picorv327[1]
.sym 87821 picorv32.mem_wordsize[0]
.sym 87822 basesoc_picorv327[0]
.sym 87843 $abc$36366$n3392
.sym 87844 $abc$36366$n3199
.sym 87845 array_muxed2[2]
.sym 87846 $abc$36366$n3687_1
.sym 87849 $abc$36366$n3199
.sym 87850 $abc$36366$n3392
.sym 87851 array_muxed2[0]
.sym 87852 $abc$36366$n3681_1
.sym 87853 $abc$36366$n2984
.sym 87854 clk12_$glb_clk
.sym 87856 basesoc_bus_wishbone_ack
.sym 87860 $abc$36366$n2709
.sym 87867 picorv32.mem_do_rdata
.sym 87877 $abc$36366$n3681_1
.sym 87879 spiflash_bus_ack
.sym 87883 $abc$36366$n3199
.sym 87884 basesoc_counter[0]
.sym 87886 $abc$36366$n2825_1
.sym 87891 basesoc_picorv323[1]
.sym 87899 $abc$36366$n2713
.sym 87907 basesoc_counter[1]
.sym 87910 $abc$36366$n2826_1
.sym 87918 slave_sel[0]
.sym 87919 basesoc_counter[0]
.sym 87925 $abc$36366$n2709
.sym 87944 basesoc_counter[0]
.sym 87945 basesoc_counter[1]
.sym 87954 $abc$36366$n2826_1
.sym 87955 slave_sel[0]
.sym 87956 basesoc_counter[0]
.sym 87957 $abc$36366$n2709
.sym 87968 basesoc_counter[0]
.sym 87976 $abc$36366$n2713
.sym 87977 clk12_$glb_clk
.sym 87978 sys_rst_$glb_sr
.sym 87980 $abc$36366$n2988
.sym 87984 array_muxed1[12]
.sym 87990 eventmanager_status_w[1]
.sym 87995 $abc$36366$n2713
.sym 87998 $abc$36366$n2826_1
.sym 88004 basesoc_picorv323[0]
.sym 88005 picorv32.mem_wordsize[2]
.sym 88008 basesoc_picorv323[4]
.sym 88010 basesoc_picorv323[0]
.sym 88013 basesoc_picorv328[13]
.sym 88014 $abc$36366$n2988
.sym 88020 basesoc_picorv323[0]
.sym 88022 basesoc_picorv327[1]
.sym 88024 basesoc_picorv323[4]
.sym 88028 picorv32.mem_wordsize[0]
.sym 88029 basesoc_picorv327[17]
.sym 88030 basesoc_picorv327[18]
.sym 88032 picorv32.mem_wordsize[2]
.sym 88035 basesoc_picorv327[0]
.sym 88036 picorv32.mem_wordsize[0]
.sym 88037 $abc$36366$n3688_1
.sym 88038 $abc$36366$n2988
.sym 88040 basesoc_picorv328[12]
.sym 88041 picorv32.mem_wordsize[0]
.sym 88044 $abc$36366$n4276_1
.sym 88047 basesoc_picorv328[25]
.sym 88048 basesoc_picorv328[28]
.sym 88051 basesoc_picorv323[1]
.sym 88053 picorv32.mem_wordsize[0]
.sym 88054 basesoc_picorv328[28]
.sym 88055 basesoc_picorv323[4]
.sym 88056 picorv32.mem_wordsize[2]
.sym 88059 picorv32.mem_wordsize[0]
.sym 88060 basesoc_picorv327[0]
.sym 88061 picorv32.mem_wordsize[2]
.sym 88062 basesoc_picorv327[1]
.sym 88065 basesoc_picorv328[25]
.sym 88066 picorv32.mem_wordsize[0]
.sym 88067 basesoc_picorv323[1]
.sym 88068 picorv32.mem_wordsize[2]
.sym 88073 $abc$36366$n3688_1
.sym 88074 picorv32.mem_wordsize[0]
.sym 88077 basesoc_picorv323[0]
.sym 88079 basesoc_picorv327[17]
.sym 88080 basesoc_picorv327[18]
.sym 88083 $abc$36366$n4276_1
.sym 88085 picorv32.mem_wordsize[2]
.sym 88086 basesoc_picorv328[12]
.sym 88099 $abc$36366$n2988
.sym 88100 clk12_$glb_clk
.sym 88103 $abc$36366$n6759
.sym 88104 $abc$36366$n6761
.sym 88106 $abc$36366$n6760
.sym 88107 $abc$36366$n6758
.sym 88108 $abc$36366$n6763
.sym 88112 picorv32.cpu_state[3]
.sym 88118 basesoc_picorv327[1]
.sym 88123 $abc$36366$n2988
.sym 88125 basesoc_picorv327[17]
.sym 88127 basesoc_picorv323[5]
.sym 88130 basesoc_picorv328[8]
.sym 88131 picorv32.mem_wordsize[2]
.sym 88132 $abc$36366$n6762
.sym 88133 basesoc_picorv323[5]
.sym 88149 $abc$36366$n6764
.sym 88151 basesoc_picorv323[3]
.sym 88152 $abc$36366$n6765
.sym 88157 basesoc_picorv323[5]
.sym 88158 $abc$36366$n6759
.sym 88160 basesoc_picorv323[1]
.sym 88161 $abc$36366$n6761
.sym 88162 $abc$36366$n6762
.sym 88163 $abc$36366$n6760
.sym 88164 $abc$36366$n6758
.sym 88165 $abc$36366$n6763
.sym 88166 basesoc_picorv323[2]
.sym 88168 basesoc_picorv323[4]
.sym 88170 basesoc_picorv323[0]
.sym 88171 basesoc_picorv323[7]
.sym 88173 basesoc_picorv323[6]
.sym 88175 $auto$alumacc.cc:474:replace_alu$6469.C[1]
.sym 88177 $abc$36366$n6758
.sym 88178 basesoc_picorv323[0]
.sym 88181 $auto$alumacc.cc:474:replace_alu$6469.C[2]
.sym 88183 $abc$36366$n6759
.sym 88184 basesoc_picorv323[1]
.sym 88187 $auto$alumacc.cc:474:replace_alu$6469.C[3]
.sym 88189 basesoc_picorv323[2]
.sym 88190 $abc$36366$n6760
.sym 88193 $auto$alumacc.cc:474:replace_alu$6469.C[4]
.sym 88195 $abc$36366$n6761
.sym 88196 basesoc_picorv323[3]
.sym 88199 $auto$alumacc.cc:474:replace_alu$6469.C[5]
.sym 88201 $abc$36366$n6762
.sym 88202 basesoc_picorv323[4]
.sym 88205 $auto$alumacc.cc:474:replace_alu$6469.C[6]
.sym 88207 $abc$36366$n6763
.sym 88208 basesoc_picorv323[5]
.sym 88211 $auto$alumacc.cc:474:replace_alu$6469.C[7]
.sym 88213 basesoc_picorv323[6]
.sym 88214 $abc$36366$n6764
.sym 88217 $auto$alumacc.cc:474:replace_alu$6469.C[8]
.sym 88219 $abc$36366$n6765
.sym 88220 basesoc_picorv323[7]
.sym 88243 basesoc_picorv327[3]
.sym 88246 $abc$36366$n6759
.sym 88250 picorv32.mem_wordsize[0]
.sym 88252 basesoc_picorv328[17]
.sym 88254 basesoc_picorv327[0]
.sym 88255 $abc$36366$n6755
.sym 88256 basesoc_picorv328[19]
.sym 88260 basesoc_picorv328[21]
.sym 88261 $auto$alumacc.cc:474:replace_alu$6469.C[8]
.sym 88270 basesoc_picorv328[12]
.sym 88273 $abc$36366$n6768
.sym 88275 $abc$36366$n6769
.sym 88276 basesoc_picorv328[11]
.sym 88279 basesoc_picorv328[14]
.sym 88280 $abc$36366$n6770
.sym 88282 basesoc_picorv328[9]
.sym 88286 basesoc_picorv328[10]
.sym 88289 $abc$36366$n6771
.sym 88290 basesoc_picorv328[8]
.sym 88291 basesoc_picorv328[15]
.sym 88292 $abc$36366$n6767
.sym 88293 basesoc_picorv328[13]
.sym 88294 $abc$36366$n6751
.sym 88296 $abc$36366$n6772
.sym 88297 $abc$36366$n6766
.sym 88298 $auto$alumacc.cc:474:replace_alu$6469.C[9]
.sym 88300 basesoc_picorv328[8]
.sym 88301 $abc$36366$n6766
.sym 88304 $auto$alumacc.cc:474:replace_alu$6469.C[10]
.sym 88306 basesoc_picorv328[9]
.sym 88307 $abc$36366$n6767
.sym 88310 $auto$alumacc.cc:474:replace_alu$6469.C[11]
.sym 88312 $abc$36366$n6768
.sym 88313 basesoc_picorv328[10]
.sym 88316 $auto$alumacc.cc:474:replace_alu$6469.C[12]
.sym 88318 $abc$36366$n6769
.sym 88319 basesoc_picorv328[11]
.sym 88322 $auto$alumacc.cc:474:replace_alu$6469.C[13]
.sym 88324 $abc$36366$n6770
.sym 88325 basesoc_picorv328[12]
.sym 88328 $auto$alumacc.cc:474:replace_alu$6469.C[14]
.sym 88330 basesoc_picorv328[13]
.sym 88331 $abc$36366$n6771
.sym 88334 $auto$alumacc.cc:474:replace_alu$6469.C[15]
.sym 88336 $abc$36366$n6772
.sym 88337 basesoc_picorv328[14]
.sym 88340 $auto$alumacc.cc:474:replace_alu$6469.C[16]
.sym 88342 basesoc_picorv328[15]
.sym 88343 $abc$36366$n6751
.sym 88360 $abc$36366$n6764
.sym 88371 $abc$36366$n6769
.sym 88372 basesoc_picorv328[24]
.sym 88373 basesoc_picorv327[1]
.sym 88375 basesoc_picorv323[1]
.sym 88377 basesoc_picorv328[23]
.sym 88380 basesoc_picorv328[31]
.sym 88381 $abc$36366$n2935
.sym 88382 $abc$36366$n3199
.sym 88383 basesoc_picorv328[22]
.sym 88384 $auto$alumacc.cc:474:replace_alu$6469.C[16]
.sym 88390 basesoc_picorv328[22]
.sym 88393 basesoc_picorv328[23]
.sym 88394 basesoc_picorv328[18]
.sym 88401 basesoc_picorv328[16]
.sym 88405 $abc$36366$n6773
.sym 88407 $abc$36366$n6754
.sym 88409 $abc$36366$n6753
.sym 88410 basesoc_picorv328[20]
.sym 88411 $abc$36366$n6774
.sym 88412 basesoc_picorv328[17]
.sym 88413 $abc$36366$n6776
.sym 88414 $abc$36366$n6752
.sym 88415 $abc$36366$n6755
.sym 88416 basesoc_picorv328[19]
.sym 88419 $abc$36366$n6775
.sym 88420 basesoc_picorv328[21]
.sym 88421 $auto$alumacc.cc:474:replace_alu$6469.C[17]
.sym 88423 basesoc_picorv328[16]
.sym 88424 $abc$36366$n6752
.sym 88427 $auto$alumacc.cc:474:replace_alu$6469.C[18]
.sym 88429 $abc$36366$n6773
.sym 88430 basesoc_picorv328[17]
.sym 88433 $auto$alumacc.cc:474:replace_alu$6469.C[19]
.sym 88435 basesoc_picorv328[18]
.sym 88436 $abc$36366$n6774
.sym 88439 $auto$alumacc.cc:474:replace_alu$6469.C[20]
.sym 88441 basesoc_picorv328[19]
.sym 88442 $abc$36366$n6775
.sym 88445 $auto$alumacc.cc:474:replace_alu$6469.C[21]
.sym 88447 basesoc_picorv328[20]
.sym 88448 $abc$36366$n6753
.sym 88451 $auto$alumacc.cc:474:replace_alu$6469.C[22]
.sym 88453 basesoc_picorv328[21]
.sym 88454 $abc$36366$n6776
.sym 88457 $auto$alumacc.cc:474:replace_alu$6469.C[23]
.sym 88459 basesoc_picorv328[22]
.sym 88460 $abc$36366$n6754
.sym 88463 $auto$alumacc.cc:474:replace_alu$6469.C[24]
.sym 88465 basesoc_picorv328[23]
.sym 88466 $abc$36366$n6755
.sym 88482 user_btn2
.sym 88483 $abc$36366$n2826_1
.sym 88487 $abc$36366$n2816_1
.sym 88494 basesoc_picorv328[12]
.sym 88497 picorv32.mem_wordsize[2]
.sym 88500 $abc$36366$n3161
.sym 88501 $abc$36366$n6767
.sym 88502 basesoc_picorv328[14]
.sym 88503 $abc$36366$n4420_1
.sym 88504 basesoc_picorv328[13]
.sym 88507 $auto$alumacc.cc:474:replace_alu$6469.C[24]
.sym 88513 basesoc_picorv328[29]
.sym 88519 $abc$36366$n6778
.sym 88524 $abc$36366$n6777
.sym 88525 $abc$36366$n6781
.sym 88526 $PACKER_VCC_NET
.sym 88527 basesoc_picorv328[27]
.sym 88528 basesoc_picorv328[26]
.sym 88531 $abc$36366$n6779
.sym 88532 basesoc_picorv328[24]
.sym 88533 basesoc_picorv328[30]
.sym 88534 $abc$36366$n6756
.sym 88535 basesoc_picorv328[28]
.sym 88538 basesoc_picorv328[25]
.sym 88541 $abc$36366$n6782
.sym 88543 $abc$36366$n6780
.sym 88544 $auto$alumacc.cc:474:replace_alu$6469.C[25]
.sym 88546 $abc$36366$n6777
.sym 88547 basesoc_picorv328[24]
.sym 88550 $auto$alumacc.cc:474:replace_alu$6469.C[26]
.sym 88552 $abc$36366$n6756
.sym 88553 basesoc_picorv328[25]
.sym 88556 $auto$alumacc.cc:474:replace_alu$6469.C[27]
.sym 88558 $abc$36366$n6778
.sym 88559 basesoc_picorv328[26]
.sym 88562 $auto$alumacc.cc:474:replace_alu$6469.C[28]
.sym 88564 basesoc_picorv328[27]
.sym 88565 $abc$36366$n6779
.sym 88568 $auto$alumacc.cc:474:replace_alu$6469.C[29]
.sym 88570 basesoc_picorv328[28]
.sym 88571 $abc$36366$n6780
.sym 88574 $auto$alumacc.cc:474:replace_alu$6469.C[30]
.sym 88576 $abc$36366$n6781
.sym 88577 basesoc_picorv328[29]
.sym 88580 $nextpnr_ICESTORM_LC_11$I3
.sym 88582 basesoc_picorv328[30]
.sym 88583 $abc$36366$n6782
.sym 88586 $nextpnr_ICESTORM_LC_11$COUT
.sym 88589 $PACKER_VCC_NET
.sym 88590 $nextpnr_ICESTORM_LC_11$I3
.sym 88606 basesoc_picorv328[16]
.sym 88608 basesoc_picorv327[3]
.sym 88610 $abc$36366$n3392
.sym 88614 $PACKER_VCC_NET
.sym 88615 picorv32.mem_do_wdata
.sym 88618 picorv32.mem_wordsize[2]
.sym 88621 basesoc_picorv328[8]
.sym 88622 picorv32.is_alu_reg_imm
.sym 88623 picorv32.mem_do_prefetch
.sym 88624 $abc$36366$n4421
.sym 88630 $nextpnr_ICESTORM_LC_11$COUT
.sym 88637 array_muxed2[3]
.sym 88639 picorv32.mem_do_prefetch
.sym 88640 $abc$36366$n6757
.sym 88642 $abc$36366$n7339
.sym 88643 picorv32.mem_wordsize[2]
.sym 88644 $abc$36366$n7338
.sym 88646 $abc$36366$n2984
.sym 88647 $abc$36366$n2861_1
.sym 88648 picorv32.mem_do_rinst
.sym 88653 basesoc_picorv328[31]
.sym 88654 picorv32.mem_do_rdata
.sym 88656 $abc$36366$n3199
.sym 88657 basesoc_picorv327[0]
.sym 88658 basesoc_picorv327[18]
.sym 88659 $abc$36366$n7341
.sym 88660 $abc$36366$n3161
.sym 88662 basesoc_picorv327[1]
.sym 88663 picorv32.mem_wordsize[0]
.sym 88664 basesoc_picorv327[17]
.sym 88665 $abc$36366$n3691_1
.sym 88666 $abc$36366$n3392
.sym 88667 $nextpnr_ICESTORM_LC_12$I3
.sym 88669 $abc$36366$n6757
.sym 88670 basesoc_picorv328[31]
.sym 88671 $nextpnr_ICESTORM_LC_11$COUT
.sym 88677 $nextpnr_ICESTORM_LC_12$I3
.sym 88680 array_muxed2[3]
.sym 88681 $abc$36366$n3199
.sym 88682 $abc$36366$n3392
.sym 88683 $abc$36366$n3691_1
.sym 88686 basesoc_picorv327[18]
.sym 88694 basesoc_picorv327[17]
.sym 88698 picorv32.mem_do_rdata
.sym 88699 picorv32.mem_do_rinst
.sym 88700 $abc$36366$n2861_1
.sym 88701 picorv32.mem_do_prefetch
.sym 88704 basesoc_picorv327[1]
.sym 88705 picorv32.mem_wordsize[0]
.sym 88706 basesoc_picorv327[0]
.sym 88707 picorv32.mem_wordsize[2]
.sym 88710 $abc$36366$n7339
.sym 88711 $abc$36366$n3161
.sym 88712 $abc$36366$n7341
.sym 88713 $abc$36366$n7338
.sym 88714 $abc$36366$n2984
.sym 88715 clk12_$glb_clk
.sym 88717 $abc$36366$n6792
.sym 88718 $abc$36366$n3190
.sym 88719 $abc$36366$n3478
.sym 88720 $abc$36366$n2860
.sym 88721 $abc$36366$n2858_1
.sym 88723 picorv32.instr_beq
.sym 88724 picorv32.instr_bne
.sym 88730 basesoc_picorv328[27]
.sym 88731 $abc$36366$n2993
.sym 88734 $abc$36366$n6777
.sym 88738 basesoc_picorv328[28]
.sym 88739 picorv32.mem_wordsize[2]
.sym 88742 $abc$36366$n2858_1
.sym 88743 picorv32.is_slti_blt_slt
.sym 88744 $abc$36366$n6781
.sym 88745 picorv32.mem_do_wdata
.sym 88746 basesoc_picorv327[0]
.sym 88749 picorv32.mem_wordsize[0]
.sym 88750 picorv32.is_alu_reg_imm
.sym 88751 $abc$36366$n2991
.sym 88752 $abc$36366$n3009
.sym 88758 picorv32.mem_rdata_q[13]
.sym 88760 $abc$36366$n3189
.sym 88761 picorv32.is_slti_blt_slt
.sym 88762 $abc$36366$n3188
.sym 88764 $abc$36366$n3458
.sym 88765 $abc$36366$n3160
.sym 88767 $abc$36366$n2992
.sym 88769 picorv32.instr_bge
.sym 88770 picorv32.mem_rdata_q[14]
.sym 88771 picorv32.instr_bgeu
.sym 88774 $abc$36366$n6792
.sym 88775 $abc$36366$n3190
.sym 88776 $abc$36366$n3009
.sym 88777 picorv32.instr_bge
.sym 88778 picorv32.mem_rdata_q[13]
.sym 88779 picorv32.instr_bgeu
.sym 88780 picorv32.instr_beq
.sym 88781 picorv32.instr_bne
.sym 88782 picorv32.is_alu_reg_imm
.sym 88783 $abc$36366$n3161
.sym 88784 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 88788 picorv32.instr_beq
.sym 88789 picorv32.mem_rdata_q[12]
.sym 88797 picorv32.instr_bne
.sym 88798 $abc$36366$n2992
.sym 88799 picorv32.instr_bge
.sym 88800 picorv32.instr_beq
.sym 88803 $abc$36366$n6792
.sym 88804 picorv32.instr_bne
.sym 88805 picorv32.instr_bgeu
.sym 88806 $abc$36366$n3190
.sym 88809 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 88810 $abc$36366$n3458
.sym 88815 $abc$36366$n3189
.sym 88816 picorv32.instr_beq
.sym 88817 $abc$36366$n3161
.sym 88818 picorv32.instr_bgeu
.sym 88821 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 88822 picorv32.mem_rdata_q[12]
.sym 88823 picorv32.mem_rdata_q[14]
.sym 88824 picorv32.mem_rdata_q[13]
.sym 88827 picorv32.mem_rdata_q[13]
.sym 88828 picorv32.mem_rdata_q[14]
.sym 88829 picorv32.mem_rdata_q[12]
.sym 88830 picorv32.is_alu_reg_imm
.sym 88833 picorv32.is_slti_blt_slt
.sym 88834 $abc$36366$n3188
.sym 88835 $abc$36366$n3160
.sym 88836 picorv32.instr_bge
.sym 88837 $abc$36366$n3009
.sym 88838 clk12_$glb_clk
.sym 88839 $abc$36366$n208_$glb_sr
.sym 88840 picorv32.instr_xori
.sym 88841 $abc$36366$n3470
.sym 88842 $abc$36366$n4420_1
.sym 88843 picorv32.instr_slt
.sym 88844 picorv32.instr_sltiu
.sym 88845 picorv32.instr_sltu
.sym 88846 picorv32.instr_xor
.sym 88847 $abc$36366$n2996
.sym 88854 picorv32.mem_do_rinst
.sym 88858 picorv32.mem_rdata_q[13]
.sym 88859 picorv32.mem_do_rdata
.sym 88860 $abc$36366$n3458
.sym 88862 picorv32.mem_rdata_q[13]
.sym 88864 $abc$36366$n3478
.sym 88865 picorv32.mem_rdata_q[12]
.sym 88867 picorv32.is_alu_reg_reg
.sym 88868 $abc$36366$n2858_1
.sym 88869 $abc$36366$n2935
.sym 88871 picorv32.mem_rdata_q[12]
.sym 88873 $abc$36366$n2935
.sym 88881 picorv32.instr_and
.sym 88883 picorv32.instr_srai
.sym 88886 picorv32.instr_bgeu
.sym 88887 picorv32.instr_andi
.sym 88888 $abc$36366$n3455
.sym 88891 picorv32.is_alu_reg_reg
.sym 88892 $abc$36366$n3009
.sym 88894 picorv32.instr_or
.sym 88895 picorv32.instr_sra
.sym 88898 $abc$36366$n3470
.sym 88899 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 88902 picorv32.mem_rdata_q[13]
.sym 88903 picorv32.is_alu_reg_imm
.sym 88905 picorv32.mem_rdata_q[14]
.sym 88907 picorv32.instr_ori
.sym 88910 picorv32.mem_rdata_q[12]
.sym 88911 picorv32.instr_waitirq
.sym 88912 picorv32.mem_rdata_q[14]
.sym 88914 picorv32.mem_rdata_q[14]
.sym 88915 picorv32.mem_rdata_q[13]
.sym 88916 picorv32.mem_rdata_q[12]
.sym 88917 $abc$36366$n3470
.sym 88920 picorv32.instr_sra
.sym 88921 picorv32.instr_srai
.sym 88922 picorv32.instr_ori
.sym 88923 picorv32.instr_andi
.sym 88926 picorv32.mem_rdata_q[12]
.sym 88927 picorv32.mem_rdata_q[13]
.sym 88928 picorv32.is_alu_reg_imm
.sym 88929 picorv32.mem_rdata_q[14]
.sym 88933 picorv32.instr_and
.sym 88935 picorv32.instr_andi
.sym 88938 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 88939 picorv32.mem_rdata_q[14]
.sym 88940 picorv32.mem_rdata_q[12]
.sym 88941 picorv32.mem_rdata_q[13]
.sym 88944 $abc$36366$n3470
.sym 88945 picorv32.mem_rdata_q[14]
.sym 88946 picorv32.mem_rdata_q[13]
.sym 88947 picorv32.mem_rdata_q[12]
.sym 88951 picorv32.is_alu_reg_reg
.sym 88953 $abc$36366$n3455
.sym 88956 picorv32.instr_bgeu
.sym 88957 picorv32.instr_and
.sym 88958 picorv32.instr_waitirq
.sym 88959 picorv32.instr_or
.sym 88960 $abc$36366$n3009
.sym 88961 clk12_$glb_clk
.sym 88962 $abc$36366$n208_$glb_sr
.sym 88963 $abc$36366$n2995
.sym 88964 picorv32.instr_slti
.sym 88965 $abc$36366$n3000
.sym 88966 picorv32.instr_bltu
.sym 88967 picorv32.instr_sll
.sym 88968 picorv32.instr_srl
.sym 88969 $abc$36366$n3454_1
.sym 88970 $abc$36366$n2999
.sym 88986 $abc$36366$n4420_1
.sym 88987 $abc$36366$n4420_1
.sym 88990 $abc$36366$n3022_1
.sym 88991 picorv32.mem_rdata_q[14]
.sym 88993 picorv32.mem_wordsize[2]
.sym 88995 picorv32.mem_rdata_q[13]
.sym 88996 $abc$36366$n2995
.sym 88997 $abc$36366$n2821
.sym 88998 picorv32.mem_rdata_q[14]
.sym 89004 picorv32.instr_sh
.sym 89005 $abc$36366$n3002_1
.sym 89006 $abc$36366$n3022_1
.sym 89007 $abc$36366$n3074
.sym 89008 picorv32.instr_blt
.sym 89009 $abc$36366$n3076
.sym 89011 $abc$36366$n3001
.sym 89012 $abc$36366$n5141
.sym 89013 $abc$36366$n2993_1
.sym 89014 $abc$36366$n2935
.sym 89015 picorv32.instr_slt
.sym 89018 $abc$36366$n3025
.sym 89019 $abc$36366$n2996
.sym 89021 picorv32.instr_slti
.sym 89022 $abc$36366$n3003
.sym 89023 $abc$36366$n2991
.sym 89024 picorv32.mem_wordsize[0]
.sym 89026 picorv32.cpu_state[0]
.sym 89027 picorv32.mem_wordsize[2]
.sym 89029 $abc$36366$n2935
.sym 89030 $abc$36366$n3000
.sym 89031 $abc$36366$n2998
.sym 89032 $abc$36366$n2990
.sym 89033 $abc$36366$n3015
.sym 89034 picorv32.instr_lhu
.sym 89035 $abc$36366$n2999
.sym 89037 $abc$36366$n3003
.sym 89038 $abc$36366$n3002_1
.sym 89039 $abc$36366$n2998
.sym 89040 $abc$36366$n3001
.sym 89044 picorv32.instr_blt
.sym 89045 picorv32.instr_slti
.sym 89046 picorv32.instr_slt
.sym 89049 $abc$36366$n2996
.sym 89050 $abc$36366$n2991
.sym 89051 $abc$36366$n2993_1
.sym 89052 $abc$36366$n2990
.sym 89055 picorv32.instr_lhu
.sym 89056 picorv32.instr_blt
.sym 89057 $abc$36366$n3000
.sym 89058 $abc$36366$n2999
.sym 89061 $abc$36366$n3015
.sym 89062 $abc$36366$n3076
.sym 89063 picorv32.mem_wordsize[0]
.sym 89064 $abc$36366$n3074
.sym 89067 $abc$36366$n5141
.sym 89068 picorv32.cpu_state[0]
.sym 89069 $abc$36366$n2935
.sym 89070 $abc$36366$n2999
.sym 89073 picorv32.instr_sh
.sym 89074 $abc$36366$n5141
.sym 89075 $abc$36366$n2935
.sym 89079 $abc$36366$n3025
.sym 89080 $abc$36366$n3022_1
.sym 89081 picorv32.mem_wordsize[2]
.sym 89082 $abc$36366$n3015
.sym 89084 clk12_$glb_clk
.sym 89086 picorv32.is_slli_srli_srai
.sym 89087 picorv32.instr_sb
.sym 89088 $abc$36366$n3003
.sym 89089 picorv32.instr_sw
.sym 89090 picorv32.instr_lbu
.sym 89091 picorv32.instr_lw
.sym 89092 picorv32.instr_lhu
.sym 89093 picorv32.instr_lh
.sym 89098 $abc$36366$n5141
.sym 89104 picorv32.instr_srli
.sym 89108 picorv32.instr_sh
.sym 89110 picorv32.mem_do_prefetch
.sym 89111 picorv32.is_sb_sh_sw
.sym 89112 picorv32.cpu_state[3]
.sym 89116 picorv32.mem_do_prefetch
.sym 89118 $abc$36366$n3454_1
.sym 89121 picorv32.mem_wordsize[2]
.sym 89127 picorv32.mem_do_rdata
.sym 89128 picorv32.mem_do_prefetch
.sym 89131 $abc$36366$n3075
.sym 89132 $abc$36366$n5140
.sym 89135 $abc$36366$n2995
.sym 89137 $abc$36366$n2989
.sym 89139 $abc$36366$n2857_1
.sym 89140 $abc$36366$n2997
.sym 89143 $abc$36366$n2935
.sym 89147 picorv32.instr_lbu
.sym 89148 picorv32.instr_lw
.sym 89149 picorv32.instr_lhu
.sym 89150 picorv32.instr_lh
.sym 89155 picorv32.instr_lbu
.sym 89156 $abc$36366$n2994
.sym 89157 picorv32.instr_lhu
.sym 89158 picorv32.instr_lb
.sym 89166 picorv32.instr_lw
.sym 89167 picorv32.instr_lbu
.sym 89168 $abc$36366$n2995
.sym 89169 $abc$36366$n2994
.sym 89173 $abc$36366$n2989
.sym 89174 $abc$36366$n2997
.sym 89178 $abc$36366$n5140
.sym 89179 $abc$36366$n3075
.sym 89180 picorv32.instr_lbu
.sym 89181 $abc$36366$n2935
.sym 89185 picorv32.instr_lhu
.sym 89186 picorv32.instr_lb
.sym 89187 picorv32.instr_lh
.sym 89190 picorv32.instr_lw
.sym 89191 picorv32.instr_lbu
.sym 89193 picorv32.instr_lhu
.sym 89197 picorv32.mem_do_prefetch
.sym 89198 picorv32.mem_do_rdata
.sym 89199 $abc$36366$n2857_1
.sym 89202 $abc$36366$n5140
.sym 89203 $abc$36366$n2935
.sym 89204 picorv32.instr_lh
.sym 89205 picorv32.instr_lhu
.sym 89207 clk12_$glb_clk
.sym 89209 picorv32.is_sll_srl_sra
.sym 89216 picorv32.instr_lb
.sym 89225 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89228 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89230 picorv32.mem_rdata_q[13]
.sym 89231 picorv32.mem_rdata_q[14]
.sym 89236 picorv32.mem_do_wdata
.sym 89240 picorv32.cpu_state[3]
.sym 89241 $abc$36366$n3458
.sym 89242 $abc$36366$n2858_1
.sym 89244 picorv32.cpu_state[4]
.sym 89250 picorv32.is_slli_srli_srai
.sym 89254 picorv32.cpu_state[5]
.sym 89260 $abc$36366$n2988_1
.sym 89266 $abc$36366$n5140
.sym 89268 $abc$36366$n3031
.sym 89269 picorv32.mem_do_wdata
.sym 89270 $abc$36366$n2857_1
.sym 89271 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89272 $abc$36366$n3027
.sym 89274 $abc$36366$n2994
.sym 89276 picorv32.mem_do_prefetch
.sym 89283 $abc$36366$n5140
.sym 89301 $abc$36366$n2994
.sym 89302 picorv32.is_slli_srli_srai
.sym 89303 $abc$36366$n2988_1
.sym 89307 picorv32.cpu_state[5]
.sym 89308 picorv32.mem_do_prefetch
.sym 89309 $abc$36366$n2857_1
.sym 89310 picorv32.mem_do_wdata
.sym 89320 $abc$36366$n2988_1
.sym 89322 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89326 $abc$36366$n5140
.sym 89328 $abc$36366$n3027
.sym 89329 $abc$36366$n3031
.sym 89330 clk12_$glb_clk
.sym 89331 $abc$36366$n208_$glb_sr
.sym 89348 picorv32.cpu_state[1]
.sym 89353 picorv32.mem_rdata_q[12]
.sym 89356 $abc$36366$n2858_1
.sym 89361 $abc$36366$n5141
.sym 89366 picorv32.cpu_state[3]
.sym 89374 picorv32.cpu_state[3]
.sym 89375 $abc$36366$n2985
.sym 89379 $abc$36366$n3421
.sym 89381 picorv32.is_sll_srl_sra
.sym 89382 $abc$36366$n3012_1
.sym 89383 $abc$36366$n3006_1
.sym 89384 $abc$36366$n3027
.sym 89385 picorv32.cpu_state[5]
.sym 89386 $abc$36366$n2986_1
.sym 89387 $abc$36366$n3005_1
.sym 89389 $abc$36366$n3011
.sym 89390 $abc$36366$n208
.sym 89391 picorv32.mem_do_prefetch
.sym 89396 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89400 $abc$36366$n3083
.sym 89401 picorv32.is_sb_sh_sw
.sym 89402 $abc$36366$n2858_1
.sym 89404 picorv32.mem_do_rinst
.sym 89406 $abc$36366$n2985
.sym 89407 picorv32.is_sll_srl_sra
.sym 89408 $abc$36366$n3012_1
.sym 89409 picorv32.is_sb_sh_sw
.sym 89412 picorv32.cpu_state[3]
.sym 89413 $abc$36366$n3011
.sym 89414 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89415 $abc$36366$n3027
.sym 89418 $abc$36366$n2986_1
.sym 89419 $abc$36366$n3005_1
.sym 89420 $abc$36366$n3083
.sym 89424 picorv32.is_sll_srl_sra
.sym 89425 $abc$36366$n2985
.sym 89426 $abc$36366$n3006_1
.sym 89430 $abc$36366$n2985
.sym 89431 picorv32.is_sb_sh_sw
.sym 89432 $abc$36366$n3421
.sym 89442 $abc$36366$n2858_1
.sym 89443 picorv32.cpu_state[5]
.sym 89444 picorv32.mem_do_prefetch
.sym 89445 $abc$36366$n208
.sym 89448 picorv32.is_sll_srl_sra
.sym 89449 picorv32.mem_do_rinst
.sym 89450 picorv32.is_sb_sh_sw
.sym 89451 picorv32.mem_do_prefetch
.sym 89453 clk12_$glb_clk
.sym 89466 eventmanager_status_w[1]
.sym 89471 picorv32.cpu_state[3]
.sym 89472 user_btn1
.sym 89489 $abc$36366$n2821
.sym 89499 $abc$36366$n3083
.sym 89500 $abc$36366$n208
.sym 89501 picorv32.mem_do_prefetch
.sym 89508 $abc$36366$n3005_1
.sym 89514 $abc$36366$n3419
.sym 89516 $abc$36366$n2858_1
.sym 89517 picorv32.cpu_state[6]
.sym 89541 $abc$36366$n208
.sym 89542 picorv32.mem_do_prefetch
.sym 89543 $abc$36366$n2858_1
.sym 89544 picorv32.cpu_state[6]
.sym 89548 $abc$36366$n2858_1
.sym 89550 $abc$36366$n208
.sym 89559 $abc$36366$n3005_1
.sym 89560 $abc$36366$n3419
.sym 89561 $abc$36366$n3083
.sym 89576 clk12_$glb_clk
.sym 89578 $abc$36366$n2973
.sym 89584 count[1]
.sym 89605 $abc$36366$n3027
.sym 89619 $abc$36366$n6276
.sym 89626 $PACKER_VCC_NET
.sym 89630 count[0]
.sym 89633 $abc$36366$n2816_1
.sym 89646 $PACKER_VCC_NET
.sym 89653 $PACKER_VCC_NET
.sym 89654 count[0]
.sym 89670 $abc$36366$n2816_1
.sym 89671 $abc$36366$n6276
.sym 89698 $PACKER_VCC_NET
.sym 89699 clk12_$glb_clk
.sym 89700 sys_rst_$glb_sr
.sym 89703 $abc$36366$n6280
.sym 89704 $abc$36366$n6282
.sym 89705 $abc$36366$n6284
.sym 89706 $abc$36366$n6286
.sym 89707 $abc$36366$n6288
.sym 89708 $abc$36366$n6290
.sym 89744 count[4]
.sym 89745 count[8]
.sym 89748 count[6]
.sym 89749 $abc$36366$n2823
.sym 89752 $abc$36366$n2822_1
.sym 89754 count[2]
.sym 89756 count[1]
.sym 89757 $abc$36366$n2816_1
.sym 89758 count[7]
.sym 89759 count[5]
.sym 89760 $PACKER_VCC_NET
.sym 89761 $abc$36366$n6282
.sym 89762 $abc$36366$n6284
.sym 89764 $abc$36366$n2824
.sym 89768 $abc$36366$n6280
.sym 89769 count[3]
.sym 89771 $abc$36366$n6286
.sym 89773 $abc$36366$n6290
.sym 89775 $abc$36366$n6290
.sym 89777 $abc$36366$n2816_1
.sym 89782 $abc$36366$n6286
.sym 89784 $abc$36366$n2816_1
.sym 89787 $abc$36366$n2816_1
.sym 89789 $abc$36366$n6284
.sym 89793 $abc$36366$n6282
.sym 89796 $abc$36366$n2816_1
.sym 89799 $abc$36366$n2816_1
.sym 89802 $abc$36366$n6280
.sym 89805 $abc$36366$n2822_1
.sym 89807 $abc$36366$n2823
.sym 89808 $abc$36366$n2824
.sym 89811 count[6]
.sym 89812 count[8]
.sym 89813 count[7]
.sym 89814 count[5]
.sym 89817 count[1]
.sym 89818 count[3]
.sym 89819 count[2]
.sym 89820 count[4]
.sym 89821 $PACKER_VCC_NET
.sym 89822 clk12_$glb_clk
.sym 89823 sys_rst_$glb_sr
.sym 89824 $abc$36366$n6292
.sym 89825 $abc$36366$n6294
.sym 89826 $abc$36366$n6296
.sym 89827 $abc$36366$n6298
.sym 89828 $abc$36366$n6300
.sym 89829 $abc$36366$n6302
.sym 89830 $abc$36366$n6304
.sym 89831 $abc$36366$n6306
.sym 89865 count[14]
.sym 89867 $abc$36366$n2816_1
.sym 89870 count[10]
.sym 89871 count[9]
.sym 89875 count[12]
.sym 89876 $PACKER_VCC_NET
.sym 89877 count[13]
.sym 89879 count[15]
.sym 89881 count[11]
.sym 89883 $abc$36366$n6296
.sym 89884 $abc$36366$n6298
.sym 89886 $abc$36366$n6302
.sym 89889 $abc$36366$n6292
.sym 89896 $abc$36366$n6306
.sym 89900 $abc$36366$n2816_1
.sym 89901 $abc$36366$n6298
.sym 89911 count[13]
.sym 89912 count[14]
.sym 89913 count[15]
.sym 89918 $abc$36366$n6292
.sym 89919 $abc$36366$n2816_1
.sym 89924 $abc$36366$n2816_1
.sym 89925 $abc$36366$n6302
.sym 89929 $abc$36366$n2816_1
.sym 89931 $abc$36366$n6296
.sym 89934 $abc$36366$n6306
.sym 89936 $abc$36366$n2816_1
.sym 89940 count[10]
.sym 89941 count[11]
.sym 89942 count[12]
.sym 89943 count[9]
.sym 89944 $PACKER_VCC_NET
.sym 89945 clk12_$glb_clk
.sym 89946 sys_rst_$glb_sr
.sym 89947 $abc$36366$n6308
.sym 89949 $abc$36366$n178
.sym 89954 count[16]
.sym 89961 count[12]
.sym 89969 count[14]
.sym 89990 waittimer1_count[3]
.sym 89991 waittimer1_count[5]
.sym 89992 $abc$36366$n6385
.sym 89993 $abc$36366$n6387
.sym 89997 waittimer1_count[8]
.sym 89999 $abc$36366$n6383
.sym 90001 user_btn1
.sym 90004 $abc$36366$n6393
.sym 90006 $abc$36366$n2918
.sym 90009 $abc$36366$n6403
.sym 90012 waittimer1_count[4]
.sym 90021 $abc$36366$n6385
.sym 90023 user_btn1
.sym 90028 $abc$36366$n6393
.sym 90030 user_btn1
.sym 90033 user_btn1
.sym 90035 $abc$36366$n6383
.sym 90039 $abc$36366$n6387
.sym 90042 user_btn1
.sym 90045 waittimer1_count[8]
.sym 90046 waittimer1_count[5]
.sym 90047 waittimer1_count[3]
.sym 90048 waittimer1_count[4]
.sym 90051 $abc$36366$n6403
.sym 90054 user_btn1
.sym 90067 $abc$36366$n2918
.sym 90068 clk12_$glb_clk
.sym 90069 sys_rst_$glb_sr
.sym 90073 waittimer1_count[1]
.sym 90082 $abc$36366$n2918
.sym 90090 $PACKER_VCC_NET
.sym 90094 $abc$36366$n178
.sym 90112 $abc$36366$n3350
.sym 90114 $abc$36366$n3348
.sym 90115 $abc$36366$n3349
.sym 90116 waittimer1_count[0]
.sym 90117 eventmanager_status_w[1]
.sym 90118 user_btn1
.sym 90123 $abc$36366$n148
.sym 90124 waittimer1_count[13]
.sym 90126 $abc$36366$n160
.sym 90127 $abc$36366$n6409
.sym 90128 waittimer1_count[9]
.sym 90129 $abc$36366$n150
.sym 90130 waittimer1_count[1]
.sym 90131 $abc$36366$n148
.sym 90132 $abc$36366$n3347
.sym 90133 waittimer1_count[2]
.sym 90135 $abc$36366$n3351_1
.sym 90138 $abc$36366$n2918
.sym 90140 sys_rst
.sym 90141 $abc$36366$n6389
.sym 90142 waittimer1_count[11]
.sym 90144 eventmanager_status_w[1]
.sym 90145 user_btn1
.sym 90146 sys_rst
.sym 90147 waittimer1_count[0]
.sym 90150 waittimer1_count[1]
.sym 90151 waittimer1_count[2]
.sym 90152 waittimer1_count[0]
.sym 90153 $abc$36366$n160
.sym 90159 $abc$36366$n148
.sym 90162 waittimer1_count[9]
.sym 90163 waittimer1_count[13]
.sym 90165 waittimer1_count[11]
.sym 90169 user_btn1
.sym 90170 sys_rst
.sym 90171 $abc$36366$n6389
.sym 90174 $abc$36366$n3350
.sym 90175 $abc$36366$n3349
.sym 90176 $abc$36366$n3348
.sym 90180 $abc$36366$n148
.sym 90181 $abc$36366$n3347
.sym 90182 $abc$36366$n150
.sym 90183 $abc$36366$n3351_1
.sym 90187 $abc$36366$n6409
.sym 90188 user_btn1
.sym 90189 sys_rst
.sym 90190 $abc$36366$n2918
.sym 90191 clk12_$glb_clk
.sym 90208 waittimer1_count[1]
.sym 90213 $abc$36366$n2919
.sym 90236 $abc$36366$n2918
.sym 90240 user_btn1
.sym 90249 $abc$36366$n160
.sym 90251 $PACKER_VCC_NET
.sym 90263 waittimer1_count[0]
.sym 90264 $abc$36366$n6377
.sym 90279 $abc$36366$n160
.sym 90298 user_btn1
.sym 90299 $abc$36366$n6377
.sym 90303 waittimer1_count[0]
.sym 90304 $PACKER_VCC_NET
.sym 90313 $abc$36366$n2918
.sym 90314 clk12_$glb_clk
.sym 90315 sys_rst_$glb_sr
.sym 90391 spiflash_mosi
.sym 90404 spiflash_mosi
.sym 90416 $abc$36366$n2880
.sym 90417 $abc$36366$n2875_1
.sym 90418 $abc$36366$n3427_1
.sym 90419 $abc$36366$n3976_1
.sym 90420 $abc$36366$n3430
.sym 90421 $abc$36366$n2892
.sym 90422 $abc$36366$n2888
.sym 90423 $abc$36366$n2930
.sym 90433 basesoc_dat_w[1]
.sym 90434 $abc$36366$n3973_1
.sym 90435 array_muxed1[2]
.sym 90439 basesoc_ctrl_reset_reset_r
.sym 90448 array_muxed0[4]
.sym 90449 spram_dataout10[8]
.sym 90450 array_muxed0[9]
.sym 90451 spram_dataout00[13]
.sym 90460 spram_dataout00[5]
.sym 90464 spram_dataout10[6]
.sym 90465 array_muxed1[4]
.sym 90469 slave_sel_r[2]
.sym 90470 spram_dataout00[6]
.sym 90472 spram_dataout00[7]
.sym 90474 spram_dataout10[7]
.sym 90475 slave_sel_r[2]
.sym 90479 spram_dataout00[9]
.sym 90480 array_muxed0[14]
.sym 90484 spram_dataout10[5]
.sym 90488 spram_dataout10[9]
.sym 90489 array_muxed1[10]
.sym 90491 spram_dataout10[7]
.sym 90492 slave_sel_r[2]
.sym 90493 array_muxed0[14]
.sym 90494 spram_dataout00[7]
.sym 90497 spram_dataout00[9]
.sym 90498 slave_sel_r[2]
.sym 90499 spram_dataout10[9]
.sym 90500 array_muxed0[14]
.sym 90503 array_muxed1[10]
.sym 90505 array_muxed0[14]
.sym 90509 array_muxed1[4]
.sym 90512 array_muxed0[14]
.sym 90515 spram_dataout10[6]
.sym 90516 spram_dataout00[6]
.sym 90517 array_muxed0[14]
.sym 90518 slave_sel_r[2]
.sym 90522 array_muxed0[14]
.sym 90523 array_muxed1[4]
.sym 90527 spram_dataout00[5]
.sym 90528 slave_sel_r[2]
.sym 90529 array_muxed0[14]
.sym 90530 spram_dataout10[5]
.sym 90534 array_muxed0[14]
.sym 90536 array_muxed1[10]
.sym 90544 spram_datain00[8]
.sym 90545 spram_datain10[0]
.sym 90546 spram_datain10[1]
.sym 90547 $abc$36366$n3970_1
.sym 90548 spram_datain10[8]
.sym 90549 spram_datain00[1]
.sym 90550 spram_datain00[0]
.sym 90551 $abc$36366$n2884_1
.sym 90556 spram_dataout00[4]
.sym 90560 spram_dataout00[5]
.sym 90562 spram_dataout00[6]
.sym 90564 spram_dataout00[7]
.sym 90566 spram_dataout00[0]
.sym 90572 spram_dataout00[14]
.sym 90573 spram_dataout00[9]
.sym 90574 spram_dataout00[15]
.sym 90582 spram_datain10[10]
.sym 90584 array_muxed1[10]
.sym 90586 array_muxed0[12]
.sym 90588 slave_sel_r[2]
.sym 90592 spram_dataout10[6]
.sym 90595 slave_sel_r[2]
.sym 90598 spram_dataout10[14]
.sym 90599 array_muxed0[3]
.sym 90600 array_muxed0[14]
.sym 90601 array_muxed1[12]
.sym 90604 spiflash_cs_n
.sym 90605 array_muxed0[14]
.sym 90606 basesoc_ctrl_reset_reset_r
.sym 90607 $abc$36366$n2888
.sym 90609 basesoc_ctrl_bus_errors[0]
.sym 90623 $abc$36366$n2705
.sym 90626 $PACKER_VCC_NET
.sym 90632 array_muxed0[14]
.sym 90634 array_muxed1[14]
.sym 90638 basesoc_ctrl_bus_errors[0]
.sym 90642 array_muxed1[3]
.sym 90645 array_muxed1[2]
.sym 90654 array_muxed0[14]
.sym 90656 array_muxed1[14]
.sym 90660 $PACKER_VCC_NET
.sym 90662 basesoc_ctrl_bus_errors[0]
.sym 90666 array_muxed0[14]
.sym 90667 array_muxed1[3]
.sym 90672 array_muxed1[3]
.sym 90675 array_muxed0[14]
.sym 90678 array_muxed0[14]
.sym 90680 array_muxed1[14]
.sym 90684 array_muxed1[2]
.sym 90685 array_muxed0[14]
.sym 90691 array_muxed1[2]
.sym 90692 array_muxed0[14]
.sym 90700 $abc$36366$n2705
.sym 90701 clk12_$glb_clk
.sym 90702 sys_rst_$glb_sr
.sym 90703 spram_datain00[13]
.sym 90704 spram_datain00[5]
.sym 90705 spram_datain10[12]
.sym 90706 spram_datain10[7]
.sym 90707 spram_datain10[13]
.sym 90708 spram_datain00[12]
.sym 90709 spram_datain10[5]
.sym 90710 spram_datain00[7]
.sym 90711 array_muxed0[5]
.sym 90715 spram_datain10[15]
.sym 90719 $abc$36366$n2705
.sym 90720 array_muxed0[3]
.sym 90722 array_muxed1[14]
.sym 90725 spram_datain10[14]
.sym 90728 spram_datain00[3]
.sym 90729 array_muxed1[9]
.sym 90730 spram_datain10[3]
.sym 90731 $abc$36366$n2705
.sym 90733 array_muxed1[11]
.sym 90734 spram_datain00[2]
.sym 90735 array_muxed1[0]
.sym 90737 array_muxed1[7]
.sym 90744 basesoc_ctrl_bus_errors[8]
.sym 90745 basesoc_ctrl_bus_errors[9]
.sym 90746 basesoc_ctrl_bus_errors[10]
.sym 90747 basesoc_ctrl_bus_errors[11]
.sym 90749 $abc$36366$n3220
.sym 90753 basesoc_ctrl_bus_errors[0]
.sym 90758 sys_rst
.sym 90761 array_muxed1[0]
.sym 90785 array_muxed1[0]
.sym 90789 basesoc_ctrl_bus_errors[0]
.sym 90790 sys_rst
.sym 90792 $abc$36366$n3220
.sym 90807 basesoc_ctrl_bus_errors[11]
.sym 90808 basesoc_ctrl_bus_errors[8]
.sym 90809 basesoc_ctrl_bus_errors[9]
.sym 90810 basesoc_ctrl_bus_errors[10]
.sym 90814 sys_rst
.sym 90816 $abc$36366$n3220
.sym 90824 clk12_$glb_clk
.sym 90825 sys_rst_$glb_sr
.sym 90826 spram_datain10[9]
.sym 90828 spram_datain00[11]
.sym 90830 spram_datain00[9]
.sym 90832 spram_datain10[11]
.sym 90834 array_muxed0[4]
.sym 90837 array_muxed0[4]
.sym 90838 array_muxed0[6]
.sym 90839 spram_maskwren00[0]
.sym 90841 spram_maskwren00[2]
.sym 90842 spram_dataout10[5]
.sym 90844 $abc$36366$n2701
.sym 90846 sys_rst
.sym 90848 array_muxed0[4]
.sym 90849 array_muxed1[5]
.sym 90850 array_muxed1[2]
.sym 90851 array_muxed1[1]
.sym 90852 basesoc_dat_w[1]
.sym 90853 array_muxed1[8]
.sym 90854 $abc$36366$n3211
.sym 90856 array_muxed1[10]
.sym 90860 array_muxed0[2]
.sym 90861 array_muxed0[0]
.sym 90867 array_muxed1[1]
.sym 90931 array_muxed1[1]
.sym 90947 clk12_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90959 basesoc_picorv328[17]
.sym 90963 spram_dataout10[9]
.sym 90974 array_muxed1[13]
.sym 90977 array_muxed0[12]
.sym 90982 $abc$36366$n3301
.sym 90991 basesoc_ctrl_bus_errors[8]
.sym 90992 basesoc_ctrl_storage[8]
.sym 90998 basesoc_ctrl_storage[15]
.sym 90999 basesoc_dat_w[7]
.sym 91000 basesoc_ctrl_reset_reset_r
.sym 91006 $abc$36366$n3301
.sym 91008 $abc$36366$n2687
.sym 91011 basesoc_dat_w[3]
.sym 91014 $abc$36366$n3211
.sym 91025 basesoc_dat_w[7]
.sym 91038 basesoc_ctrl_reset_reset_r
.sym 91041 basesoc_ctrl_bus_errors[8]
.sym 91042 basesoc_ctrl_storage[8]
.sym 91043 $abc$36366$n3211
.sym 91044 $abc$36366$n3301
.sym 91053 basesoc_ctrl_storage[15]
.sym 91055 $abc$36366$n3211
.sym 91067 basesoc_dat_w[3]
.sym 91069 $abc$36366$n2687
.sym 91070 clk12_$glb_clk
.sym 91071 sys_rst_$glb_sr
.sym 91082 basesoc_picorv328[18]
.sym 91085 basesoc_dat_w[7]
.sym 91097 array_muxed0[3]
.sym 91102 array_muxed0[14]
.sym 91104 basesoc_dat_w[3]
.sym 91106 array_muxed1[12]
.sym 91131 $abc$36366$n2691
.sym 91141 basesoc_dat_w[7]
.sym 91147 basesoc_dat_w[7]
.sym 91192 $abc$36366$n2691
.sym 91193 clk12_$glb_clk
.sym 91194 sys_rst_$glb_sr
.sym 91221 array_muxed1[7]
.sym 91225 array_muxed1[9]
.sym 91227 array_muxed1[0]
.sym 91229 array_muxed1[11]
.sym 91245 $abc$36366$n11
.sym 91247 $abc$36366$n2687
.sym 91276 $abc$36366$n11
.sym 91315 $abc$36366$n2687
.sym 91316 clk12_$glb_clk
.sym 91333 $abc$36366$n2687
.sym 91341 $abc$36366$n11
.sym 91342 array_muxed1[2]
.sym 91343 array_muxed1[1]
.sym 91344 basesoc_picorv328[9]
.sym 91345 array_muxed1[8]
.sym 91347 basesoc_picorv323[3]
.sym 91348 array_muxed1[10]
.sym 91350 basesoc_we
.sym 91364 basesoc_counter[0]
.sym 91367 array_muxed1[3]
.sym 91368 array_muxed1[7]
.sym 91370 $abc$36366$n5284
.sym 91374 $abc$36366$n5096
.sym 91382 spram_bus_ack
.sym 91383 basesoc_counter[1]
.sym 91392 $abc$36366$n5096
.sym 91393 basesoc_counter[0]
.sym 91395 basesoc_counter[1]
.sym 91419 array_muxed1[3]
.sym 91428 array_muxed1[7]
.sym 91436 spram_bus_ack
.sym 91437 $abc$36366$n5284
.sym 91439 clk12_$glb_clk
.sym 91440 sys_rst_$glb_sr
.sym 91452 $abc$36366$n2995
.sym 91466 array_muxed1[13]
.sym 91467 basesoc_picorv323[7]
.sym 91473 array_muxed0[12]
.sym 91475 $abc$36366$n2826_1
.sym 91476 spram_bus_ack
.sym 91488 basesoc_picorv323[0]
.sym 91489 $abc$36366$n4251_1
.sym 91493 basesoc_picorv323[7]
.sym 91497 basesoc_picorv328[11]
.sym 91498 basesoc_picorv323[1]
.sym 91499 basesoc_picorv328[8]
.sym 91500 $abc$36366$n2988
.sym 91504 basesoc_picorv328[9]
.sym 91507 basesoc_picorv323[3]
.sym 91517 basesoc_picorv323[3]
.sym 91522 basesoc_picorv323[7]
.sym 91534 basesoc_picorv328[9]
.sym 91535 $abc$36366$n4251_1
.sym 91536 basesoc_picorv323[1]
.sym 91541 basesoc_picorv323[0]
.sym 91546 basesoc_picorv323[3]
.sym 91547 $abc$36366$n4251_1
.sym 91548 basesoc_picorv328[11]
.sym 91551 basesoc_picorv323[1]
.sym 91557 $abc$36366$n4251_1
.sym 91559 basesoc_picorv328[8]
.sym 91560 basesoc_picorv323[0]
.sym 91561 $abc$36366$n2988
.sym 91562 clk12_$glb_clk
.sym 91575 $PACKER_VCC_NET
.sym 91588 $abc$36366$n3392
.sym 91590 $abc$36366$n2825_1
.sym 91596 array_muxed0[3]
.sym 91598 array_muxed1[12]
.sym 91609 spiflash_bus_ack
.sym 91613 basesoc_bus_wishbone_ack
.sym 91616 basesoc_picorv328[13]
.sym 91618 basesoc_picorv323[5]
.sym 91621 basesoc_picorv323[4]
.sym 91625 basesoc_picorv328[10]
.sym 91626 basesoc_picorv323[2]
.sym 91627 basesoc_picorv323[6]
.sym 91628 $abc$36366$n4251_1
.sym 91632 $abc$36366$n2988
.sym 91634 basesoc_picorv328[14]
.sym 91636 spram_bus_ack
.sym 91641 basesoc_picorv323[2]
.sym 91647 basesoc_picorv323[4]
.sym 91650 basesoc_picorv323[6]
.sym 91651 $abc$36366$n4251_1
.sym 91652 basesoc_picorv328[14]
.sym 91656 basesoc_picorv323[2]
.sym 91657 basesoc_picorv328[10]
.sym 91658 $abc$36366$n4251_1
.sym 91669 spiflash_bus_ack
.sym 91670 basesoc_bus_wishbone_ack
.sym 91671 spram_bus_ack
.sym 91674 basesoc_picorv323[5]
.sym 91675 $abc$36366$n4251_1
.sym 91676 basesoc_picorv328[13]
.sym 91684 $abc$36366$n2988
.sym 91685 clk12_$glb_clk
.sym 91702 basesoc_picorv328[13]
.sym 91718 $abc$36366$n2988
.sym 91721 $abc$36366$n2984
.sym 91730 $abc$36366$n2709
.sym 91734 basesoc_counter[0]
.sym 91737 sys_rst
.sym 91738 basesoc_counter[1]
.sym 91761 basesoc_counter[0]
.sym 91762 basesoc_counter[1]
.sym 91785 sys_rst
.sym 91786 basesoc_counter[1]
.sym 91807 $abc$36366$n2709
.sym 91808 clk12_$glb_clk
.sym 91809 sys_rst_$glb_sr
.sym 91813 $abc$36366$n2984
.sym 91823 sys_rst
.sym 91826 $abc$36366$n2709
.sym 91841 basesoc_picorv327[2]
.sym 91844 $abc$36366$n2988
.sym 91853 $abc$36366$n2988
.sym 91860 $abc$36366$n3392
.sym 91861 $abc$36366$n4251_1
.sym 91871 basesoc_picorv323[4]
.sym 91879 basesoc_picorv32_trap
.sym 91882 basesoc_picorv328[12]
.sym 91891 $abc$36366$n3392
.sym 91892 basesoc_picorv32_trap
.sym 91915 basesoc_picorv323[4]
.sym 91916 $abc$36366$n4251_1
.sym 91917 basesoc_picorv328[12]
.sym 91930 $abc$36366$n2988
.sym 91931 clk12_$glb_clk
.sym 91948 $abc$36366$n2984
.sym 91949 $abc$36366$n2988
.sym 91959 basesoc_picorv323[7]
.sym 91965 basesoc_picorv32_trap
.sym 91966 $abc$36366$n2826_1
.sym 91968 basesoc_picorv328[12]
.sym 91983 basesoc_picorv327[3]
.sym 91987 basesoc_picorv327[1]
.sym 91999 basesoc_picorv327[0]
.sym 92000 basesoc_picorv327[5]
.sym 92001 basesoc_picorv327[2]
.sym 92014 basesoc_picorv327[1]
.sym 92021 basesoc_picorv327[3]
.sym 92031 basesoc_picorv327[2]
.sym 92038 basesoc_picorv327[0]
.sym 92044 basesoc_picorv327[5]
.sym 92058 basesoc_picorv32_mem_instr
.sym 92075 basesoc_picorv327[1]
.sym 92081 $abc$36366$n2984
.sym 92082 $abc$36366$n2825_1
.sym 92087 $abc$36366$n3002
.sym 92089 $abc$36366$n4420_1
.sym 92091 $abc$36366$n3392
.sym 92098 $abc$36366$n6759
.sym 92099 $abc$36366$n6761
.sym 92102 $abc$36366$n6764
.sym 92105 basesoc_picorv323[0]
.sym 92107 $abc$36366$n6762
.sym 92108 basesoc_picorv323[5]
.sym 92109 $abc$36366$n6760
.sym 92110 $abc$36366$n6758
.sym 92111 $abc$36366$n6763
.sym 92113 basesoc_picorv323[2]
.sym 92114 $abc$36366$n6765
.sym 92115 basesoc_picorv323[6]
.sym 92119 basesoc_picorv323[7]
.sym 92124 basesoc_picorv323[4]
.sym 92127 basesoc_picorv323[3]
.sym 92128 basesoc_picorv323[1]
.sym 92129 $auto$alumacc.cc:474:replace_alu$6458.C[1]
.sym 92131 basesoc_picorv323[0]
.sym 92132 $abc$36366$n6758
.sym 92135 $auto$alumacc.cc:474:replace_alu$6458.C[2]
.sym 92137 basesoc_picorv323[1]
.sym 92138 $abc$36366$n6759
.sym 92141 $auto$alumacc.cc:474:replace_alu$6458.C[3]
.sym 92143 $abc$36366$n6760
.sym 92144 basesoc_picorv323[2]
.sym 92147 $auto$alumacc.cc:474:replace_alu$6458.C[4]
.sym 92149 $abc$36366$n6761
.sym 92150 basesoc_picorv323[3]
.sym 92153 $auto$alumacc.cc:474:replace_alu$6458.C[5]
.sym 92155 $abc$36366$n6762
.sym 92156 basesoc_picorv323[4]
.sym 92159 $auto$alumacc.cc:474:replace_alu$6458.C[6]
.sym 92161 basesoc_picorv323[5]
.sym 92162 $abc$36366$n6763
.sym 92165 $auto$alumacc.cc:474:replace_alu$6458.C[7]
.sym 92167 $abc$36366$n6764
.sym 92168 basesoc_picorv323[6]
.sym 92171 $auto$alumacc.cc:474:replace_alu$6458.C[8]
.sym 92173 basesoc_picorv323[7]
.sym 92174 $abc$36366$n6765
.sym 92179 grant
.sym 92180 $abc$36366$n3205
.sym 92182 $abc$36366$n2817_1
.sym 92183 $abc$36366$n2826_1
.sym 92184 $abc$36366$n2816_1
.sym 92191 basesoc_picorv323[0]
.sym 92203 picorv32.mem_do_rinst
.sym 92204 basesoc_picorv32_mem_valid
.sym 92206 $abc$36366$n2816_1
.sym 92209 $abc$36366$n2984
.sym 92212 $abc$36366$n3199
.sym 92213 $abc$36366$n3002
.sym 92215 $auto$alumacc.cc:474:replace_alu$6458.C[8]
.sym 92222 $abc$36366$n6771
.sym 92226 basesoc_picorv328[8]
.sym 92232 basesoc_picorv328[12]
.sym 92233 $abc$36366$n6770
.sym 92236 $abc$36366$n6751
.sym 92237 basesoc_picorv328[11]
.sym 92238 $abc$36366$n6769
.sym 92239 $abc$36366$n6766
.sym 92241 basesoc_picorv328[13]
.sym 92242 basesoc_picorv328[9]
.sym 92243 $abc$36366$n6768
.sym 92246 $abc$36366$n6767
.sym 92247 basesoc_picorv328[14]
.sym 92248 $abc$36366$n6772
.sym 92249 basesoc_picorv328[10]
.sym 92250 basesoc_picorv328[15]
.sym 92252 $auto$alumacc.cc:474:replace_alu$6458.C[9]
.sym 92254 $abc$36366$n6766
.sym 92255 basesoc_picorv328[8]
.sym 92258 $auto$alumacc.cc:474:replace_alu$6458.C[10]
.sym 92260 basesoc_picorv328[9]
.sym 92261 $abc$36366$n6767
.sym 92264 $auto$alumacc.cc:474:replace_alu$6458.C[11]
.sym 92266 $abc$36366$n6768
.sym 92267 basesoc_picorv328[10]
.sym 92270 $auto$alumacc.cc:474:replace_alu$6458.C[12]
.sym 92272 $abc$36366$n6769
.sym 92273 basesoc_picorv328[11]
.sym 92276 $auto$alumacc.cc:474:replace_alu$6458.C[13]
.sym 92278 basesoc_picorv328[12]
.sym 92279 $abc$36366$n6770
.sym 92282 $auto$alumacc.cc:474:replace_alu$6458.C[14]
.sym 92284 $abc$36366$n6771
.sym 92285 basesoc_picorv328[13]
.sym 92288 $auto$alumacc.cc:474:replace_alu$6458.C[15]
.sym 92290 $abc$36366$n6772
.sym 92291 basesoc_picorv328[14]
.sym 92294 $auto$alumacc.cc:474:replace_alu$6458.C[16]
.sym 92296 $abc$36366$n6751
.sym 92297 basesoc_picorv328[15]
.sym 92302 $abc$36366$n2986
.sym 92303 picorv32.mem_state[1]
.sym 92304 $abc$36366$n3200
.sym 92305 $abc$36366$n3002
.sym 92306 $abc$36366$n5420
.sym 92307 $abc$36366$n3392
.sym 92308 $abc$36366$n3202
.sym 92309 picorv32.mem_state[0]
.sym 92322 basesoc_picorv328[8]
.sym 92326 $abc$36366$n6782
.sym 92328 basesoc_picorv328[9]
.sym 92331 picorv32.mem_do_rdata
.sym 92333 basesoc_picorv328[25]
.sym 92335 basesoc_picorv328[10]
.sym 92336 basesoc_picorv328[15]
.sym 92338 $auto$alumacc.cc:474:replace_alu$6458.C[16]
.sym 92343 basesoc_picorv328[19]
.sym 92348 basesoc_picorv328[16]
.sym 92350 basesoc_picorv328[22]
.sym 92351 $abc$36366$n6775
.sym 92352 basesoc_picorv328[23]
.sym 92355 $abc$36366$n6755
.sym 92359 $abc$36366$n6753
.sym 92361 $abc$36366$n6752
.sym 92363 $abc$36366$n6754
.sym 92367 $abc$36366$n6776
.sym 92368 basesoc_picorv328[17]
.sym 92369 basesoc_picorv328[18]
.sym 92370 $abc$36366$n6774
.sym 92371 $abc$36366$n6773
.sym 92373 basesoc_picorv328[20]
.sym 92374 basesoc_picorv328[21]
.sym 92375 $auto$alumacc.cc:474:replace_alu$6458.C[17]
.sym 92377 basesoc_picorv328[16]
.sym 92378 $abc$36366$n6752
.sym 92381 $auto$alumacc.cc:474:replace_alu$6458.C[18]
.sym 92383 basesoc_picorv328[17]
.sym 92384 $abc$36366$n6773
.sym 92387 $auto$alumacc.cc:474:replace_alu$6458.C[19]
.sym 92389 basesoc_picorv328[18]
.sym 92390 $abc$36366$n6774
.sym 92393 $auto$alumacc.cc:474:replace_alu$6458.C[20]
.sym 92395 basesoc_picorv328[19]
.sym 92396 $abc$36366$n6775
.sym 92399 $auto$alumacc.cc:474:replace_alu$6458.C[21]
.sym 92401 basesoc_picorv328[20]
.sym 92402 $abc$36366$n6753
.sym 92405 $auto$alumacc.cc:474:replace_alu$6458.C[22]
.sym 92407 basesoc_picorv328[21]
.sym 92408 $abc$36366$n6776
.sym 92411 $auto$alumacc.cc:474:replace_alu$6458.C[23]
.sym 92413 basesoc_picorv328[22]
.sym 92414 $abc$36366$n6754
.sym 92417 $auto$alumacc.cc:474:replace_alu$6458.C[24]
.sym 92419 basesoc_picorv328[23]
.sym 92420 $abc$36366$n6755
.sym 92425 basesoc_picorv32_mem_valid
.sym 92426 $abc$36366$n2993
.sym 92427 $abc$36366$n3203
.sym 92429 $abc$36366$n3206
.sym 92430 $abc$36366$n2862
.sym 92431 $abc$36366$n2861_1
.sym 92432 $abc$36366$n2982
.sym 92437 $abc$36366$n6775
.sym 92443 $abc$36366$n6755
.sym 92447 basesoc_picorv328[19]
.sym 92451 $abc$36366$n3002
.sym 92454 $abc$36366$n2859
.sym 92457 basesoc_picorv32_trap
.sym 92459 basesoc_picorv328[20]
.sym 92460 $abc$36366$n2816_1
.sym 92461 $auto$alumacc.cc:474:replace_alu$6458.C[24]
.sym 92467 basesoc_picorv328[31]
.sym 92469 basesoc_picorv328[24]
.sym 92470 basesoc_picorv328[27]
.sym 92472 $abc$36366$n6777
.sym 92476 basesoc_picorv328[28]
.sym 92484 $abc$36366$n6757
.sym 92485 $abc$36366$n6779
.sym 92486 $abc$36366$n6782
.sym 92487 basesoc_picorv328[30]
.sym 92488 $abc$36366$n6780
.sym 92489 $abc$36366$n6781
.sym 92490 basesoc_picorv328[26]
.sym 92491 basesoc_picorv328[29]
.sym 92493 basesoc_picorv328[25]
.sym 92494 $abc$36366$n6756
.sym 92495 $abc$36366$n6778
.sym 92498 $auto$alumacc.cc:474:replace_alu$6458.C[25]
.sym 92500 basesoc_picorv328[24]
.sym 92501 $abc$36366$n6777
.sym 92504 $auto$alumacc.cc:474:replace_alu$6458.C[26]
.sym 92506 basesoc_picorv328[25]
.sym 92507 $abc$36366$n6756
.sym 92510 $auto$alumacc.cc:474:replace_alu$6458.C[27]
.sym 92512 basesoc_picorv328[26]
.sym 92513 $abc$36366$n6778
.sym 92516 $auto$alumacc.cc:474:replace_alu$6458.C[28]
.sym 92518 basesoc_picorv328[27]
.sym 92519 $abc$36366$n6779
.sym 92522 $auto$alumacc.cc:474:replace_alu$6458.C[29]
.sym 92524 basesoc_picorv328[28]
.sym 92525 $abc$36366$n6780
.sym 92528 $auto$alumacc.cc:474:replace_alu$6458.C[30]
.sym 92530 basesoc_picorv328[29]
.sym 92531 $abc$36366$n6781
.sym 92534 $auto$alumacc.cc:474:replace_alu$6458.C[31]
.sym 92536 basesoc_picorv328[30]
.sym 92537 $abc$36366$n6782
.sym 92540 $nextpnr_ICESTORM_LC_0$I3
.sym 92542 $abc$36366$n6757
.sym 92543 basesoc_picorv328[31]
.sym 92565 basesoc_picorv328[24]
.sym 92567 $abc$36366$n3199
.sym 92572 $abc$36366$n2858_1
.sym 92573 basesoc_picorv328[30]
.sym 92576 basesoc_picorv328[26]
.sym 92578 picorv32.is_alu_reg_reg
.sym 92581 $abc$36366$n4420_1
.sym 92582 $abc$36366$n2982
.sym 92584 $nextpnr_ICESTORM_LC_0$I3
.sym 92591 picorv32.mem_rdata_q[12]
.sym 92592 picorv32.instr_bge
.sym 92594 $abc$36366$n2862
.sym 92595 $abc$36366$n2861_1
.sym 92596 picorv32.mem_do_rinst
.sym 92597 picorv32.mem_do_rdata
.sym 92598 picorv32.mem_rdata_q[13]
.sym 92599 $abc$36366$n3478
.sym 92600 picorv32.mem_rdata_q[13]
.sym 92604 picorv32.mem_do_rinst
.sym 92606 picorv32.mem_rdata_q[14]
.sym 92607 $abc$36366$n3009
.sym 92608 picorv32.is_slti_blt_slt
.sym 92610 picorv32.mem_do_wdata
.sym 92611 picorv32.instr_beq
.sym 92612 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 92614 $abc$36366$n2859
.sym 92616 $abc$36366$n2860
.sym 92618 picorv32.mem_rdata_q[12]
.sym 92620 $PACKER_VCC_NET
.sym 92621 $nextpnr_ICESTORM_LC_0$COUT
.sym 92624 $PACKER_VCC_NET
.sym 92625 $nextpnr_ICESTORM_LC_0$I3
.sym 92628 picorv32.instr_bge
.sym 92629 picorv32.instr_beq
.sym 92630 picorv32.is_slti_blt_slt
.sym 92631 $nextpnr_ICESTORM_LC_0$COUT
.sym 92634 picorv32.mem_rdata_q[12]
.sym 92635 picorv32.mem_rdata_q[14]
.sym 92636 picorv32.mem_rdata_q[13]
.sym 92640 picorv32.mem_do_wdata
.sym 92641 $abc$36366$n2861_1
.sym 92642 picorv32.mem_do_rdata
.sym 92643 picorv32.mem_do_rinst
.sym 92646 $abc$36366$n2859
.sym 92647 $abc$36366$n2862
.sym 92648 $abc$36366$n2860
.sym 92649 picorv32.mem_do_rinst
.sym 92658 picorv32.mem_rdata_q[12]
.sym 92659 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 92660 picorv32.mem_rdata_q[13]
.sym 92661 picorv32.mem_rdata_q[14]
.sym 92664 $abc$36366$n3478
.sym 92666 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 92668 $abc$36366$n3009
.sym 92669 clk12_$glb_clk
.sym 92670 $abc$36366$n208_$glb_sr
.sym 92676 picorv32.instr_srai
.sym 92685 picorv32.mem_rdata_q[12]
.sym 92695 picorv32.instr_srli
.sym 92696 $abc$36366$n3478
.sym 92698 $abc$36366$n2816_1
.sym 92699 picorv32.mem_do_rinst
.sym 92700 $abc$36366$n2858_1
.sym 92704 picorv32.is_sb_sh_sw
.sym 92715 picorv32.instr_slt
.sym 92716 picorv32.instr_sltiu
.sym 92717 picorv32.is_alu_reg_imm
.sym 92719 picorv32.is_alu_reg_imm
.sym 92720 picorv32.instr_xori
.sym 92721 picorv32.instr_slti
.sym 92728 picorv32.mem_rdata_q[14]
.sym 92730 $abc$36366$n3009
.sym 92733 picorv32.instr_sltu
.sym 92734 picorv32.mem_rdata_q[12]
.sym 92735 $abc$36366$n3459_1
.sym 92736 picorv32.mem_rdata_q[14]
.sym 92737 $abc$36366$n3470
.sym 92738 picorv32.is_alu_reg_reg
.sym 92740 picorv32.mem_rdata_q[13]
.sym 92742 picorv32.instr_xor
.sym 92745 picorv32.mem_rdata_q[12]
.sym 92746 picorv32.mem_rdata_q[13]
.sym 92747 picorv32.mem_rdata_q[14]
.sym 92748 picorv32.is_alu_reg_imm
.sym 92751 $abc$36366$n3459_1
.sym 92753 picorv32.is_alu_reg_reg
.sym 92758 picorv32.instr_xori
.sym 92760 picorv32.instr_xor
.sym 92763 picorv32.mem_rdata_q[14]
.sym 92764 $abc$36366$n3470
.sym 92765 picorv32.mem_rdata_q[13]
.sym 92766 picorv32.mem_rdata_q[12]
.sym 92769 picorv32.mem_rdata_q[12]
.sym 92770 picorv32.is_alu_reg_imm
.sym 92771 picorv32.mem_rdata_q[14]
.sym 92772 picorv32.mem_rdata_q[13]
.sym 92775 picorv32.mem_rdata_q[13]
.sym 92776 $abc$36366$n3470
.sym 92777 picorv32.mem_rdata_q[14]
.sym 92778 picorv32.mem_rdata_q[12]
.sym 92781 picorv32.mem_rdata_q[12]
.sym 92782 picorv32.mem_rdata_q[14]
.sym 92783 $abc$36366$n3470
.sym 92784 picorv32.mem_rdata_q[13]
.sym 92787 picorv32.instr_slt
.sym 92788 picorv32.instr_slti
.sym 92789 picorv32.instr_sltu
.sym 92790 picorv32.instr_sltiu
.sym 92791 $abc$36366$n3009
.sym 92792 clk12_$glb_clk
.sym 92793 $abc$36366$n208_$glb_sr
.sym 92794 picorv32.instr_sh
.sym 92799 picorv32.instr_slli
.sym 92800 picorv32.instr_srli
.sym 92815 picorv32.is_alu_reg_imm
.sym 92823 picorv32.is_slli_srli_srai
.sym 92827 picorv32.mem_do_rdata
.sym 92835 picorv32.is_alu_reg_imm
.sym 92836 picorv32.instr_sb
.sym 92837 $abc$36366$n3009
.sym 92838 picorv32.mem_rdata_q[12]
.sym 92839 picorv32.instr_sll
.sym 92840 $abc$36366$n3458
.sym 92841 picorv32.instr_xor
.sym 92843 picorv32.instr_xori
.sym 92844 $abc$36366$n3470
.sym 92846 picorv32.mem_rdata_q[12]
.sym 92848 picorv32.instr_srl
.sym 92851 picorv32.instr_sh
.sym 92852 picorv32.mem_rdata_q[13]
.sym 92853 picorv32.mem_rdata_q[14]
.sym 92856 $abc$36366$n3478
.sym 92857 $abc$36366$n3455
.sym 92858 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 92861 $abc$36366$n3459_1
.sym 92864 picorv32.instr_slli
.sym 92865 picorv32.instr_srli
.sym 92868 picorv32.instr_sll
.sym 92870 picorv32.instr_slli
.sym 92874 picorv32.mem_rdata_q[13]
.sym 92875 picorv32.is_alu_reg_imm
.sym 92876 picorv32.mem_rdata_q[12]
.sym 92877 picorv32.mem_rdata_q[14]
.sym 92880 picorv32.instr_xor
.sym 92881 picorv32.instr_xori
.sym 92882 picorv32.instr_srl
.sym 92883 picorv32.instr_srli
.sym 92886 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 92887 picorv32.mem_rdata_q[12]
.sym 92888 picorv32.mem_rdata_q[13]
.sym 92889 picorv32.mem_rdata_q[14]
.sym 92892 $abc$36366$n3470
.sym 92895 $abc$36366$n3478
.sym 92898 $abc$36366$n3458
.sym 92901 $abc$36366$n3470
.sym 92904 picorv32.mem_rdata_q[12]
.sym 92905 picorv32.mem_rdata_q[13]
.sym 92906 $abc$36366$n3455
.sym 92907 $abc$36366$n3459_1
.sym 92910 picorv32.instr_sb
.sym 92911 picorv32.instr_sh
.sym 92914 $abc$36366$n3009
.sym 92915 clk12_$glb_clk
.sym 92916 $abc$36366$n208_$glb_sr
.sym 92929 $abc$36366$n2995
.sym 92936 $abc$36366$n3458
.sym 92939 picorv32.is_alu_reg_imm
.sym 92941 basesoc_picorv32_trap
.sym 92943 $abc$36366$n3455
.sym 92944 $abc$36366$n3459_1
.sym 92947 $abc$36366$n3459_1
.sym 92949 picorv32.is_slli_srli_srai
.sym 92952 $abc$36366$n2816_1
.sym 92958 picorv32.mem_rdata_q[12]
.sym 92960 picorv32.mem_rdata_q[13]
.sym 92963 picorv32.mem_rdata_q[14]
.sym 92965 picorv32.instr_lb
.sym 92966 picorv32.is_lb_lh_lw_lbu_lhu
.sym 92967 $abc$36366$n3478
.sym 92969 picorv32.instr_bltu
.sym 92972 $abc$36366$n3454_1
.sym 92973 picorv32.is_lb_lh_lw_lbu_lhu
.sym 92981 picorv32.instr_lh
.sym 92982 picorv32.is_sb_sh_sw
.sym 92985 picorv32.instr_sw
.sym 92986 $abc$36366$n3458
.sym 92989 picorv32.is_alu_reg_imm
.sym 92993 picorv32.is_alu_reg_imm
.sym 92994 $abc$36366$n3454_1
.sym 92997 picorv32.mem_rdata_q[14]
.sym 92998 picorv32.mem_rdata_q[12]
.sym 92999 picorv32.is_sb_sh_sw
.sym 93000 picorv32.mem_rdata_q[13]
.sym 93003 picorv32.instr_sw
.sym 93004 picorv32.instr_lb
.sym 93005 picorv32.instr_bltu
.sym 93006 picorv32.instr_lh
.sym 93009 picorv32.is_sb_sh_sw
.sym 93010 picorv32.mem_rdata_q[12]
.sym 93011 picorv32.mem_rdata_q[14]
.sym 93012 picorv32.mem_rdata_q[13]
.sym 93015 picorv32.mem_rdata_q[13]
.sym 93016 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93017 picorv32.mem_rdata_q[12]
.sym 93018 picorv32.mem_rdata_q[14]
.sym 93021 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93022 picorv32.mem_rdata_q[12]
.sym 93023 picorv32.mem_rdata_q[14]
.sym 93024 picorv32.mem_rdata_q[13]
.sym 93027 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93030 $abc$36366$n3458
.sym 93034 $abc$36366$n3478
.sym 93036 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93037 $abc$36366$n3008_$glb_ce
.sym 93038 clk12_$glb_clk
.sym 93046 basesoc_picorv32_trap
.sym 93051 $PACKER_VCC_NET
.sym 93062 picorv32.mem_rdata_q[12]
.sym 93064 picorv32.is_alu_reg_reg
.sym 93072 $abc$36366$n2858_1
.sym 93082 picorv32.mem_rdata_q[13]
.sym 93083 picorv32.mem_rdata_q[12]
.sym 93086 picorv32.mem_rdata_q[14]
.sym 93090 picorv32.is_alu_reg_reg
.sym 93092 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93093 $abc$36366$n3454_1
.sym 93114 picorv32.is_alu_reg_reg
.sym 93115 $abc$36366$n3454_1
.sym 93156 picorv32.mem_rdata_q[14]
.sym 93157 picorv32.mem_rdata_q[12]
.sym 93158 picorv32.mem_rdata_q[13]
.sym 93159 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93160 $abc$36366$n3008_$glb_ce
.sym 93161 clk12_$glb_clk
.sym 93180 picorv32.is_lb_lh_lw_lbu_lhu
.sym 93191 $abc$36366$n2816_1
.sym 93195 picorv32.mem_do_rinst
.sym 93441 $abc$36366$n2973
.sym 93444 $abc$36366$n2816_1
.sym 93452 $abc$36366$n2973
.sym 93458 sys_rst
.sym 93461 count[0]
.sym 93463 $abc$36366$n2816_1
.sym 93464 count[1]
.sym 93483 count[0]
.sym 93484 sys_rst
.sym 93485 $abc$36366$n2816_1
.sym 93519 $abc$36366$n2816_1
.sym 93520 count[1]
.sym 93529 $abc$36366$n2973
.sym 93530 clk12_$glb_clk
.sym 93531 sys_rst_$glb_sr
.sym 93535 count[6]
.sym 93554 sys_rst
.sym 93574 count[5]
.sym 93576 count[3]
.sym 93577 count[2]
.sym 93581 count[7]
.sym 93583 count[4]
.sym 93587 count[1]
.sym 93592 count[0]
.sym 93596 $PACKER_VCC_NET
.sym 93600 count[6]
.sym 93604 $PACKER_VCC_NET
.sym 93605 $nextpnr_ICESTORM_LC_10$O
.sym 93607 count[0]
.sym 93611 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 93613 $PACKER_VCC_NET
.sym 93614 count[1]
.sym 93617 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 93619 $PACKER_VCC_NET
.sym 93620 count[2]
.sym 93621 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 93623 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 93625 $PACKER_VCC_NET
.sym 93626 count[3]
.sym 93627 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 93629 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 93631 count[4]
.sym 93632 $PACKER_VCC_NET
.sym 93633 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 93635 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 93637 $PACKER_VCC_NET
.sym 93638 count[5]
.sym 93639 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 93641 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 93643 $PACKER_VCC_NET
.sym 93644 count[6]
.sym 93645 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 93647 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 93649 $PACKER_VCC_NET
.sym 93650 count[7]
.sym 93651 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 93655 count[14]
.sym 93656 count[12]
.sym 93662 count[9]
.sym 93688 $abc$36366$n2816_1
.sym 93691 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 93696 count[11]
.sym 93700 count[13]
.sym 93701 count[10]
.sym 93702 count[15]
.sym 93707 count[8]
.sym 93716 $PACKER_VCC_NET
.sym 93719 count[9]
.sym 93720 count[14]
.sym 93721 count[12]
.sym 93724 $PACKER_VCC_NET
.sym 93728 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 93730 $PACKER_VCC_NET
.sym 93731 count[8]
.sym 93732 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 93734 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 93736 $PACKER_VCC_NET
.sym 93737 count[9]
.sym 93738 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 93740 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 93742 count[10]
.sym 93743 $PACKER_VCC_NET
.sym 93744 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 93746 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 93748 count[11]
.sym 93749 $PACKER_VCC_NET
.sym 93750 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 93752 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 93754 $PACKER_VCC_NET
.sym 93755 count[12]
.sym 93756 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 93758 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 93760 count[13]
.sym 93761 $PACKER_VCC_NET
.sym 93762 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 93764 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 93766 count[14]
.sym 93767 $PACKER_VCC_NET
.sym 93768 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 93770 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 93772 count[15]
.sym 93773 $PACKER_VCC_NET
.sym 93774 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 93814 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 93821 $abc$36366$n178
.sym 93830 $PACKER_VCC_NET
.sym 93836 sys_rst
.sym 93843 $abc$36366$n6308
.sym 93848 $abc$36366$n2816_1
.sym 93850 count[16]
.sym 93852 count[16]
.sym 93854 $PACKER_VCC_NET
.sym 93855 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 93864 $abc$36366$n2816_1
.sym 93865 sys_rst
.sym 93867 $abc$36366$n6308
.sym 93897 $abc$36366$n178
.sym 93898 $PACKER_VCC_NET
.sym 93899 clk12_$glb_clk
.sym 93953 $abc$36366$n2919
.sym 93961 waittimer1_count[1]
.sym 93968 user_btn1
.sym 93993 user_btn1
.sym 93995 waittimer1_count[1]
.sym 94021 $abc$36366$n2919
.sym 94022 clk12_$glb_clk
.sym 94023 sys_rst_$glb_sr
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94232 spiflash_cs_n
.sym 94242 spiflash_clk
.sym 94271 array_muxed0[12]
.sym 94272 spram_dataout00[10]
.sym 94273 array_muxed0[3]
.sym 94274 spram_datain00[12]
.sym 94283 spram_dataout00[10]
.sym 94285 spram_dataout00[14]
.sym 94286 spram_dataout00[4]
.sym 94287 spram_dataout00[15]
.sym 94289 spram_dataout10[0]
.sym 94290 spram_dataout00[2]
.sym 94292 spram_dataout00[3]
.sym 94293 spram_dataout10[2]
.sym 94294 spram_dataout00[0]
.sym 94298 slave_sel_r[2]
.sym 94300 spram_dataout10[15]
.sym 94304 spram_dataout00[13]
.sym 94306 spram_dataout10[10]
.sym 94307 array_muxed0[14]
.sym 94308 slave_sel_r[2]
.sym 94309 spram_dataout10[14]
.sym 94310 spram_dataout10[4]
.sym 94311 spram_dataout10[3]
.sym 94312 spram_dataout10[13]
.sym 94314 spram_dataout00[0]
.sym 94315 spram_dataout10[0]
.sym 94316 slave_sel_r[2]
.sym 94317 array_muxed0[14]
.sym 94320 spram_dataout00[4]
.sym 94321 slave_sel_r[2]
.sym 94322 array_muxed0[14]
.sym 94323 spram_dataout10[4]
.sym 94326 spram_dataout10[13]
.sym 94327 spram_dataout00[13]
.sym 94328 slave_sel_r[2]
.sym 94329 array_muxed0[14]
.sym 94332 slave_sel_r[2]
.sym 94333 spram_dataout00[10]
.sym 94334 array_muxed0[14]
.sym 94335 spram_dataout10[10]
.sym 94338 spram_dataout00[14]
.sym 94339 spram_dataout10[14]
.sym 94340 slave_sel_r[2]
.sym 94341 array_muxed0[14]
.sym 94344 spram_dataout10[3]
.sym 94345 spram_dataout00[3]
.sym 94346 array_muxed0[14]
.sym 94347 slave_sel_r[2]
.sym 94350 slave_sel_r[2]
.sym 94351 spram_dataout10[2]
.sym 94352 spram_dataout00[2]
.sym 94353 array_muxed0[14]
.sym 94356 spram_dataout10[15]
.sym 94357 slave_sel_r[2]
.sym 94358 array_muxed0[14]
.sym 94359 spram_dataout00[15]
.sym 94391 spram_datain00[3]
.sym 94394 spram_dataout00[3]
.sym 94399 spram_datain00[2]
.sym 94400 spram_datain10[3]
.sym 94402 spram_dataout00[2]
.sym 94406 spram_dataout10[15]
.sym 94409 spram_datain10[0]
.sym 94410 spram_datain00[14]
.sym 94412 spram_datain10[2]
.sym 94413 spram_dataout00[1]
.sym 94414 spram_datain00[7]
.sym 94416 spram_datain00[0]
.sym 94417 spram_dataout10[4]
.sym 94419 $abc$36366$n3976_1
.sym 94420 spram_dataout10[0]
.sym 94421 spram_datain00[13]
.sym 94422 spram_dataout10[1]
.sym 94423 spram_datain00[5]
.sym 94424 spram_dataout10[2]
.sym 94425 array_muxed0[10]
.sym 94427 array_muxed0[7]
.sym 94428 spram_datain10[7]
.sym 94433 spram_datain10[5]
.sym 94440 array_muxed1[1]
.sym 94444 slave_sel_r[2]
.sym 94448 spram_dataout10[8]
.sym 94450 array_muxed1[8]
.sym 94453 spram_dataout00[8]
.sym 94455 spram_dataout00[1]
.sym 94459 array_muxed0[14]
.sym 94463 spram_dataout10[1]
.sym 94468 array_muxed1[0]
.sym 94474 array_muxed0[14]
.sym 94476 array_muxed1[8]
.sym 94479 array_muxed0[14]
.sym 94481 array_muxed1[0]
.sym 94485 array_muxed1[1]
.sym 94488 array_muxed0[14]
.sym 94491 spram_dataout10[8]
.sym 94492 spram_dataout00[8]
.sym 94493 array_muxed0[14]
.sym 94494 slave_sel_r[2]
.sym 94498 array_muxed1[8]
.sym 94500 array_muxed0[14]
.sym 94503 array_muxed0[14]
.sym 94504 array_muxed1[1]
.sym 94510 array_muxed1[0]
.sym 94512 array_muxed0[14]
.sym 94515 spram_dataout10[1]
.sym 94516 slave_sel_r[2]
.sym 94517 array_muxed0[14]
.sym 94518 spram_dataout00[1]
.sym 94550 array_muxed1[1]
.sym 94551 spram_dataout00[14]
.sym 94552 array_muxed0[0]
.sym 94553 array_muxed0[2]
.sym 94554 array_muxed1[8]
.sym 94555 spram_dataout00[15]
.sym 94556 array_muxed0[8]
.sym 94557 spram_dataout00[8]
.sym 94559 spram_dataout00[9]
.sym 94560 spram_datain10[10]
.sym 94562 spram_datain10[13]
.sym 94563 spram_datain10[11]
.sym 94564 spram_dataout10[15]
.sym 94565 spram_maskwren10[0]
.sym 94566 spram_datain10[5]
.sym 94567 $PACKER_VCC_NET
.sym 94568 $PACKER_VCC_NET
.sym 94569 spram_dataout10[7]
.sym 94570 array_muxed0[13]
.sym 94571 spram_maskwren00[0]
.sym 94572 spram_dataout10[11]
.sym 94573 $abc$36366$n2884_1
.sym 94579 array_muxed1[13]
.sym 94585 array_muxed0[14]
.sym 94586 array_muxed1[12]
.sym 94591 array_muxed1[5]
.sym 94598 array_muxed1[7]
.sym 94612 array_muxed1[13]
.sym 94614 array_muxed0[14]
.sym 94618 array_muxed1[5]
.sym 94619 array_muxed0[14]
.sym 94624 array_muxed0[14]
.sym 94625 array_muxed1[12]
.sym 94632 array_muxed1[7]
.sym 94633 array_muxed0[14]
.sym 94636 array_muxed1[13]
.sym 94638 array_muxed0[14]
.sym 94642 array_muxed1[12]
.sym 94643 array_muxed0[14]
.sym 94648 array_muxed0[14]
.sym 94651 array_muxed1[5]
.sym 94654 array_muxed1[7]
.sym 94657 array_muxed0[14]
.sym 94686 array_muxed0[2]
.sym 94687 array_muxed0[2]
.sym 94689 array_muxed1[13]
.sym 94690 spram_dataout10[6]
.sym 94696 array_muxed0[12]
.sym 94699 array_muxed0[5]
.sym 94705 spram_dataout10[4]
.sym 94706 array_muxed0[6]
.sym 94707 $PACKER_GND_NET
.sym 94708 $abc$36366$n3976_1
.sym 94709 spram_datain10[9]
.sym 94712 spram_datain00[7]
.sym 94724 array_muxed1[9]
.sym 94726 array_muxed0[14]
.sym 94728 array_muxed1[11]
.sym 94751 array_muxed1[9]
.sym 94754 array_muxed0[14]
.sym 94764 array_muxed1[11]
.sym 94766 array_muxed0[14]
.sym 94775 array_muxed1[9]
.sym 94778 array_muxed0[14]
.sym 94788 array_muxed0[14]
.sym 94790 array_muxed1[11]
.sym 94828 array_muxed0[14]
.sym 94829 spram_dataout10[14]
.sym 94847 array_muxed0[7]
.sym 94850 array_muxed0[7]
.sym 94970 $abc$36366$n2705
.sym 95108 array_muxed0[0]
.sym 95123 $PACKER_VCC_NET
.sym 95260 $abc$36366$n3976_1
.sym 95267 $PACKER_GND_NET
.sym 95398 array_muxed0[7]
.sym 95685 $abc$36366$n2984
.sym 95815 $abc$36366$n3392
.sym 95816 $abc$36366$n208
.sym 95832 $abc$36366$n208
.sym 95858 basesoc_picorv32_trap
.sym 95881 basesoc_picorv32_trap
.sym 95884 $abc$36366$n208
.sym 95948 $abc$36366$n2984
.sym 96093 $abc$36366$n3002
.sym 96096 picorv32.mem_do_wdata
.sym 96100 $abc$36366$n2818
.sym 96112 picorv32.mem_do_wdata
.sym 96119 $abc$36366$n3002
.sym 96131 $abc$36366$n3870
.sym 96154 $abc$36366$n3870
.sym 96187 $abc$36366$n3002
.sym 96188 clk12_$glb_clk
.sym 96189 picorv32.mem_do_wdata
.sym 96230 $abc$36366$n2984
.sym 96232 $abc$36366$n2816_1
.sym 96233 $abc$36366$n3870
.sym 96234 $abc$36366$n2982
.sym 96240 $abc$36366$n3205
.sym 96247 grant
.sym 96249 basesoc_picorv32_mem_instr
.sym 96257 basesoc_picorv32_mem_instr
.sym 96258 $abc$36366$n2817_1
.sym 96261 $abc$36366$n2825_1
.sym 96271 basesoc_picorv32_mem_valid
.sym 96275 $abc$36366$n2826_1
.sym 96276 $abc$36366$n2818
.sym 96280 basesoc_picorv32_mem_instr
.sym 96282 grant
.sym 96283 basesoc_picorv32_mem_valid
.sym 96286 basesoc_picorv32_mem_instr
.sym 96287 grant
.sym 96289 $abc$36366$n2817_1
.sym 96300 $abc$36366$n2825_1
.sym 96301 $abc$36366$n2818
.sym 96304 basesoc_picorv32_mem_instr
.sym 96305 basesoc_picorv32_mem_valid
.sym 96306 grant
.sym 96310 $abc$36366$n2826_1
.sym 96313 $abc$36366$n2817_1
.sym 96327 clk12_$glb_clk
.sym 96328 sys_rst_$glb_sr
.sym 96359 $abc$36366$n2816_1
.sym 96371 $abc$36366$n3392
.sym 96373 $abc$36366$n208
.sym 96377 $abc$36366$n2986
.sym 96386 $abc$36366$n2984
.sym 96388 $abc$36366$n2986
.sym 96390 $abc$36366$n2982
.sym 96391 $abc$36366$n3199
.sym 96395 picorv32.mem_state[1]
.sym 96396 $abc$36366$n3203
.sym 96398 picorv32.mem_do_rinst
.sym 96399 $abc$36366$n208
.sym 96401 picorv32.mem_state[0]
.sym 96403 $abc$36366$n2859
.sym 96404 $abc$36366$n3200
.sym 96406 picorv32.mem_do_rdata
.sym 96407 basesoc_picorv32_trap
.sym 96408 $abc$36366$n3202
.sym 96409 picorv32.mem_state[0]
.sym 96414 $abc$36366$n5420
.sym 96417 picorv32.mem_do_wdata
.sym 96420 basesoc_picorv32_trap
.sym 96421 $abc$36366$n208
.sym 96425 $abc$36366$n3203
.sym 96426 $abc$36366$n3200
.sym 96427 $abc$36366$n2859
.sym 96428 $abc$36366$n3202
.sym 96431 picorv32.mem_do_rdata
.sym 96432 picorv32.mem_state[0]
.sym 96433 picorv32.mem_state[1]
.sym 96434 picorv32.mem_do_rinst
.sym 96437 $abc$36366$n3199
.sym 96438 $abc$36366$n2984
.sym 96439 $abc$36366$n3203
.sym 96443 picorv32.mem_state[1]
.sym 96444 picorv32.mem_do_rinst
.sym 96445 picorv32.mem_state[0]
.sym 96446 $abc$36366$n2859
.sym 96449 $abc$36366$n3203
.sym 96452 $abc$36366$n208
.sym 96455 picorv32.mem_state[0]
.sym 96456 $abc$36366$n2859
.sym 96457 picorv32.mem_state[1]
.sym 96458 picorv32.mem_do_rinst
.sym 96461 $abc$36366$n3199
.sym 96462 $abc$36366$n3200
.sym 96463 $abc$36366$n5420
.sym 96464 picorv32.mem_do_wdata
.sym 96465 $abc$36366$n2986
.sym 96466 clk12_$glb_clk
.sym 96467 $abc$36366$n2982
.sym 96502 $abc$36366$n2982
.sym 96509 basesoc_picorv32_trap
.sym 96525 $abc$36366$n3199
.sym 96529 $abc$36366$n3206
.sym 96530 $abc$36366$n2862
.sym 96532 $abc$36366$n2984
.sym 96534 picorv32.mem_state[1]
.sym 96538 $abc$36366$n2982
.sym 96539 $abc$36366$n2861_1
.sym 96540 picorv32.mem_state[0]
.sym 96541 basesoc_picorv32_mem_valid
.sym 96543 $abc$36366$n2993
.sym 96544 $abc$36366$n3205
.sym 96545 picorv32.mem_do_wdata
.sym 96547 $abc$36366$n2861_1
.sym 96549 $abc$36366$n208
.sym 96550 basesoc_picorv32_trap
.sym 96551 $abc$36366$n3203
.sym 96554 $abc$36366$n2862
.sym 96558 $abc$36366$n3206
.sym 96559 $abc$36366$n2861_1
.sym 96560 $abc$36366$n3199
.sym 96561 $abc$36366$n3205
.sym 96564 $abc$36366$n208
.sym 96565 basesoc_picorv32_trap
.sym 96566 $abc$36366$n3205
.sym 96567 $abc$36366$n2862
.sym 96570 picorv32.mem_do_wdata
.sym 96572 $abc$36366$n2861_1
.sym 96582 basesoc_picorv32_mem_valid
.sym 96583 $abc$36366$n3203
.sym 96585 $abc$36366$n2862
.sym 96589 picorv32.mem_state[1]
.sym 96591 picorv32.mem_state[0]
.sym 96594 picorv32.mem_state[0]
.sym 96596 picorv32.mem_state[1]
.sym 96602 $abc$36366$n2984
.sym 96604 $abc$36366$n2993
.sym 96605 clk12_$glb_clk
.sym 96606 $abc$36366$n2982
.sym 96647 picorv32.mem_do_wdata
.sym 96786 picorv32.is_alu_reg_imm
.sym 96788 $abc$36366$n2816_1
.sym 96794 picorv32.is_alu_reg_imm
.sym 96809 $abc$36366$n3455
.sym 96820 picorv32.is_alu_reg_imm
.sym 96866 picorv32.is_alu_reg_imm
.sym 96869 $abc$36366$n3455
.sym 96882 $abc$36366$n3008_$glb_ce
.sym 96883 clk12_$glb_clk
.sym 96921 $abc$36366$n3455
.sym 96947 picorv32.is_sb_sh_sw
.sym 96950 $abc$36366$n3458
.sym 96955 $abc$36366$n3478
.sym 96962 picorv32.is_alu_reg_imm
.sym 96970 picorv32.is_alu_reg_imm
.sym 96973 $abc$36366$n3459_1
.sym 96975 $abc$36366$n3478
.sym 96978 picorv32.is_sb_sh_sw
.sym 97005 picorv32.is_alu_reg_imm
.sym 97006 $abc$36366$n3459_1
.sym 97008 $abc$36366$n3478
.sym 97011 picorv32.is_alu_reg_imm
.sym 97012 $abc$36366$n3458
.sym 97013 $abc$36366$n3459_1
.sym 97021 $abc$36366$n3008_$glb_ce
.sym 97022 clk12_$glb_clk
.sym 97065 basesoc_picorv32_trap
.sym 97210 $PACKER_VCC_NET
.sym 97214 picorv32.mem_do_wdata
.sym 97238 picorv32.cpu_state[1]
.sym 97291 picorv32.cpu_state[1]
.sym 97300 clk12_$glb_clk
.sym 97301 $abc$36366$n208_$glb_sr
.sym 97334 $abc$36366$n3031
.sym 97349 $abc$36366$n2816_1
.sym 97766 $PACKER_VCC_NET
.sym 97767 $PACKER_VCC_NET
.sym 97778 $PACKER_VCC_NET
.sym 97782 $abc$36366$n6288
.sym 97783 $abc$36366$n2816_1
.sym 97827 $abc$36366$n2816_1
.sym 97830 $abc$36366$n6288
.sym 97855 $PACKER_VCC_NET
.sym 97856 clk12_$glb_clk
.sym 97857 sys_rst_$glb_sr
.sym 97916 $abc$36366$n6294
.sym 97917 $abc$36366$n2816_1
.sym 97927 $abc$36366$n6300
.sym 97929 $abc$36366$n6304
.sym 97942 $PACKER_VCC_NET
.sym 97948 $abc$36366$n2816_1
.sym 97949 $abc$36366$n6304
.sym 97954 $abc$36366$n6300
.sym 97955 $abc$36366$n2816_1
.sym 97992 $abc$36366$n6294
.sym 97993 $abc$36366$n2816_1
.sym 97994 $PACKER_VCC_NET
.sym 97995 clk12_$glb_clk
.sym 97996 sys_rst_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98500 spram_datain00[2]
.sym 98502 spram_datain00[4]
.sym 98503 spram_datain10[0]
.sym 98504 spram_datain00[14]
.sym 98505 spram_datain10[5]
.sym 98506 spram_datain10[2]
.sym 98507 spram_datain10[3]
.sym 98508 spram_datain00[7]
.sym 98509 spram_datain00[0]
.sym 98510 spram_datain00[3]
.sym 98512 spram_datain00[15]
.sym 98513 spram_datain00[11]
.sym 98515 spram_datain10[6]
.sym 98516 spram_datain00[12]
.sym 98517 spram_datain00[9]
.sym 98518 spram_datain00[6]
.sym 98519 spram_datain10[4]
.sym 98520 spram_datain10[7]
.sym 98521 spram_datain00[8]
.sym 98522 spram_datain00[13]
.sym 98523 spram_datain10[1]
.sym 98524 spram_datain00[5]
.sym 98526 spram_datain00[1]
.sym 98527 spram_datain00[10]
.sym 98529 spram_datain10[0]
.sym 98530 spram_datain00[8]
.sym 98531 spram_datain00[0]
.sym 98532 spram_datain10[1]
.sym 98533 spram_datain00[9]
.sym 98534 spram_datain00[1]
.sym 98535 spram_datain10[2]
.sym 98536 spram_datain00[10]
.sym 98537 spram_datain00[2]
.sym 98538 spram_datain10[3]
.sym 98539 spram_datain00[11]
.sym 98540 spram_datain00[3]
.sym 98541 spram_datain10[4]
.sym 98542 spram_datain00[12]
.sym 98543 spram_datain00[4]
.sym 98544 spram_datain10[5]
.sym 98545 spram_datain00[13]
.sym 98546 spram_datain00[5]
.sym 98547 spram_datain10[6]
.sym 98548 spram_datain00[14]
.sym 98549 spram_datain00[6]
.sym 98550 spram_datain10[7]
.sym 98551 spram_datain00[15]
.sym 98552 spram_datain00[7]
.sym 98600 spram_dataout00[0]
.sym 98601 spram_dataout00[1]
.sym 98602 spram_dataout00[2]
.sym 98603 spram_dataout00[3]
.sym 98604 spram_dataout00[4]
.sym 98605 spram_dataout00[5]
.sym 98606 spram_dataout00[6]
.sym 98607 spram_dataout00[7]
.sym 98633 array_muxed0[1]
.sym 98643 spram_datain00[4]
.sym 98696 clk12_$glb_clk
.sym 98701 array_muxed0[10]
.sym 98702 array_muxed0[6]
.sym 98703 spram_datain10[9]
.sym 98705 array_muxed0[5]
.sym 98706 spram_datain10[10]
.sym 98708 array_muxed0[0]
.sym 98710 array_muxed0[8]
.sym 98712 array_muxed0[7]
.sym 98713 spram_datain10[8]
.sym 98714 array_muxed0[12]
.sym 98715 array_muxed0[2]
.sym 98716 array_muxed0[0]
.sym 98717 spram_datain10[15]
.sym 98718 array_muxed0[4]
.sym 98720 array_muxed0[9]
.sym 98721 spram_datain10[13]
.sym 98723 array_muxed0[1]
.sym 98724 array_muxed0[11]
.sym 98725 spram_datain10[14]
.sym 98727 spram_datain10[12]
.sym 98728 array_muxed0[3]
.sym 98729 array_muxed0[13]
.sym 98730 spram_datain10[11]
.sym 98731 array_muxed0[1]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain10[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain10[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain10[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain10[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain10[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain10[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain10[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain10[15]
.sym 98796 spram_dataout00[8]
.sym 98797 spram_dataout00[9]
.sym 98798 spram_dataout00[10]
.sym 98799 spram_dataout00[11]
.sym 98800 spram_dataout00[12]
.sym 98801 spram_dataout00[13]
.sym 98802 spram_dataout00[14]
.sym 98803 spram_dataout00[15]
.sym 98812 spram_datain10[9]
.sym 98819 array_muxed0[6]
.sym 98875 array_muxed0[3]
.sym 98877 array_muxed0[7]
.sym 98879 array_muxed0[9]
.sym 98880 array_muxed0[10]
.sym 98881 array_muxed0[12]
.sym 98883 array_muxed0[2]
.sym 98885 array_muxed0[4]
.sym 98886 array_muxed0[5]
.sym 98889 spram_maskwren00[0]
.sym 98890 spram_maskwren00[0]
.sym 98891 spram_maskwren10[0]
.sym 98892 spram_maskwren00[2]
.sym 98893 $PACKER_VCC_NET
.sym 98894 spram_wren0
.sym 98895 array_muxed0[11]
.sym 98896 spram_maskwren10[2]
.sym 98897 array_muxed0[6]
.sym 98898 array_muxed0[13]
.sym 98899 spram_maskwren10[0]
.sym 98900 spram_maskwren00[2]
.sym 98901 $PACKER_VCC_NET
.sym 98902 spram_wren0
.sym 98903 array_muxed0[8]
.sym 98904 spram_maskwren10[2]
.sym 98905 spram_maskwren00[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren00[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren00[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren00[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren10[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren10[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren10[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren10[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout10[0]
.sym 98969 spram_dataout10[1]
.sym 98970 spram_dataout10[2]
.sym 98971 spram_dataout10[3]
.sym 98972 spram_dataout10[4]
.sym 98973 spram_dataout10[5]
.sym 98974 spram_dataout10[6]
.sym 98975 spram_dataout10[7]
.sym 98986 array_muxed0[7]
.sym 98989 array_muxed0[10]
.sym 99054 $PACKER_VCC_NET
.sym 99055 $PACKER_VCC_NET
.sym 99068 $PACKER_GND_NET
.sym 99076 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout10[8]
.sym 99141 spram_dataout10[9]
.sym 99142 spram_dataout10[10]
.sym 99143 spram_dataout10[11]
.sym 99144 spram_dataout10[12]
.sym 99145 spram_dataout10[13]
.sym 99146 spram_dataout10[14]
.sym 99147 spram_dataout10[15]
.sym 99304 array_muxed0[1]
.sym 103383 spram_dataout01[1]
.sym 103384 spram_dataout11[1]
.sym 103385 array_muxed0[14]
.sym 103386 slave_sel_r[2]
.sym 103387 spram_dataout01[5]
.sym 103388 spram_dataout11[5]
.sym 103389 array_muxed0[14]
.sym 103390 slave_sel_r[2]
.sym 103391 spram_dataout01[3]
.sym 103392 spram_dataout11[3]
.sym 103393 array_muxed0[14]
.sym 103394 slave_sel_r[2]
.sym 103395 spram_dataout01[4]
.sym 103396 spram_dataout11[4]
.sym 103397 array_muxed0[14]
.sym 103398 slave_sel_r[2]
.sym 103399 spram_dataout01[7]
.sym 103400 spram_dataout11[7]
.sym 103401 array_muxed0[14]
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout11[0]
.sym 103404 spram_dataout01[0]
.sym 103405 array_muxed0[14]
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout01[6]
.sym 103408 spram_dataout11[6]
.sym 103409 array_muxed0[14]
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout01[2]
.sym 103412 spram_dataout11[2]
.sym 103413 array_muxed0[14]
.sym 103414 slave_sel_r[2]
.sym 103415 array_muxed0[14]
.sym 103416 array_muxed1[21]
.sym 103419 spram_dataout01[9]
.sym 103420 spram_dataout11[9]
.sym 103421 array_muxed0[14]
.sym 103422 slave_sel_r[2]
.sym 103423 array_muxed0[14]
.sym 103424 array_muxed1[16]
.sym 103427 array_muxed0[14]
.sym 103428 array_muxed1[18]
.sym 103431 array_muxed0[14]
.sym 103432 array_muxed1[18]
.sym 103435 spram_dataout01[15]
.sym 103436 spram_dataout11[15]
.sym 103437 array_muxed0[14]
.sym 103438 slave_sel_r[2]
.sym 103439 array_muxed0[14]
.sym 103440 array_muxed1[16]
.sym 103443 array_muxed0[14]
.sym 103444 array_muxed1[21]
.sym 103451 array_muxed0[14]
.sym 103452 array_muxed1[28]
.sym 103455 array_muxed0[14]
.sym 103456 array_muxed1[20]
.sym 103459 array_muxed0[14]
.sym 103460 array_muxed1[22]
.sym 103463 array_muxed0[14]
.sym 103464 array_muxed1[20]
.sym 103467 array_muxed0[14]
.sym 103468 array_muxed1[28]
.sym 103471 array_muxed0[14]
.sym 103472 array_muxed1[22]
.sym 103475 spram_dataout01[11]
.sym 103476 spram_dataout11[11]
.sym 103477 array_muxed0[14]
.sym 103478 slave_sel_r[2]
.sym 103575 basesoc_ctrl_reset_reset_r
.sym 103603 basesoc_uart_phy_storage[0]
.sym 103604 $abc$36366$n122
.sym 103605 adr[1]
.sym 103606 adr[0]
.sym 103607 $abc$36366$n124
.sym 103608 $abc$36366$n112
.sym 103609 adr[1]
.sym 103610 adr[0]
.sym 103611 $abc$36366$n112
.sym 103615 $abc$36366$n3
.sym 103627 $abc$36366$n124
.sym 103632 basesoc_uart_phy_storage[0]
.sym 103633 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 103635 $abc$36366$n5
.sym 103643 $abc$36366$n122
.sym 103663 basesoc_dat_w[3]
.sym 103671 $abc$36366$n5
.sym 103675 $abc$36366$n13
.sym 103699 $abc$36366$n11
.sym 103928 $PACKER_VCC_NET
.sym 103929 basesoc_uart_rx_fifo_level0[0]
.sym 103936 basesoc_uart_rx_fifo_level0[0]
.sym 103938 $PACKER_VCC_NET
.sym 103943 $abc$36366$n6608
.sym 103944 $abc$36366$n6609
.sym 103945 basesoc_uart_rx_fifo_wrport_we
.sym 104343 array_muxed0[14]
.sym 104344 array_muxed1[23]
.sym 104347 array_muxed0[14]
.sym 104348 array_muxed1[30]
.sym 104351 array_muxed0[14]
.sym 104352 array_muxed1[30]
.sym 104355 array_muxed0[14]
.sym 104356 array_muxed1[23]
.sym 104359 array_muxed0[14]
.sym 104360 array_muxed1[27]
.sym 104363 spram_dataout01[13]
.sym 104364 spram_dataout11[13]
.sym 104365 array_muxed0[14]
.sym 104366 slave_sel_r[2]
.sym 104367 array_muxed0[14]
.sym 104368 array_muxed1[27]
.sym 104371 spram_dataout01[12]
.sym 104372 spram_dataout11[12]
.sym 104373 array_muxed0[14]
.sym 104374 slave_sel_r[2]
.sym 104375 spram_dataout01[10]
.sym 104376 spram_dataout11[10]
.sym 104377 array_muxed0[14]
.sym 104378 slave_sel_r[2]
.sym 104383 array_muxed2[3]
.sym 104384 array_muxed0[14]
.sym 104387 array_muxed0[14]
.sym 104388 array_muxed2[3]
.sym 104395 array_muxed0[14]
.sym 104396 array_muxed1[19]
.sym 104399 array_muxed0[14]
.sym 104400 array_muxed1[19]
.sym 104403 spram_dataout01[8]
.sym 104404 spram_dataout11[8]
.sym 104405 array_muxed0[14]
.sym 104406 slave_sel_r[2]
.sym 104487 basesoc_dat_w[7]
.sym 104503 $abc$36366$n5
.sym 104515 sys_rst
.sym 104516 basesoc_ctrl_reset_reset_r
.sym 104519 $abc$36366$n3
.sym 104535 $abc$36366$n4931
.sym 104536 $abc$36366$n4930_1
.sym 104537 $abc$36366$n3236
.sym 104539 basesoc_uart_phy_rx_busy
.sym 104540 $abc$36366$n3891
.sym 104544 basesoc_uart_phy_storage[0]
.sym 104545 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 104547 basesoc_uart_phy_storage[24]
.sym 104548 $abc$36366$n116
.sym 104549 adr[0]
.sym 104550 adr[1]
.sym 104551 basesoc_uart_phy_rx_busy
.sym 104552 $abc$36366$n3883
.sym 104555 basesoc_uart_phy_storage[23]
.sym 104556 basesoc_uart_phy_storage[7]
.sym 104557 adr[1]
.sym 104558 adr[0]
.sym 104559 $abc$36366$n4910
.sym 104560 $abc$36366$n4909_1
.sym 104561 $abc$36366$n3236
.sym 104563 $abc$36366$n116
.sym 104567 basesoc_uart_phy_rx_busy
.sym 104568 $abc$36366$n3903
.sym 104571 basesoc_uart_phy_rx_busy
.sym 104572 $abc$36366$n3909
.sym 104575 basesoc_uart_phy_rx_busy
.sym 104576 $abc$36366$n3911
.sym 104579 basesoc_uart_phy_rx_busy
.sym 104580 $abc$36366$n3905
.sym 104583 basesoc_uart_phy_rx_busy
.sym 104584 $abc$36366$n3913
.sym 104587 basesoc_uart_phy_tx_busy
.sym 104588 $abc$36366$n3980
.sym 104591 basesoc_uart_phy_rx_busy
.sym 104592 $abc$36366$n3907
.sym 104595 basesoc_uart_phy_tx_busy
.sym 104596 $abc$36366$n3986
.sym 104599 basesoc_uart_phy_rx_busy
.sym 104600 $abc$36366$n3929
.sym 104603 basesoc_uart_phy_storage[31]
.sym 104604 basesoc_uart_phy_storage[15]
.sym 104605 adr[0]
.sym 104606 adr[1]
.sym 104607 basesoc_uart_phy_rx_busy
.sym 104608 $abc$36366$n3927
.sym 104611 basesoc_uart_phy_rx_busy
.sym 104612 $abc$36366$n3917
.sym 104615 basesoc_uart_phy_tx_busy
.sym 104616 $abc$36366$n4006
.sym 104619 basesoc_uart_phy_rx_busy
.sym 104620 $abc$36366$n3915
.sym 104623 basesoc_uart_phy_rx_busy
.sym 104624 $abc$36366$n3925
.sym 104627 basesoc_uart_phy_tx_busy
.sym 104628 $abc$36366$n4008
.sym 104631 basesoc_uart_phy_rx_busy
.sym 104632 $abc$36366$n3943
.sym 104635 basesoc_uart_phy_storage[9]
.sym 104636 $abc$36366$n132
.sym 104637 adr[0]
.sym 104638 adr[1]
.sym 104639 $abc$36366$n110
.sym 104643 basesoc_uart_phy_rx_busy
.sym 104644 $abc$36366$n3939
.sym 104647 basesoc_uart_phy_rx_busy
.sym 104648 $abc$36366$n3931
.sym 104651 basesoc_uart_phy_storage[17]
.sym 104652 $abc$36366$n110
.sym 104653 adr[1]
.sym 104654 adr[0]
.sym 104655 $abc$36366$n4913
.sym 104656 $abc$36366$n4912_1
.sym 104657 $abc$36366$n3236
.sym 104659 basesoc_uart_phy_tx_busy
.sym 104660 $abc$36366$n4024
.sym 104671 basesoc_dat_w[7]
.sym 104687 $abc$36366$n132
.sym 104703 $abc$36366$n6620
.sym 104704 $abc$36366$n6621
.sym 104705 basesoc_uart_tx_fifo_wrport_we
.sym 104708 $PACKER_VCC_NET
.sym 104709 basesoc_uart_tx_fifo_level0[0]
.sym 104720 basesoc_uart_tx_fifo_level0[0]
.sym 104722 $PACKER_VCC_NET
.sym 104723 sys_rst
.sym 104724 basesoc_uart_tx_fifo_wrport_we
.sym 104725 basesoc_uart_tx_fifo_do_read
.sym 104728 basesoc_uart_tx_fifo_level0[0]
.sym 104733 basesoc_uart_tx_fifo_level0[1]
.sym 104737 basesoc_uart_tx_fifo_level0[2]
.sym 104738 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 104741 basesoc_uart_tx_fifo_level0[3]
.sym 104742 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 104745 basesoc_uart_tx_fifo_level0[4]
.sym 104746 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 104747 sys_rst
.sym 104748 basesoc_uart_tx_fifo_wrport_we
.sym 104749 basesoc_uart_tx_fifo_level0[0]
.sym 104750 basesoc_uart_tx_fifo_do_read
.sym 104751 basesoc_uart_tx_fifo_level0[1]
.sym 104755 basesoc_uart_tx_fifo_level0[0]
.sym 104756 basesoc_uart_tx_fifo_level0[1]
.sym 104757 basesoc_uart_tx_fifo_level0[2]
.sym 104758 basesoc_uart_tx_fifo_level0[3]
.sym 104760 basesoc_uart_tx_fifo_level0[0]
.sym 104764 basesoc_uart_tx_fifo_level0[1]
.sym 104765 $PACKER_VCC_NET
.sym 104768 basesoc_uart_tx_fifo_level0[2]
.sym 104769 $PACKER_VCC_NET
.sym 104770 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 104772 basesoc_uart_tx_fifo_level0[3]
.sym 104773 $PACKER_VCC_NET
.sym 104774 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 104776 basesoc_uart_tx_fifo_level0[4]
.sym 104777 $PACKER_VCC_NET
.sym 104778 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 104779 $abc$36366$n6623
.sym 104780 $abc$36366$n6624
.sym 104781 basesoc_uart_tx_fifo_wrport_we
.sym 104783 $abc$36366$n6626
.sym 104784 $abc$36366$n6627
.sym 104785 basesoc_uart_tx_fifo_wrport_we
.sym 104787 $abc$36366$n6629
.sym 104788 $abc$36366$n6630
.sym 104789 basesoc_uart_tx_fifo_wrport_we
.sym 104791 $abc$36366$n188
.sym 104792 $abc$36366$n190
.sym 104793 $abc$36366$n192
.sym 104794 $abc$36366$n194
.sym 104795 $abc$36366$n2781
.sym 104796 $abc$36366$n2782
.sym 104797 $abc$36366$n2783
.sym 104799 $abc$36366$n194
.sym 104803 por_rst
.sym 104804 $abc$36366$n4101
.sym 104807 $abc$36366$n190
.sym 104811 por_rst
.sym 104812 $abc$36366$n4100
.sym 104815 $abc$36366$n188
.sym 104819 por_rst
.sym 104820 $abc$36366$n4103
.sym 104827 $abc$36366$n198
.sym 104831 $abc$36366$n196
.sym 104832 $abc$36366$n198
.sym 104833 $abc$36366$n200
.sym 104834 $abc$36366$n202
.sym 104835 por_rst
.sym 104836 $abc$36366$n4106
.sym 104839 por_rst
.sym 104840 $abc$36366$n4104
.sym 104851 $abc$36366$n202
.sym 104856 basesoc_uart_rx_fifo_level0[0]
.sym 104861 basesoc_uart_rx_fifo_level0[1]
.sym 104865 basesoc_uart_rx_fifo_level0[2]
.sym 104866 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 104869 basesoc_uart_rx_fifo_level0[3]
.sym 104870 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 104873 basesoc_uart_rx_fifo_level0[4]
.sym 104874 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 104875 basesoc_uart_rx_fifo_level0[0]
.sym 104876 basesoc_uart_rx_fifo_level0[1]
.sym 104877 basesoc_uart_rx_fifo_level0[2]
.sym 104878 basesoc_uart_rx_fifo_level0[3]
.sym 104879 sys_rst
.sym 104880 basesoc_uart_rx_fifo_do_read
.sym 104881 basesoc_uart_rx_fifo_wrport_we
.sym 104882 basesoc_uart_rx_fifo_level0[0]
.sym 104883 basesoc_uart_rx_fifo_level0[1]
.sym 104888 basesoc_uart_rx_fifo_level0[0]
.sym 104892 basesoc_uart_rx_fifo_level0[1]
.sym 104893 $PACKER_VCC_NET
.sym 104896 basesoc_uart_rx_fifo_level0[2]
.sym 104897 $PACKER_VCC_NET
.sym 104898 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 104900 basesoc_uart_rx_fifo_level0[3]
.sym 104901 $PACKER_VCC_NET
.sym 104902 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 104904 basesoc_uart_rx_fifo_level0[4]
.sym 104905 $PACKER_VCC_NET
.sym 104906 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 104907 $abc$36366$n6614
.sym 104908 $abc$36366$n6615
.sym 104909 basesoc_uart_rx_fifo_wrport_we
.sym 104911 $abc$36366$n6617
.sym 104912 $abc$36366$n6618
.sym 104913 basesoc_uart_rx_fifo_wrport_we
.sym 104915 $abc$36366$n6611
.sym 104916 $abc$36366$n6612
.sym 104917 basesoc_uart_rx_fifo_wrport_we
.sym 104920 picorv32.reg_sh[0]
.sym 104924 picorv32.reg_sh[1]
.sym 104925 $PACKER_VCC_NET
.sym 104928 picorv32.reg_sh[2]
.sym 104929 $PACKER_VCC_NET
.sym 104930 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 104932 picorv32.reg_sh[3]
.sym 104933 $PACKER_VCC_NET
.sym 104934 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 104936 picorv32.reg_sh[4]
.sym 104937 $PACKER_VCC_NET
.sym 104938 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 104939 picorv32.reg_sh[2]
.sym 104940 picorv32.reg_sh[3]
.sym 104941 picorv32.reg_sh[4]
.sym 104943 $abc$36366$n5059
.sym 104944 $abc$36366$n3824_1
.sym 104945 picorv32.cpu_state[4]
.sym 104947 $abc$36366$n5057
.sym 104948 $abc$36366$n3822_1
.sym 104949 picorv32.cpu_state[4]
.sym 104951 picorv32.reg_sh[1]
.sym 104952 $abc$36366$n3820_1
.sym 104953 picorv32.cpu_state[4]
.sym 104971 picorv32.reg_sh[0]
.sym 104972 picorv32.reg_sh[1]
.sym 104973 $abc$36366$n3009_1
.sym 104979 picorv32.cpu_state[4]
.sym 104980 picorv32.reg_sh[0]
.sym 105055 picorv32.cpuregs_rs1[18]
.sym 105059 picorv32.cpuregs_rs1[23]
.sym 105087 basesoc_uart_phy_rx_reg[7]
.sym 105099 basesoc_uart_phy_rx_reg[6]
.sym 105111 basesoc_uart_phy_rx_reg[5]
.sym 105119 basesoc_uart_phy_rx_reg[3]
.sym 105131 basesoc_uart_phy_rx_reg[6]
.sym 105135 basesoc_uart_phy_rx_reg[0]
.sym 105139 basesoc_uart_phy_rx_reg[7]
.sym 105147 basesoc_uart_phy_rx_reg[4]
.sym 105151 basesoc_uart_phy_rx_reg[5]
.sym 105163 basesoc_uart_phy_rx_reg[3]
.sym 105167 basesoc_uart_phy_rx_reg[1]
.sym 105171 basesoc_uart_phy_rx_reg[2]
.sym 105303 array_muxed0[14]
.sym 105304 array_muxed1[31]
.sym 105307 array_muxed0[14]
.sym 105308 array_muxed1[26]
.sym 105311 array_muxed0[14]
.sym 105312 array_muxed1[26]
.sym 105315 array_muxed0[14]
.sym 105316 array_muxed1[29]
.sym 105319 spram_dataout01[14]
.sym 105320 spram_dataout11[14]
.sym 105321 array_muxed0[14]
.sym 105322 slave_sel_r[2]
.sym 105323 array_muxed0[14]
.sym 105324 array_muxed1[31]
.sym 105327 array_muxed0[14]
.sym 105328 array_muxed1[24]
.sym 105331 array_muxed0[14]
.sym 105332 array_muxed1[24]
.sym 105411 $abc$36366$n9
.sym 105435 basesoc_uart_phy_storage[29]
.sym 105436 $abc$36366$n120
.sym 105437 adr[0]
.sym 105438 adr[1]
.sym 105451 $abc$36366$n120
.sym 105455 $abc$36366$n9
.sym 105463 $abc$36366$n4925
.sym 105464 $abc$36366$n4924_1
.sym 105465 $abc$36366$n3236
.sym 105467 basesoc_uart_phy_rx_busy
.sym 105468 $abc$36366$n3887
.sym 105471 basesoc_uart_phy_rx_busy
.sym 105472 $abc$36366$n3893
.sym 105475 basesoc_uart_phy_rx_busy
.sym 105476 $abc$36366$n3897
.sym 105479 basesoc_uart_phy_storage[5]
.sym 105480 $abc$36366$n128
.sym 105481 adr[1]
.sym 105482 adr[0]
.sym 105483 basesoc_uart_phy_rx_busy
.sym 105484 $abc$36366$n3885
.sym 105487 basesoc_uart_phy_rx_busy
.sym 105488 $abc$36366$n3895
.sym 105491 $abc$36366$n128
.sym 105496 basesoc_uart_phy_storage[0]
.sym 105497 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 105500 basesoc_uart_phy_storage[1]
.sym 105501 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 105502 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 105504 basesoc_uart_phy_storage[2]
.sym 105505 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 105506 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 105508 basesoc_uart_phy_storage[3]
.sym 105509 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 105510 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 105512 basesoc_uart_phy_storage[4]
.sym 105513 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 105514 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 105516 basesoc_uart_phy_storage[5]
.sym 105517 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 105518 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 105520 basesoc_uart_phy_storage[6]
.sym 105521 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 105522 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 105524 basesoc_uart_phy_storage[7]
.sym 105525 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 105526 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 105528 basesoc_uart_phy_storage[8]
.sym 105529 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 105530 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 105532 basesoc_uart_phy_storage[9]
.sym 105533 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 105534 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 105536 basesoc_uart_phy_storage[10]
.sym 105537 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 105538 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 105540 basesoc_uart_phy_storage[11]
.sym 105541 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 105542 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 105544 basesoc_uart_phy_storage[12]
.sym 105545 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 105546 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 105548 basesoc_uart_phy_storage[13]
.sym 105549 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 105550 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 105552 basesoc_uart_phy_storage[14]
.sym 105553 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 105554 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 105556 basesoc_uart_phy_storage[15]
.sym 105557 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 105558 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 105560 basesoc_uart_phy_storage[16]
.sym 105561 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 105562 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 105564 basesoc_uart_phy_storage[17]
.sym 105565 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 105566 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 105568 basesoc_uart_phy_storage[18]
.sym 105569 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 105570 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 105572 basesoc_uart_phy_storage[19]
.sym 105573 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 105574 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 105576 basesoc_uart_phy_storage[20]
.sym 105577 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 105578 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 105580 basesoc_uart_phy_storage[21]
.sym 105581 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 105582 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 105584 basesoc_uart_phy_storage[22]
.sym 105585 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 105586 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 105588 basesoc_uart_phy_storage[23]
.sym 105589 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 105590 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 105592 basesoc_uart_phy_storage[24]
.sym 105593 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 105594 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 105596 basesoc_uart_phy_storage[25]
.sym 105597 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 105598 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 105600 basesoc_uart_phy_storage[26]
.sym 105601 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 105602 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 105604 basesoc_uart_phy_storage[27]
.sym 105605 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 105606 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 105608 basesoc_uart_phy_storage[28]
.sym 105609 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 105610 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 105612 basesoc_uart_phy_storage[29]
.sym 105613 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 105614 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 105616 basesoc_uart_phy_storage[30]
.sym 105617 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 105618 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 105620 basesoc_uart_phy_storage[31]
.sym 105621 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 105622 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 105626 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 105627 basesoc_uart_phy_rx_busy
.sym 105628 $abc$36366$n3941
.sym 105631 basesoc_uart_phy_rx_busy
.sym 105632 $abc$36366$n3937
.sym 105635 basesoc_uart_phy_rx_busy
.sym 105636 $abc$36366$n3935
.sym 105639 basesoc_uart_phy_rx_busy
.sym 105640 $abc$36366$n6338
.sym 105643 basesoc_uart_phy_rx_busy
.sym 105644 $abc$36366$n3933
.sym 105647 basesoc_uart_phy_tx_busy
.sym 105648 $abc$36366$n4030
.sym 105651 basesoc_uart_phy_tx_busy
.sym 105652 $abc$36366$n4012
.sym 105655 basesoc_uart_phy_tx_busy
.sym 105656 $abc$36366$n4014
.sym 105659 basesoc_uart_phy_tx_busy
.sym 105660 $abc$36366$n4016
.sym 105663 basesoc_uart_phy_tx_busy
.sym 105664 $abc$36366$n3881
.sym 105667 basesoc_uart_phy_tx_busy
.sym 105668 $abc$36366$n4042
.sym 105675 basesoc_uart_phy_tx_busy
.sym 105676 $abc$36366$n4028
.sym 105679 basesoc_uart_phy_tx_busy
.sym 105680 $abc$36366$n4038
.sym 105699 $abc$36366$n6273
.sym 105703 $abc$36366$n6270
.sym 105719 $abc$36366$n180
.sym 105723 sys_rst
.sym 105724 por_rst
.sym 105736 reset_delay[0]
.sym 105738 $PACKER_VCC_NET
.sym 105739 por_rst
.sym 105740 $abc$36366$n4097
.sym 105752 reset_delay[0]
.sym 105756 reset_delay[1]
.sym 105757 $PACKER_VCC_NET
.sym 105760 reset_delay[2]
.sym 105761 $PACKER_VCC_NET
.sym 105762 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 105764 reset_delay[3]
.sym 105765 $PACKER_VCC_NET
.sym 105766 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 105768 reset_delay[4]
.sym 105769 $PACKER_VCC_NET
.sym 105770 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 105772 reset_delay[5]
.sym 105773 $PACKER_VCC_NET
.sym 105774 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 105776 reset_delay[6]
.sym 105777 $PACKER_VCC_NET
.sym 105778 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 105780 reset_delay[7]
.sym 105781 $PACKER_VCC_NET
.sym 105782 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 105784 reset_delay[8]
.sym 105785 $PACKER_VCC_NET
.sym 105786 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 105788 reset_delay[9]
.sym 105789 $PACKER_VCC_NET
.sym 105790 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 105792 reset_delay[10]
.sym 105793 $PACKER_VCC_NET
.sym 105794 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 105796 reset_delay[11]
.sym 105797 $PACKER_VCC_NET
.sym 105798 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 105799 por_rst
.sym 105800 $abc$36366$n4107
.sym 105803 $abc$36366$n196
.sym 105807 $abc$36366$n200
.sym 105811 por_rst
.sym 105812 $abc$36366$n4105
.sym 105823 basesoc_uart_rx_fifo_do_read
.sym 105824 $abc$36366$n3267
.sym 105825 sys_rst
.sym 105835 basesoc_uart_rx_fifo_level0[4]
.sym 105836 $abc$36366$n3279
.sym 105837 basesoc_uart_phy_source_valid
.sym 105839 basesoc_uart_rx_fifo_level0[4]
.sym 105840 $abc$36366$n3279
.sym 105841 $abc$36366$n3267
.sym 105842 basesoc_uart_rx_fifo_readable
.sym 105843 basesoc_uart_rx_fifo_do_read
.sym 105855 sys_rst
.sym 105856 basesoc_uart_rx_fifo_do_read
.sym 105857 basesoc_uart_rx_fifo_wrport_we
.sym 105891 $abc$36366$n5053
.sym 105892 $abc$36366$n3818_1
.sym 105893 picorv32.cpu_state[4]
.sym 105904 picorv32.reg_sh[0]
.sym 105906 $PACKER_VCC_NET
.sym 105907 $abc$36366$n5061
.sym 105908 $abc$36366$n3826
.sym 105909 picorv32.cpu_state[4]
.sym 105911 picorv32.cpuregs_rs1[10]
.sym 105915 picorv32.cpuregs_rs1[11]
.sym 105919 picorv32.cpuregs_rs1[11]
.sym 105920 picorv32.irq_mask[11]
.sym 105921 picorv32.instr_maskirq
.sym 105922 picorv32.cpu_state[2]
.sym 105927 picorv32.instr_maskirq
.sym 105928 picorv32.cpu_state[2]
.sym 105931 picorv32.cpuregs_rs1[3]
.sym 105935 sys_rst
.sym 105936 $abc$36366$n6270
.sym 105943 picorv32.irq_pending[20]
.sym 105944 picorv32.irq_mask[20]
.sym 105947 $abc$36366$n4703
.sym 105948 picorv32.cpuregs_rs1[20]
.sym 105949 $abc$36366$n4829
.sym 105950 $abc$36366$n4830
.sym 105951 $abc$36366$n3412
.sym 105952 picorv32.irq_mask[20]
.sym 105959 picorv32.irq_pending[10]
.sym 105960 picorv32.irq_mask[10]
.sym 105963 picorv32.irq_mask[11]
.sym 105964 picorv32.irq_pending[11]
.sym 105967 picorv32.irq_pending[11]
.sym 105968 picorv32.irq_mask[11]
.sym 105975 $abc$36366$n3412
.sym 105976 picorv32.irq_mask[17]
.sym 105979 picorv32.cpuregs_rs1[20]
.sym 105983 picorv32.cpuregs_rs1[8]
.sym 105987 picorv32.cpuregs_rs1[22]
.sym 105991 picorv32.cpuregs_rs1[17]
.sym 105995 picorv32.irq_mask[20]
.sym 105996 picorv32.irq_pending[20]
.sym 105999 $abc$36366$n3412
.sym 106000 picorv32.irq_mask[22]
.sym 106003 $abc$36366$n4703
.sym 106004 picorv32.cpuregs_rs1[17]
.sym 106005 $abc$36366$n4811_1
.sym 106006 $abc$36366$n4812
.sym 106007 picorv32.irq_mask[23]
.sym 106008 picorv32.irq_pending[23]
.sym 106011 picorv32.cpu_state[4]
.sym 106012 basesoc_picorv327[23]
.sym 106013 picorv32.cpu_state[0]
.sym 106014 picorv32.irq_pending[23]
.sym 106015 picorv32.irq_pending[23]
.sym 106016 picorv32.irq_mask[23]
.sym 106019 picorv32.irq_pending[21]
.sym 106020 picorv32.irq_mask[21]
.sym 106023 $abc$36366$n4703
.sym 106024 picorv32.cpuregs_rs1[23]
.sym 106025 $abc$36366$n4847
.sym 106026 $abc$36366$n4848
.sym 106027 picorv32.irq_pending[22]
.sym 106028 picorv32.irq_mask[22]
.sym 106031 $abc$36366$n3412
.sym 106032 picorv32.irq_mask[23]
.sym 106035 picorv32.irq_pending[20]
.sym 106036 picorv32.irq_pending[21]
.sym 106037 picorv32.irq_pending[22]
.sym 106038 picorv32.irq_pending[23]
.sym 106039 picorv32.irq_mask[18]
.sym 106040 picorv32.irq_pending[18]
.sym 106043 picorv32.irq_pending[17]
.sym 106044 picorv32.irq_mask[17]
.sym 106047 picorv32.irq_pending[18]
.sym 106048 picorv32.irq_mask[18]
.sym 106051 $abc$36366$n3801
.sym 106052 $abc$36366$n3802
.sym 106055 $abc$36366$n3412
.sym 106056 picorv32.irq_mask[18]
.sym 106063 picorv32.irq_pending[16]
.sym 106064 picorv32.irq_pending[17]
.sym 106065 picorv32.irq_pending[18]
.sym 106066 picorv32.irq_pending[19]
.sym 106067 picorv32.irq_mask[17]
.sym 106068 picorv32.irq_pending[17]
.sym 106071 basesoc_uart_rx_fifo_produce[1]
.sym 106103 basesoc_uart_phy_rx_reg[4]
.sym 106115 basesoc_uart_phy_rx_reg[2]
.sym 106127 basesoc_uart_phy_rx_reg[1]
.sym 106275 array_muxed2[2]
.sym 106276 array_muxed0[14]
.sym 106291 array_muxed0[14]
.sym 106292 array_muxed1[25]
.sym 106311 basesoc_dat_w[4]
.sym 106331 basesoc_dat_w[4]
.sym 106363 basesoc_dat_w[4]
.sym 106371 basesoc_ctrl_reset_reset_r
.sym 106375 basesoc_dat_w[5]
.sym 106395 basesoc_dat_w[6]
.sym 106399 basesoc_dat_w[4]
.sym 106427 basesoc_dat_w[3]
.sym 106431 basesoc_dat_w[4]
.sym 106439 basesoc_dat_w[7]
.sym 106451 basesoc_dat_w[5]
.sym 106455 basesoc_uart_phy_storage[19]
.sym 106456 basesoc_uart_phy_storage[3]
.sym 106457 adr[1]
.sym 106458 adr[0]
.sym 106459 basesoc_uart_phy_rx_busy
.sym 106460 $abc$36366$n3899
.sym 106463 $abc$36366$n118
.sym 106467 $abc$36366$n126
.sym 106471 $abc$36366$n4922
.sym 106472 $abc$36366$n4921_1
.sym 106473 $abc$36366$n3236
.sym 106475 basesoc_uart_phy_storage[4]
.sym 106476 $abc$36366$n126
.sym 106477 adr[1]
.sym 106478 adr[0]
.sym 106479 basesoc_uart_phy_storage[28]
.sym 106480 basesoc_uart_phy_storage[12]
.sym 106481 adr[0]
.sym 106482 adr[1]
.sym 106483 basesoc_uart_phy_rx_busy
.sym 106484 $abc$36366$n3889
.sym 106488 basesoc_uart_phy_storage[0]
.sym 106489 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 106492 basesoc_uart_phy_storage[1]
.sym 106493 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 106494 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 106496 basesoc_uart_phy_storage[2]
.sym 106497 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 106498 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 106500 basesoc_uart_phy_storage[3]
.sym 106501 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 106502 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 106504 basesoc_uart_phy_storage[4]
.sym 106505 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 106506 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 106508 basesoc_uart_phy_storage[5]
.sym 106509 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 106510 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 106512 basesoc_uart_phy_storage[6]
.sym 106513 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 106514 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 106516 basesoc_uart_phy_storage[7]
.sym 106517 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 106518 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 106520 basesoc_uart_phy_storage[8]
.sym 106521 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 106522 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 106524 basesoc_uart_phy_storage[9]
.sym 106525 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 106526 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 106528 basesoc_uart_phy_storage[10]
.sym 106529 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 106530 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 106532 basesoc_uart_phy_storage[11]
.sym 106533 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 106534 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 106536 basesoc_uart_phy_storage[12]
.sym 106537 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 106538 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 106540 basesoc_uart_phy_storage[13]
.sym 106541 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 106542 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 106544 basesoc_uart_phy_storage[14]
.sym 106545 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 106546 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 106548 basesoc_uart_phy_storage[15]
.sym 106549 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 106550 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 106552 basesoc_uart_phy_storage[16]
.sym 106553 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 106554 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 106556 basesoc_uart_phy_storage[17]
.sym 106557 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 106558 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 106560 basesoc_uart_phy_storage[18]
.sym 106561 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 106562 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 106564 basesoc_uart_phy_storage[19]
.sym 106565 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 106566 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 106568 basesoc_uart_phy_storage[20]
.sym 106569 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 106570 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 106572 basesoc_uart_phy_storage[21]
.sym 106573 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 106574 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 106576 basesoc_uart_phy_storage[22]
.sym 106577 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 106578 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 106580 basesoc_uart_phy_storage[23]
.sym 106581 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 106582 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 106584 basesoc_uart_phy_storage[24]
.sym 106585 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 106586 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 106588 basesoc_uart_phy_storage[25]
.sym 106589 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 106590 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 106592 basesoc_uart_phy_storage[26]
.sym 106593 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 106594 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 106596 basesoc_uart_phy_storage[27]
.sym 106597 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 106598 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 106600 basesoc_uart_phy_storage[28]
.sym 106601 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 106602 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 106604 basesoc_uart_phy_storage[29]
.sym 106605 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 106606 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 106608 basesoc_uart_phy_storage[30]
.sym 106609 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 106610 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 106612 basesoc_uart_phy_storage[31]
.sym 106613 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 106614 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 106618 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 106623 basesoc_dat_w[5]
.sym 106635 basesoc_ctrl_reset_reset_r
.sym 106643 basesoc_dat_w[7]
.sym 106648 basesoc_uart_phy_tx_bitcount[0]
.sym 106653 basesoc_uart_phy_tx_bitcount[1]
.sym 106657 basesoc_uart_phy_tx_bitcount[2]
.sym 106658 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 106661 basesoc_uart_phy_tx_bitcount[3]
.sym 106662 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 106663 $abc$36366$n13
.sym 106675 basesoc_uart_phy_tx_bitcount[1]
.sym 106676 basesoc_uart_phy_tx_bitcount[2]
.sym 106677 basesoc_uart_phy_tx_bitcount[3]
.sym 106684 $PACKER_VCC_NET
.sym 106685 basesoc_uart_phy_tx_bitcount[0]
.sym 106691 $abc$36366$n2735
.sym 106692 $abc$36366$n3955
.sym 106695 $abc$36366$n2735
.sym 106696 $abc$36366$n3948
.sym 106703 $abc$36366$n2735
.sym 106704 $abc$36366$n3953
.sym 106711 $abc$36366$n182
.sym 106715 $abc$36366$n180
.sym 106716 $abc$36366$n182
.sym 106717 $abc$36366$n184
.sym 106718 $abc$36366$n186
.sym 106719 $abc$36366$n184
.sym 106723 por_rst
.sym 106724 $abc$36366$n4098
.sym 106727 por_rst
.sym 106728 $abc$36366$n4099
.sym 106731 $abc$36366$n186
.sym 106735 por_rst
.sym 106736 $abc$36366$n4102
.sym 106739 $abc$36366$n192
.sym 106751 $abc$36366$n182
.sym 106752 por_rst
.sym 106767 $abc$36366$n180
.sym 106768 sys_rst
.sym 106769 por_rst
.sym 106799 picorv32.cpuregs_wrdata[20]
.sym 106807 $abc$36366$n4599
.sym 106811 picorv32.decoded_rs2[0]
.sym 106812 $abc$36366$n3730
.sym 106813 picorv32.is_slli_srli_srai
.sym 106815 picorv32.decoded_rs2[2]
.sym 106816 $abc$36366$n3736_1
.sym 106817 picorv32.is_slli_srli_srai
.sym 106823 picorv32.decoded_rs2[4]
.sym 106824 $abc$36366$n3740
.sym 106825 picorv32.is_slli_srli_srai
.sym 106835 picorv32.cpuregs_wrdata[18]
.sym 106839 $abc$36366$n4533
.sym 106840 $abc$36366$n4534
.sym 106841 $abc$36366$n3731
.sym 106842 $abc$36366$n4411
.sym 106843 picorv32.cpuregs_wrdata[11]
.sym 106847 picorv32.cpuregs_wrdata[29]
.sym 106851 picorv32.irq_pending[20]
.sym 106852 picorv32.cpu_state[0]
.sym 106853 $abc$36366$n4826
.sym 106854 $abc$36366$n4828
.sym 106855 $abc$36366$n4413
.sym 106856 $abc$36366$n4414
.sym 106857 $abc$36366$n3731
.sym 106858 $abc$36366$n4411
.sym 106859 $abc$36366$n4619
.sym 106860 $abc$36366$n4620
.sym 106861 $abc$36366$n3731
.sym 106862 $abc$36366$n4411
.sym 106863 picorv32.cpuregs_wrdata[4]
.sym 106867 $abc$36366$n4419
.sym 106868 $abc$36366$n4420
.sym 106869 $abc$36366$n3731
.sym 106870 $abc$36366$n4411
.sym 106871 picorv32.cpuregs_wrdata[2]
.sym 106875 picorv32.instr_maskirq
.sym 106876 picorv32.cpu_state[2]
.sym 106879 $abc$36366$n6182
.sym 106880 $abc$36366$n4620
.sym 106881 $abc$36366$n3696_1
.sym 106882 $abc$36366$n4427
.sym 106883 picorv32.cpuregs_wrdata[8]
.sym 106887 picorv32.cpuregs_wrdata[10]
.sym 106891 $abc$36366$n6181
.sym 106892 $abc$36366$n5696
.sym 106893 $abc$36366$n3696_1
.sym 106894 $abc$36366$n4427
.sym 106895 $abc$36366$n4512
.sym 106896 $abc$36366$n4420
.sym 106897 $abc$36366$n3696_1
.sym 106898 $abc$36366$n4427
.sym 106899 picorv32.cpuregs_rs1[10]
.sym 106900 picorv32.irq_mask[10]
.sym 106901 picorv32.instr_maskirq
.sym 106902 picorv32.cpu_state[2]
.sym 106903 picorv32.cpuregs_rs1[8]
.sym 106904 picorv32.irq_mask[8]
.sym 106905 picorv32.instr_maskirq
.sym 106906 picorv32.cpu_state[2]
.sym 106907 picorv32.irq_mask[7]
.sym 106908 picorv32.irq_state[1]
.sym 106909 picorv32.irq_pending[7]
.sym 106911 picorv32.irq_mask[10]
.sym 106912 picorv32.irq_pending[10]
.sym 106915 picorv32.irq_mask[6]
.sym 106916 picorv32.irq_state[1]
.sym 106917 picorv32.irq_pending[6]
.sym 106919 $abc$36366$n6179
.sym 106920 $abc$36366$n4534
.sym 106921 $abc$36366$n3696_1
.sym 106922 $abc$36366$n4427
.sym 106923 picorv32.cpuregs_wrdata[0]
.sym 106927 $abc$36366$n4459
.sym 106928 $abc$36366$n4460
.sym 106929 $abc$36366$n3696_1
.sym 106930 $abc$36366$n4427
.sym 106931 picorv32.irq_pending[8]
.sym 106932 picorv32.cpu_state[0]
.sym 106933 $abc$36366$n5510_1
.sym 106934 $abc$36366$n4751_1
.sym 106935 picorv32.irq_pending[7]
.sym 106936 picorv32.irq_mask[7]
.sym 106939 picorv32.irq_pending[6]
.sym 106940 picorv32.irq_mask[6]
.sym 106943 picorv32.irq_pending[9]
.sym 106944 picorv32.irq_mask[9]
.sym 106947 picorv32.irq_mask[8]
.sym 106948 picorv32.irq_pending[8]
.sym 106951 picorv32.irq_pending[3]
.sym 106952 picorv32.irq_mask[3]
.sym 106955 picorv32.irq_pending[8]
.sym 106956 picorv32.irq_mask[8]
.sym 106959 picorv32.irq_mask[9]
.sym 106960 picorv32.irq_pending[9]
.sym 106963 picorv32.irq_pending[5]
.sym 106964 picorv32.irq_mask[5]
.sym 106967 picorv32.irq_mask[12]
.sym 106968 picorv32.irq_state[1]
.sym 106969 picorv32.irq_pending[12]
.sym 106971 picorv32.irq_mask[22]
.sym 106972 picorv32.irq_state[1]
.sym 106973 picorv32.irq_pending[22]
.sym 106975 picorv32.irq_mask[12]
.sym 106976 picorv32.irq_pending[12]
.sym 106977 picorv32.irq_mask[3]
.sym 106978 picorv32.irq_pending[3]
.sym 106979 $abc$36366$n3048
.sym 106980 $abc$36366$n3049
.sym 106981 $abc$36366$n3050
.sym 106982 $abc$36366$n3051
.sym 106983 picorv32.irq_mask[22]
.sym 106984 picorv32.irq_pending[22]
.sym 106985 picorv32.irq_mask[21]
.sym 106986 picorv32.irq_pending[21]
.sym 106987 $abc$36366$n4318_1
.sym 106988 $abc$36366$n4319_1
.sym 106991 picorv32.irq_state[0]
.sym 106992 picorv32.reg_next_pc[10]
.sym 106993 $abc$36366$n3051
.sym 106994 picorv32.irq_state[1]
.sym 106995 picorv32.irq_pending[12]
.sym 106996 picorv32.irq_mask[12]
.sym 106999 picorv32.irq_state[0]
.sym 107000 picorv32.reg_next_pc[8]
.sym 107001 $abc$36366$n3059
.sym 107002 picorv32.irq_state[1]
.sym 107003 $abc$36366$n3058
.sym 107004 $abc$36366$n3059
.sym 107005 $abc$36366$n3060
.sym 107006 $abc$36366$n3061
.sym 107007 $abc$36366$n4357_1
.sym 107008 $abc$36366$n4358
.sym 107011 picorv32.irq_pending[19]
.sym 107012 picorv32.irq_mask[19]
.sym 107015 picorv32.irq_state[0]
.sym 107016 picorv32.reg_next_pc[15]
.sym 107017 $abc$36366$n3058
.sym 107018 picorv32.irq_state[1]
.sym 107019 $abc$36366$n3048
.sym 107020 picorv32.irq_state[1]
.sym 107021 $abc$36366$n3928_1
.sym 107022 $abc$36366$n2845
.sym 107023 $abc$36366$n4333_1
.sym 107024 $abc$36366$n4334_1
.sym 107027 $abc$36366$n4312_1
.sym 107028 $abc$36366$n4313_1
.sym 107032 basesoc_uart_rx_fifo_produce[0]
.sym 107037 basesoc_uart_rx_fifo_produce[1]
.sym 107041 basesoc_uart_rx_fifo_produce[2]
.sym 107042 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 107045 basesoc_uart_rx_fifo_produce[3]
.sym 107046 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 107048 $PACKER_VCC_NET
.sym 107049 basesoc_uart_rx_fifo_produce[0]
.sym 107051 basesoc_uart_rx_fifo_wrport_we
.sym 107055 basesoc_uart_rx_fifo_wrport_we
.sym 107056 basesoc_uart_rx_fifo_produce[0]
.sym 107057 sys_rst
.sym 107059 sys_rst
.sym 107060 basesoc_uart_rx_fifo_wrport_we
.sym 107067 picorv32.cpu_state[0]
.sym 107068 picorv32.irq_state[1]
.sym 107069 $abc$36366$n208
.sym 107075 basesoc_uart_rx_fifo_consume[1]
.sym 107079 $abc$36366$n208
.sym 107080 $abc$36366$n3412
.sym 107083 basesoc_uart_rx_fifo_do_read
.sym 107084 basesoc_uart_rx_fifo_consume[0]
.sym 107085 sys_rst
.sym 107096 basesoc_uart_rx_fifo_consume[0]
.sym 107101 basesoc_uart_rx_fifo_consume[1]
.sym 107105 basesoc_uart_rx_fifo_consume[2]
.sym 107106 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 107109 basesoc_uart_rx_fifo_consume[3]
.sym 107110 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 107111 basesoc_uart_rx_fifo_do_read
.sym 107112 sys_rst
.sym 107120 $PACKER_VCC_NET
.sym 107121 basesoc_uart_rx_fifo_consume[0]
.sym 107127 waittimer2_count[1]
.sym 107128 user_btn2
.sym 107223 basesoc_dat_w[2]
.sym 107231 basesoc_dat_w[1]
.sym 107255 basesoc_dat_w[5]
.sym 107267 basesoc_dat_w[2]
.sym 107275 basesoc_dat_w[1]
.sym 107283 basesoc_ctrl_reset_reset_r
.sym 107303 basesoc_dat_w[2]
.sym 107319 basesoc_timer0_reload_storage[5]
.sym 107320 $abc$36366$n6462
.sym 107321 basesoc_timer0_eventmanager_status_w
.sym 107331 basesoc_dat_w[5]
.sym 107343 basesoc_dat_w[4]
.sym 107351 basesoc_dat_w[1]
.sym 107355 basesoc_dat_w[2]
.sym 107363 basesoc_dat_w[6]
.sym 107379 basesoc_dat_w[3]
.sym 107391 sys_rst
.sym 107392 basesoc_dat_w[1]
.sym 107395 basesoc_dat_w[6]
.sym 107399 basesoc_dat_w[3]
.sym 107407 basesoc_dat_w[1]
.sym 107415 basesoc_uart_phy_storage[26]
.sym 107416 $abc$36366$n118
.sym 107417 adr[0]
.sym 107418 adr[1]
.sym 107423 $abc$36366$n4916
.sym 107424 $abc$36366$n4915_1
.sym 107425 $abc$36366$n3236
.sym 107431 basesoc_uart_phy_storage[27]
.sym 107432 basesoc_uart_phy_storage[11]
.sym 107433 adr[0]
.sym 107434 adr[1]
.sym 107435 $abc$36366$n4919
.sym 107436 $abc$36366$n4918_1
.sym 107437 $abc$36366$n3236
.sym 107439 array_muxed0[4]
.sym 107447 basesoc_uart_phy_tx_busy
.sym 107448 $abc$36366$n3988
.sym 107451 basesoc_uart_phy_tx_busy
.sym 107452 $abc$36366$n3982
.sym 107455 basesoc_uart_phy_rx_busy
.sym 107456 $abc$36366$n3901
.sym 107459 basesoc_uart_phy_tx_busy
.sym 107460 $abc$36366$n3990
.sym 107463 $abc$36366$n2851_1
.sym 107464 $abc$36366$n3264
.sym 107465 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 107467 $abc$36366$n114
.sym 107471 basesoc_uart_phy_tx_busy
.sym 107472 $abc$36366$n3992
.sym 107475 basesoc_uart_phy_tx_busy
.sym 107476 $abc$36366$n3994
.sym 107479 basesoc_uart_phy_tx_busy
.sym 107480 $abc$36366$n3996
.sym 107483 basesoc_uart_phy_rx_busy
.sym 107484 $abc$36366$n3919
.sym 107487 basesoc_uart_phy_rx_busy
.sym 107488 $abc$36366$n3923
.sym 107491 basesoc_uart_phy_tx_busy
.sym 107492 $abc$36366$n4004
.sym 107495 basesoc_uart_phy_tx_busy
.sym 107496 $abc$36366$n4010
.sym 107499 basesoc_uart_phy_rx_busy
.sym 107500 $abc$36366$n3921
.sym 107503 basesoc_uart_phy_tx_busy
.sym 107504 $abc$36366$n4002
.sym 107507 basesoc_uart_phy_tx_busy
.sym 107508 $abc$36366$n3998
.sym 107511 $abc$36366$n3946
.sym 107512 basesoc_uart_phy_rx_busy
.sym 107515 $abc$36366$n130
.sym 107516 $abc$36366$n114
.sym 107517 adr[1]
.sym 107518 adr[0]
.sym 107519 $abc$36366$n130
.sym 107523 basesoc_uart_phy_tx_busy
.sym 107524 $abc$36366$n4026
.sym 107531 basesoc_uart_phy_tx_busy
.sym 107532 $abc$36366$n4022
.sym 107543 basesoc_uart_phy_tx_busy
.sym 107544 $abc$36366$n4034
.sym 107547 slave_sel_r[1]
.sym 107548 spiflash_bus_dat_r[18]
.sym 107549 $abc$36366$n2818
.sym 107550 $abc$36366$n2940_1
.sym 107555 basesoc_uart_phy_tx_busy
.sym 107556 $abc$36366$n4036
.sym 107559 basesoc_uart_phy_tx_busy
.sym 107560 $abc$36366$n4040
.sym 107563 basesoc_uart_phy_tx_busy
.sym 107564 $abc$36366$n4032
.sym 107575 basesoc_uart_phy_tx_busy
.sym 107576 basesoc_uart_phy_uart_clk_txen
.sym 107577 $abc$36366$n3242
.sym 107603 $abc$36366$n11
.sym 107627 basesoc_uart_phy_uart_clk_txen
.sym 107628 basesoc_uart_phy_tx_bitcount[0]
.sym 107629 basesoc_uart_phy_tx_busy
.sym 107630 $abc$36366$n3242
.sym 107635 $abc$36366$n2735
.sym 107636 basesoc_uart_phy_tx_bitcount[1]
.sym 107643 slave_sel_r[1]
.sym 107644 spiflash_bus_dat_r[30]
.sym 107651 $abc$36366$n2795
.sym 107659 $abc$36366$n3267
.sym 107660 sys_rst
.sym 107661 $abc$36366$n2795
.sym 107671 basesoc_uart_rx_fifo_readable
.sym 107672 basesoc_uart_rx_old_trigger
.sym 107687 basesoc_uart_phy_rx
.sym 107707 picorv32.mem_rdata_latched[9]
.sym 107711 $abc$36366$n4595
.sym 107715 $abc$36366$n4593
.sym 107723 picorv32.cpuregs_wrdata[26]
.sym 107735 $abc$36366$n4500
.sym 107736 $abc$36366$n4466
.sym 107737 $abc$36366$n3731
.sym 107738 $abc$36366$n4411
.sym 107739 $abc$36366$n3806
.sym 107743 $abc$36366$n4494
.sym 107744 $abc$36366$n4457
.sym 107745 $abc$36366$n3731
.sym 107746 $abc$36366$n4411
.sym 107747 $abc$36366$n3806
.sym 107751 $abc$36366$n4488
.sym 107752 $abc$36366$n4448
.sym 107753 $abc$36366$n3731
.sym 107754 $abc$36366$n4411
.sym 107755 $abc$36366$n4490
.sym 107756 $abc$36366$n4451
.sym 107757 $abc$36366$n3731
.sym 107758 $abc$36366$n4411
.sym 107759 picorv32.reg_out[0]
.sym 107760 picorv32.alu_out_q[0]
.sym 107761 picorv32.latched_stalu
.sym 107762 $abc$36366$n2845
.sym 107763 $abc$36366$n4496
.sym 107764 $abc$36366$n4460
.sym 107765 $abc$36366$n3731
.sym 107766 $abc$36366$n4411
.sym 107767 picorv32.decoded_rs2[3]
.sym 107768 $abc$36366$n3738
.sym 107769 picorv32.is_slli_srli_srai
.sym 107771 picorv32.decoded_rs2[4]
.sym 107772 picorv32.mem_rdata_latched[24]
.sym 107773 $abc$36366$n2934
.sym 107775 picorv32.mem_rdata_latched[15]
.sym 107779 picorv32.decoded_rs2[2]
.sym 107780 picorv32.decoded_rs2[3]
.sym 107781 picorv32.decoded_rs2[4]
.sym 107782 picorv32.decoded_rs2[5]
.sym 107783 $abc$36366$n4520
.sym 107784 $abc$36366$n4521
.sym 107785 $abc$36366$n3731
.sym 107786 $abc$36366$n4411
.sym 107787 picorv32.mem_rdata_latched[18]
.sym 107791 picorv32.decoded_rs2[0]
.sym 107792 picorv32.decoded_rs2[1]
.sym 107793 $abc$36366$n3732
.sym 107795 picorv32.mem_rdata_latched[9]
.sym 107799 $abc$36366$n4422
.sym 107800 $abc$36366$n4423
.sym 107801 $abc$36366$n3731
.sym 107802 $abc$36366$n4411
.sym 107803 picorv32.cpuregs_wrdata[7]
.sym 107807 picorv32.cpuregs_wrdata[24]
.sym 107811 picorv32.cpuregs_wrdata[9]
.sym 107815 picorv32.cpuregs_wrdata[27]
.sym 107819 picorv32.cpuregs_wrdata[5]
.sym 107823 picorv32.cpuregs_wrdata[1]
.sym 107827 $abc$36366$n4618
.sym 107831 $abc$36366$n4588
.sym 107832 $abc$36366$n4521
.sym 107833 $abc$36366$n3696_1
.sym 107834 $abc$36366$n4427
.sym 107835 $abc$36366$n6252
.sym 107836 $abc$36366$n4529
.sym 107837 $abc$36366$n3696_1
.sym 107838 $abc$36366$n4427
.sym 107839 picorv32.cpuregs_wrdata[21]
.sym 107843 $abc$36366$n2934
.sym 107844 picorv32.decoded_rs1[3]
.sym 107847 $abc$36366$n2932
.sym 107848 picorv32.mem_rdata_latched[18]
.sym 107849 $abc$36366$n2933_1
.sym 107851 $abc$36366$n2932
.sym 107852 picorv32.mem_rdata_latched[18]
.sym 107853 $abc$36366$n2933_1
.sym 107854 picorv32.latched_rd[3]
.sym 107855 picorv32.cpuregs_wrdata[30]
.sym 107859 $abc$36366$n7113
.sym 107860 picorv32.cpu_state[3]
.sym 107861 $abc$36366$n5513_1
.sym 107862 $abc$36366$n4765
.sym 107863 picorv32.cpuregs_rs1[6]
.sym 107867 picorv32.cpu_state[0]
.sym 107868 picorv32.irq_pending[7]
.sym 107869 picorv32.cpuregs_rs1[7]
.sym 107870 $abc$36366$n4703
.sym 107871 picorv32.irq_mask[15]
.sym 107872 $abc$36366$n3412
.sym 107873 $abc$36366$n4798
.sym 107875 picorv32.cpuregs_rs1[7]
.sym 107879 $abc$36366$n5008
.sym 107880 $abc$36366$n4410
.sym 107881 $abc$36366$n3696_1
.sym 107882 $abc$36366$n4427
.sym 107883 picorv32.cpuregs_rs1[5]
.sym 107887 picorv32.irq_mask[7]
.sym 107888 $abc$36366$n3412
.sym 107889 $abc$36366$n4742_1
.sym 107890 $abc$36366$n4741
.sym 107891 picorv32.reg_next_pc[7]
.sym 107892 picorv32.irq_state[0]
.sym 107893 $abc$36366$n4310_1
.sym 107894 $abc$36366$n4309_1
.sym 107895 picorv32.irq_pending[4]
.sym 107896 picorv32.irq_pending[5]
.sym 107897 picorv32.irq_pending[6]
.sym 107898 picorv32.irq_pending[7]
.sym 107899 picorv32.reg_next_pc[4]
.sym 107900 picorv32.irq_state[0]
.sym 107901 $abc$36366$n4301_1
.sym 107902 $abc$36366$n4300_1
.sym 107903 picorv32.irq_mask[6]
.sym 107904 picorv32.irq_pending[6]
.sym 107905 picorv32.irq_mask[5]
.sym 107906 picorv32.irq_pending[5]
.sym 107907 picorv32.cpuregs_rs1[15]
.sym 107911 picorv32.irq_mask[4]
.sym 107912 picorv32.irq_state[1]
.sym 107913 picorv32.irq_pending[4]
.sym 107915 picorv32.irq_mask[7]
.sym 107916 picorv32.irq_pending[7]
.sym 107917 picorv32.irq_mask[4]
.sym 107918 picorv32.irq_pending[4]
.sym 107919 picorv32.cpuregs_rs1[9]
.sym 107923 picorv32.irq_mask[1]
.sym 107924 picorv32.irq_pending[1]
.sym 107925 $abc$36366$n3035
.sym 107926 $abc$36366$n3036
.sym 107927 $abc$36366$n4447
.sym 107928 $abc$36366$n4448
.sym 107929 $abc$36366$n3696_1
.sym 107930 $abc$36366$n4427
.sym 107931 $abc$36366$n4441
.sym 107932 $abc$36366$n4442
.sym 107933 $abc$36366$n3696_1
.sym 107934 $abc$36366$n4427
.sym 107935 $abc$36366$n3049
.sym 107936 picorv32.irq_state[1]
.sym 107937 $abc$36366$n3872
.sym 107938 $abc$36366$n2845
.sym 107939 $abc$36366$n4315_1
.sym 107940 $abc$36366$n4316_1
.sym 107943 $abc$36366$n4465
.sym 107944 $abc$36366$n4466
.sym 107945 $abc$36366$n3696_1
.sym 107946 $abc$36366$n4427
.sym 107947 $abc$36366$n4435
.sym 107948 $abc$36366$n4436
.sym 107949 $abc$36366$n3696_1
.sym 107950 $abc$36366$n4427
.sym 107951 $abc$36366$n4453
.sym 107952 $abc$36366$n4454
.sym 107953 $abc$36366$n3696_1
.sym 107954 $abc$36366$n4427
.sym 107955 picorv32.cpuregs_rs1[21]
.sym 107959 picorv32.irq_mask[29]
.sym 107960 picorv32.irq_pending[29]
.sym 107961 $abc$36366$n3037
.sym 107962 $abc$36366$n3034
.sym 107963 $abc$36366$n3037
.sym 107964 picorv32.irq_state[1]
.sym 107965 $abc$36366$n3908_1
.sym 107966 $abc$36366$n2845
.sym 107967 picorv32.irq_mask[15]
.sym 107968 picorv32.irq_pending[15]
.sym 107971 picorv32.irq_pending[15]
.sym 107972 picorv32.irq_mask[15]
.sym 107975 $abc$36366$n4342_1
.sym 107976 $abc$36366$n4343_1
.sym 107979 $abc$36366$n3033_1
.sym 107980 $abc$36366$n3038_1
.sym 107981 $abc$36366$n3057
.sym 107982 $abc$36366$n3062
.sym 107983 $abc$36366$n3412
.sym 107984 picorv32.irq_mask[29]
.sym 107987 $abc$36366$n3039_1
.sym 107988 $abc$36366$n3042
.sym 107989 $abc$36366$n3047
.sym 107990 $abc$36366$n3052
.sym 107991 $abc$36366$n4703
.sym 107992 picorv32.cpuregs_rs1[27]
.sym 107993 $abc$36366$n4871
.sym 107994 $abc$36366$n4872
.sym 107995 picorv32.irq_pending[29]
.sym 107996 picorv32.irq_mask[29]
.sym 107999 picorv32.irq_pending[24]
.sym 108000 picorv32.irq_mask[24]
.sym 108003 picorv32.irq_mask[26]
.sym 108004 picorv32.irq_pending[26]
.sym 108007 picorv32.irq_pending[26]
.sym 108008 picorv32.irq_mask[26]
.sym 108011 $abc$36366$n3053
.sym 108012 picorv32.irq_state[1]
.sym 108013 $abc$36366$n3904_1
.sym 108014 $abc$36366$n2845
.sym 108015 $abc$36366$n4336_1
.sym 108016 $abc$36366$n4337_1
.sym 108019 $abc$36366$n3412
.sym 108020 picorv32.irq_mask[27]
.sym 108023 picorv32.irq_mask[24]
.sym 108024 picorv32.irq_state[1]
.sym 108025 picorv32.irq_pending[24]
.sym 108026 $abc$36366$n4361
.sym 108027 $abc$36366$n3412
.sym 108028 picorv32.irq_mask[28]
.sym 108031 picorv32.reg_next_pc[16]
.sym 108032 picorv32.irq_state[0]
.sym 108033 $abc$36366$n207
.sym 108034 $abc$36366$n5961
.sym 108035 picorv32.cpuregs_rs1[28]
.sym 108039 picorv32.cpuregs_rs1[24]
.sym 108043 picorv32.cpuregs_rs1[27]
.sym 108047 picorv32.reg_out[24]
.sym 108048 picorv32.alu_out_q[24]
.sym 108049 picorv32.latched_stalu
.sym 108050 $abc$36366$n2845
.sym 108051 $abc$36366$n3053
.sym 108052 $abc$36366$n3054
.sym 108053 $abc$36366$n3055
.sym 108054 $abc$36366$n3056
.sym 108055 picorv32.irq_pending[28]
.sym 108056 picorv32.irq_mask[28]
.sym 108059 picorv32.irq_state[0]
.sym 108060 picorv32.reg_next_pc[26]
.sym 108061 $abc$36366$n3056
.sym 108062 picorv32.irq_state[1]
.sym 108067 picorv32.reg_out[30]
.sym 108068 picorv32.alu_out_q[30]
.sym 108069 picorv32.latched_stalu
.sym 108070 $abc$36366$n2845
.sym 108079 $abc$36366$n5981
.sym 108080 $abc$36366$n207
.sym 108081 $abc$36366$n4367
.sym 108082 $abc$36366$n4368_1
.sym 108083 picorv32.reg_out[26]
.sym 108084 picorv32.alu_out_q[26]
.sym 108085 picorv32.latched_stalu
.sym 108086 $abc$36366$n2845
.sym 108087 sys_rst
.sym 108088 $abc$36366$n6362
.sym 108089 user_btn2
.sym 108091 sys_rst
.sym 108092 $abc$36366$n6354
.sym 108093 user_btn2
.sym 108095 sys_rst
.sym 108096 $abc$36366$n6366
.sym 108097 user_btn2
.sym 108103 sys_rst
.sym 108104 $abc$36366$n6370
.sym 108105 user_btn2
.sym 108107 eventmanager_status_w[2]
.sym 108108 sys_rst
.sym 108109 user_btn2
.sym 108111 waittimer2_count[0]
.sym 108112 eventmanager_status_w[2]
.sym 108113 sys_rst
.sym 108114 user_btn2
.sym 108115 $abc$36366$n166
.sym 108116 $abc$36366$n168
.sym 108117 $abc$36366$n170
.sym 108118 $abc$36366$n172
.sym 108119 user_btn2
.sym 108120 $abc$36366$n6364
.sym 108127 $abc$36366$n170
.sym 108131 user_btn2
.sym 108132 $abc$36366$n6368
.sym 108135 $abc$36366$n168
.sym 108139 user_btn2
.sym 108140 $abc$36366$n6346
.sym 108143 $abc$36366$n172
.sym 108147 $abc$36366$n166
.sym 108155 user_btn2
.sym 108156 $abc$36366$n6342
.sym 108176 waittimer2_count[0]
.sym 108178 $PACKER_VCC_NET
.sym 108183 array_muxed0[14]
.sym 108184 array_muxed1[17]
.sym 108187 array_muxed0[14]
.sym 108188 array_muxed1[29]
.sym 108191 array_muxed0[14]
.sym 108192 array_muxed1[25]
.sym 108207 array_muxed0[14]
.sym 108208 array_muxed1[17]
.sym 108211 array_muxed0[14]
.sym 108212 array_muxed2[2]
.sym 108223 basesoc_dat_w[3]
.sym 108247 basesoc_timer0_value[1]
.sym 108267 basesoc_timer0_reload_storage[28]
.sym 108268 $abc$36366$n6531
.sym 108269 basesoc_timer0_eventmanager_status_w
.sym 108275 basesoc_timer0_value[28]
.sym 108279 basesoc_timer0_reload_storage[5]
.sym 108280 $abc$36366$n3300
.sym 108281 $abc$36366$n3296
.sym 108282 basesoc_timer0_load_storage[21]
.sym 108283 $abc$36366$n4954_1
.sym 108284 basesoc_timer0_value_status[28]
.sym 108285 $abc$36366$n3300
.sym 108286 basesoc_timer0_reload_storage[4]
.sym 108287 basesoc_dat_w[5]
.sym 108291 basesoc_timer0_reload_storage[28]
.sym 108292 $abc$36366$n3309
.sym 108293 $abc$36366$n4996_1
.sym 108294 $abc$36366$n4999_1
.sym 108295 basesoc_timer0_value_status[20]
.sym 108296 $abc$36366$n4962_1
.sym 108297 $abc$36366$n5000
.sym 108299 basesoc_timer0_reload_storage[29]
.sym 108300 $abc$36366$n3309
.sym 108301 $abc$36366$n3292
.sym 108302 basesoc_timer0_load_storage[5]
.sym 108303 basesoc_timer0_value_status[21]
.sym 108304 $abc$36366$n4962_1
.sym 108305 $abc$36366$n5008_1
.sym 108306 $abc$36366$n5009
.sym 108315 $abc$36366$n4954_1
.sym 108316 basesoc_timer0_value_status[25]
.sym 108317 $abc$36366$n3300
.sym 108318 basesoc_timer0_reload_storage[1]
.sym 108319 basesoc_dat_w[1]
.sym 108327 basesoc_dat_w[7]
.sym 108339 basesoc_dat_w[6]
.sym 108359 basesoc_dat_w[5]
.sym 108363 sys_rst
.sym 108364 basesoc_dat_w[4]
.sym 108383 interface3_bank_bus_dat_r[4]
.sym 108384 interface4_bank_bus_dat_r[4]
.sym 108385 interface5_bank_bus_dat_r[4]
.sym 108395 $abc$36366$n7
.sym 108411 basesoc_uart_phy_tx_busy
.sym 108412 $abc$36366$n3984
.sym 108423 $abc$36366$n2851_1
.sym 108424 $abc$36366$n3264
.sym 108425 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 108439 $abc$36366$n2851_1
.sym 108440 $abc$36366$n3264
.sym 108441 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 108443 basesoc_uart_phy_storage[30]
.sym 108444 basesoc_uart_phy_storage[14]
.sym 108445 adr[0]
.sym 108446 adr[1]
.sym 108451 basesoc_uart_phy_tx_busy
.sym 108452 $abc$36366$n4000
.sym 108459 $abc$36366$n4928
.sym 108460 $abc$36366$n4927_1
.sym 108461 $abc$36366$n3236
.sym 108463 basesoc_uart_phy_tx_busy
.sym 108464 $abc$36366$n4020
.sym 108467 basesoc_uart_phy_tx_busy
.sym 108468 $abc$36366$n4018
.sym 108471 basesoc_dat_w[1]
.sym 108495 sys_rst
.sym 108496 basesoc_dat_w[2]
.sym 108503 basesoc_dat_w[2]
.sym 108507 basesoc_dat_w[3]
.sym 108519 basesoc_dat_w[6]
.sym 108527 basesoc_dat_w[4]
.sym 108535 $abc$36366$n3245
.sym 108536 basesoc_uart_phy_tx_busy
.sym 108537 basesoc_uart_phy_uart_clk_txen
.sym 108538 $abc$36366$n3242
.sym 108559 $abc$36366$n3262
.sym 108560 basesoc_dat_w[1]
.sym 108563 basesoc_dat_w[1]
.sym 108567 basesoc_uart_phy_sink_ready
.sym 108568 basesoc_uart_phy_sink_valid
.sym 108569 basesoc_uart_tx_fifo_level0[4]
.sym 108570 $abc$36366$n3260
.sym 108571 $abc$36366$n3260
.sym 108572 basesoc_uart_tx_fifo_level0[4]
.sym 108575 $abc$36366$n2735
.sym 108583 $abc$36366$n6273
.sym 108584 $abc$36366$n3242
.sym 108587 $abc$36366$n3245
.sym 108588 basesoc_uart_phy_tx_bitcount[0]
.sym 108589 basesoc_uart_phy_tx_busy
.sym 108590 basesoc_uart_phy_uart_clk_txen
.sym 108591 sys_rst
.sym 108592 $abc$36366$n2735
.sym 108595 basesoc_uart_phy_sink_ready
.sym 108596 basesoc_uart_phy_tx_busy
.sym 108597 basesoc_uart_phy_sink_valid
.sym 108603 spiflash_bus_dat_r[29]
.sym 108615 spiflash_bus_dat_r[28]
.sym 108659 basesoc_uart_rx_fifo_readable
.sym 108663 picorv32.decoded_rs2[2]
.sym 108664 picorv32.mem_rdata_latched[22]
.sym 108665 $abc$36366$n2934
.sym 108671 $abc$36366$n4484
.sym 108672 $abc$36366$n4442
.sym 108673 $abc$36366$n3731
.sym 108674 $abc$36366$n4411
.sym 108679 $abc$36366$n4502
.sym 108680 $abc$36366$n4469
.sym 108681 $abc$36366$n3731
.sym 108682 $abc$36366$n4411
.sym 108683 picorv32.cpuregs_wrdata[16]
.sym 108687 picorv32.decoded_rs2[1]
.sym 108688 picorv32.mem_rdata_latched[21]
.sym 108689 $abc$36366$n2934
.sym 108691 $abc$36366$n4498
.sym 108692 $abc$36366$n4463
.sym 108693 $abc$36366$n3731
.sym 108694 $abc$36366$n4411
.sym 108695 $abc$36366$n4482
.sym 108696 $abc$36366$n4439
.sym 108697 $abc$36366$n3731
.sym 108698 $abc$36366$n4411
.sym 108699 $abc$36366$n4593
.sym 108700 picorv32.latched_rd[1]
.sym 108703 $abc$36366$n4597
.sym 108704 picorv32.latched_rd[3]
.sym 108705 picorv32.latched_rd[2]
.sym 108706 $abc$36366$n4595
.sym 108707 $abc$36366$n4599
.sym 108708 picorv32.latched_rd[4]
.sym 108709 $abc$36366$n4600
.sym 108710 picorv32.latched_rd[5]
.sym 108711 $abc$36366$n4591
.sym 108712 picorv32.latched_rd[0]
.sym 108715 picorv32.cpuregs_wrdata[17]
.sym 108719 picorv32.cpuregs_wrdata[23]
.sym 108723 $abc$36366$n2959
.sym 108724 $abc$36366$n2964_1
.sym 108725 $abc$36366$n2970
.sym 108726 $abc$36366$n2975
.sym 108727 $abc$36366$n4476
.sym 108728 $abc$36366$n4430
.sym 108729 $abc$36366$n3731
.sym 108730 $abc$36366$n4411
.sym 108731 $abc$36366$n6180
.sym 108732 $abc$36366$n4507
.sym 108733 $abc$36366$n3731
.sym 108734 $abc$36366$n4411
.sym 108735 picorv32.decoded_rs2[5]
.sym 108739 picorv32.decoded_rs2[1]
.sym 108740 $abc$36366$n3734
.sym 108741 picorv32.is_slli_srli_srai
.sym 108743 $abc$36366$n5695
.sym 108744 $abc$36366$n5696
.sym 108745 $abc$36366$n3731
.sym 108746 $abc$36366$n4411
.sym 108747 $abc$36366$n2934
.sym 108748 picorv32.decoded_rs2[5]
.sym 108751 $abc$36366$n4416
.sym 108752 $abc$36366$n4417
.sym 108753 $abc$36366$n3731
.sym 108754 $abc$36366$n4411
.sym 108755 $abc$36366$n4480
.sym 108756 $abc$36366$n4436
.sym 108757 $abc$36366$n3731
.sym 108758 $abc$36366$n4411
.sym 108759 $abc$36366$n2934
.sym 108760 picorv32.decoded_rs1[5]
.sym 108763 $abc$36366$n4410
.sym 108764 $abc$36366$n4409
.sym 108765 $abc$36366$n3731
.sym 108766 $abc$36366$n4411
.sym 108767 $abc$36366$n4517
.sym 108768 $abc$36366$n4518
.sym 108769 $abc$36366$n3731
.sym 108770 $abc$36366$n4411
.sym 108771 $abc$36366$n2946
.sym 108772 $abc$36366$n2942_1
.sym 108773 $abc$36366$n2948_1
.sym 108775 $abc$36366$n3864
.sym 108776 $abc$36366$n2934
.sym 108779 $abc$36366$n4528
.sym 108780 $abc$36366$n4529
.sym 108781 $abc$36366$n3731
.sym 108782 $abc$36366$n4411
.sym 108783 $abc$36366$n2942_1
.sym 108784 $abc$36366$n2946
.sym 108785 $abc$36366$n2948_1
.sym 108786 picorv32.latched_rd[5]
.sym 108787 picorv32.cpuregs_wrdata[15]
.sym 108791 $abc$36366$n6176
.sym 108792 $abc$36366$n4423
.sym 108793 $abc$36366$n3696_1
.sym 108794 $abc$36366$n4427
.sym 108795 $abc$36366$n3806
.sym 108799 $abc$36366$n2854
.sym 108800 $abc$36366$n2931
.sym 108801 $abc$36366$n2941
.sym 108802 $abc$36366$n2949
.sym 108803 $abc$36366$n4607
.sym 108804 picorv32.latched_rd[2]
.sym 108805 picorv32.latched_rd[0]
.sym 108806 $abc$36366$n4603
.sym 108807 $abc$36366$n4506
.sym 108808 $abc$36366$n4507
.sym 108809 $abc$36366$n3696_1
.sym 108810 $abc$36366$n4427
.sym 108811 $abc$36366$n4605
.sym 108812 picorv32.latched_rd[1]
.sym 108813 $abc$36366$n4611
.sym 108814 picorv32.latched_rd[4]
.sym 108815 $abc$36366$n3864
.sym 108816 $abc$36366$n3006
.sym 108819 $abc$36366$n6184
.sym 108820 $abc$36366$n4417
.sym 108821 $abc$36366$n3696_1
.sym 108822 $abc$36366$n4427
.sym 108823 picorv32.cpu_state[4]
.sym 108824 basesoc_picorv327[10]
.sym 108825 picorv32.cpu_state[0]
.sym 108826 picorv32.irq_pending[10]
.sym 108827 $abc$36366$n4526
.sym 108828 $abc$36366$n4414
.sym 108829 $abc$36366$n3696_1
.sym 108830 $abc$36366$n4427
.sym 108831 $abc$36366$n4609
.sym 108835 $abc$36366$n4531
.sym 108836 $abc$36366$n4518
.sym 108837 $abc$36366$n3696_1
.sym 108838 $abc$36366$n4427
.sym 108839 picorv32.cpuregs_wrdata[3]
.sym 108843 picorv32.latched_compr
.sym 108844 picorv32.irq_state[0]
.sym 108845 $abc$36366$n3194
.sym 108846 $abc$36366$n3195
.sym 108847 picorv32.irq_pending[17]
.sym 108848 picorv32.cpu_state[0]
.sym 108849 $abc$36366$n4808_1
.sym 108850 $abc$36366$n4810
.sym 108851 picorv32.cpuregs_wrdata[19]
.sym 108855 picorv32.irq_pending[8]
.sym 108856 picorv32.irq_pending[9]
.sym 108857 picorv32.irq_pending[10]
.sym 108858 picorv32.irq_pending[11]
.sym 108859 $abc$36366$n4348_1
.sym 108860 $abc$36366$n4349
.sym 108863 picorv32.irq_mask[0]
.sym 108864 picorv32.irq_state[1]
.sym 108865 picorv32.irq_pending[0]
.sym 108867 $abc$36366$n4468
.sym 108868 $abc$36366$n4469
.sym 108869 $abc$36366$n3696_1
.sym 108870 $abc$36366$n4427
.sym 108871 picorv32.cpuregs_rs1[0]
.sym 108875 picorv32.cpuregs_rs1[6]
.sym 108876 picorv32.irq_mask[6]
.sym 108877 picorv32.instr_maskirq
.sym 108878 picorv32.cpu_state[2]
.sym 108879 picorv32.cpuregs_rs1[12]
.sym 108883 $abc$36366$n3050
.sym 108884 picorv32.irq_state[1]
.sym 108885 $abc$36366$n3916_1
.sym 108886 $abc$36366$n2845
.sym 108887 $abc$36366$n4456
.sym 108888 $abc$36366$n4457
.sym 108889 $abc$36366$n3696_1
.sym 108890 $abc$36366$n4427
.sym 108891 picorv32.irq_pending[4]
.sym 108892 picorv32.irq_mask[4]
.sym 108895 picorv32.irq_pending[0]
.sym 108896 picorv32.irq_mask[0]
.sym 108899 $abc$36366$n4438
.sym 108900 $abc$36366$n4439
.sym 108901 $abc$36366$n3696_1
.sym 108902 $abc$36366$n4427
.sym 108903 $abc$36366$n4429
.sym 108904 $abc$36366$n4430
.sym 108905 $abc$36366$n3696_1
.sym 108906 $abc$36366$n4427
.sym 108907 $abc$36366$n3412
.sym 108908 picorv32.irq_mask[21]
.sym 108911 picorv32.irq_mask[0]
.sym 108912 picorv32.irq_pending[0]
.sym 108913 $abc$36366$n3063_1
.sym 108914 $abc$36366$n3064
.sym 108915 $abc$36366$n4450
.sym 108916 $abc$36366$n4451
.sym 108917 $abc$36366$n3696_1
.sym 108918 $abc$36366$n4427
.sym 108919 $abc$36366$n3060
.sym 108920 picorv32.irq_state[1]
.sym 108921 $abc$36366$n3880_1
.sym 108922 $abc$36366$n2845
.sym 108923 $abc$36366$n4321_1
.sym 108924 $abc$36366$n4322_1
.sym 108927 $abc$36366$n4462
.sym 108928 $abc$36366$n4463
.sym 108929 $abc$36366$n3696_1
.sym 108930 $abc$36366$n4427
.sym 108931 picorv32.cpuregs_rs1[19]
.sym 108935 picorv32.cpu_state[4]
.sym 108936 basesoc_picorv327[18]
.sym 108937 picorv32.cpu_state[0]
.sym 108938 picorv32.irq_pending[18]
.sym 108939 $abc$36366$n4703
.sym 108940 picorv32.cpuregs_rs1[18]
.sym 108941 $abc$36366$n4817
.sym 108942 $abc$36366$n4818
.sym 108943 $abc$36366$n4432
.sym 108944 $abc$36366$n4433
.sym 108945 $abc$36366$n3696_1
.sym 108946 $abc$36366$n4427
.sym 108947 picorv32.cpuregs_rs1[29]
.sym 108951 picorv32.cpuregs_rs1[26]
.sym 108959 $abc$36366$n3412
.sym 108960 picorv32.irq_mask[26]
.sym 108963 $abc$36366$n4339_1
.sym 108964 $abc$36366$n4340_1
.sym 108967 picorv32.irq_mask[27]
.sym 108968 picorv32.irq_pending[27]
.sym 108969 picorv32.irq_mask[24]
.sym 108970 picorv32.irq_pending[24]
.sym 108971 picorv32.cpu_state[4]
.sym 108972 basesoc_picorv327[27]
.sym 108973 picorv32.cpu_state[0]
.sym 108974 picorv32.irq_pending[27]
.sym 108975 $abc$36366$n3412
.sym 108976 picorv32.irq_mask[24]
.sym 108983 picorv32.irq_state[0]
.sym 108984 picorv32.reg_next_pc[30]
.sym 108985 $abc$36366$n3054
.sym 108986 picorv32.irq_state[1]
.sym 108987 picorv32.cpu_state[0]
.sym 108988 picorv32.irq_pending[30]
.sym 108991 $abc$36366$n4360_1
.sym 108992 $abc$36366$n4362_1
.sym 109003 picorv32.irq_mask[30]
.sym 109004 picorv32.irq_pending[30]
.sym 109007 picorv32.cpuregs_rs1[30]
.sym 109011 picorv32.cpuregs_rs1[31]
.sym 109015 picorv32.irq_pending[30]
.sym 109016 picorv32.irq_mask[30]
.sym 109019 picorv32.irq_pending[27]
.sym 109020 picorv32.irq_mask[27]
.sym 109023 $abc$36366$n5989
.sym 109024 $abc$36366$n207
.sym 109025 $abc$36366$n4380_1
.sym 109026 $abc$36366$n4381_1
.sym 109027 picorv32.irq_mask[27]
.sym 109028 picorv32.irq_state[1]
.sym 109029 picorv32.irq_pending[27]
.sym 109030 $abc$36366$n4371_1
.sym 109031 $abc$36366$n4370
.sym 109032 $abc$36366$n4372_1
.sym 109043 picorv32.irq_mask[28]
.sym 109044 picorv32.irq_pending[28]
.sym 109048 waittimer2_count[0]
.sym 109052 waittimer2_count[1]
.sym 109053 $PACKER_VCC_NET
.sym 109056 waittimer2_count[2]
.sym 109057 $PACKER_VCC_NET
.sym 109058 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 109060 waittimer2_count[3]
.sym 109061 $PACKER_VCC_NET
.sym 109062 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 109064 waittimer2_count[4]
.sym 109065 $PACKER_VCC_NET
.sym 109066 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 109068 waittimer2_count[5]
.sym 109069 $PACKER_VCC_NET
.sym 109070 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 109072 waittimer2_count[6]
.sym 109073 $PACKER_VCC_NET
.sym 109074 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 109076 waittimer2_count[7]
.sym 109077 $PACKER_VCC_NET
.sym 109078 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 109080 waittimer2_count[8]
.sym 109081 $PACKER_VCC_NET
.sym 109082 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 109084 waittimer2_count[9]
.sym 109085 $PACKER_VCC_NET
.sym 109086 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 109088 waittimer2_count[10]
.sym 109089 $PACKER_VCC_NET
.sym 109090 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 109092 waittimer2_count[11]
.sym 109093 $PACKER_VCC_NET
.sym 109094 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 109096 waittimer2_count[12]
.sym 109097 $PACKER_VCC_NET
.sym 109098 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 109100 waittimer2_count[13]
.sym 109101 $PACKER_VCC_NET
.sym 109102 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 109104 waittimer2_count[14]
.sym 109105 $PACKER_VCC_NET
.sym 109106 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 109108 waittimer2_count[15]
.sym 109109 $PACKER_VCC_NET
.sym 109110 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 109112 waittimer2_count[16]
.sym 109113 $PACKER_VCC_NET
.sym 109114 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 109123 waittimer2_count[0]
.sym 109124 waittimer2_count[1]
.sym 109125 waittimer2_count[2]
.sym 109126 $abc$36366$n174
.sym 109127 $abc$36366$n174
.sym 109135 sys_rst
.sym 109136 $abc$36366$n6374
.sym 109137 user_btn2
.sym 109139 sys_rst
.sym 109140 $abc$36366$n6372
.sym 109141 user_btn2
.sym 109155 basesoc_dat_w[4]
.sym 109167 basesoc_dat_w[1]
.sym 109175 basesoc_timer0_reload_storage[13]
.sym 109176 $abc$36366$n3303
.sym 109177 $abc$36366$n3294
.sym 109178 basesoc_timer0_load_storage[13]
.sym 109179 sys_rst
.sym 109180 basesoc_timer0_value[0]
.sym 109181 basesoc_timer0_en_storage
.sym 109183 basesoc_timer0_load_storage[1]
.sym 109184 $abc$36366$n5155
.sym 109185 basesoc_timer0_en_storage
.sym 109187 basesoc_timer0_reload_storage[12]
.sym 109188 $abc$36366$n6483
.sym 109189 basesoc_timer0_eventmanager_status_w
.sym 109195 basesoc_timer0_reload_storage[12]
.sym 109196 $abc$36366$n3303
.sym 109197 $abc$36366$n3292
.sym 109198 basesoc_timer0_load_storage[4]
.sym 109199 basesoc_timer0_reload_storage[9]
.sym 109200 $abc$36366$n3303
.sym 109201 $abc$36366$n3292
.sym 109202 basesoc_timer0_load_storage[1]
.sym 109203 basesoc_timer0_reload_storage[1]
.sym 109204 basesoc_timer0_value[1]
.sym 109205 basesoc_timer0_eventmanager_status_w
.sym 109207 $abc$36366$n3296
.sym 109208 basesoc_timer0_load_storage[20]
.sym 109209 $abc$36366$n3294
.sym 109210 basesoc_timer0_load_storage[12]
.sym 109211 basesoc_timer0_load_storage[4]
.sym 109212 $abc$36366$n5161_1
.sym 109213 basesoc_timer0_en_storage
.sym 109215 basesoc_timer0_reload_storage[17]
.sym 109216 $abc$36366$n3306
.sym 109217 $abc$36366$n4971_1
.sym 109218 $abc$36366$n4970
.sym 109219 basesoc_timer0_load_storage[28]
.sym 109220 $abc$36366$n5209_1
.sym 109221 basesoc_timer0_en_storage
.sym 109223 $abc$36366$n4959_1
.sym 109224 basesoc_timer0_value_status[4]
.sym 109227 $abc$36366$n3296
.sym 109228 basesoc_timer0_load_storage[17]
.sym 109229 $abc$36366$n3294
.sym 109230 basesoc_timer0_load_storage[9]
.sym 109231 $abc$36366$n4959_1
.sym 109232 basesoc_timer0_value_status[1]
.sym 109235 basesoc_timer0_reload_storage[4]
.sym 109236 $abc$36366$n6459
.sym 109237 basesoc_timer0_eventmanager_status_w
.sym 109239 $abc$36366$n4959_1
.sym 109240 basesoc_timer0_value_status[0]
.sym 109241 $abc$36366$n3294
.sym 109242 basesoc_timer0_load_storage[8]
.sym 109243 basesoc_timer0_reload_storage[20]
.sym 109244 $abc$36366$n3306
.sym 109245 $abc$36366$n4998_1
.sym 109246 $abc$36366$n4997
.sym 109247 basesoc_timer0_value[20]
.sym 109251 basesoc_timer0_value[8]
.sym 109255 basesoc_timer0_value[13]
.sym 109259 $abc$36366$n4962_1
.sym 109260 basesoc_timer0_value_status[16]
.sym 109261 $abc$36366$n4961
.sym 109262 basesoc_timer0_value_status[8]
.sym 109263 basesoc_timer0_value[16]
.sym 109267 basesoc_timer0_value[0]
.sym 109271 basesoc_timer0_value[17]
.sym 109275 basesoc_timer0_value_status[17]
.sym 109276 $abc$36366$n4962_1
.sym 109277 $abc$36366$n4973
.sym 109279 basesoc_timer0_reload_storage[25]
.sym 109280 $abc$36366$n3309
.sym 109281 $abc$36366$n4969_1
.sym 109282 $abc$36366$n4972_1
.sym 109283 basesoc_timer0_value[25]
.sym 109287 basesoc_timer0_reload_storage[20]
.sym 109288 $abc$36366$n6507
.sym 109289 basesoc_timer0_eventmanager_status_w
.sym 109291 basesoc_timer0_load_storage[24]
.sym 109292 $abc$36366$n3298
.sym 109293 $abc$36366$n4957_1
.sym 109294 $abc$36366$n4958
.sym 109295 basesoc_timer0_value[31]
.sym 109299 basesoc_timer0_value_status[13]
.sym 109300 $abc$36366$n4961
.sym 109301 $abc$36366$n5005_1
.sym 109302 $abc$36366$n5006
.sym 109303 basesoc_timer0_load_storage[27]
.sym 109304 $abc$36366$n5207
.sym 109305 basesoc_timer0_en_storage
.sym 109307 $abc$36366$n4968_1
.sym 109308 $abc$36366$n4974_1
.sym 109309 $abc$36366$n4975_1
.sym 109310 $abc$36366$n3290
.sym 109311 basesoc_timer0_reload_storage[25]
.sym 109312 $abc$36366$n6522
.sym 109313 basesoc_timer0_eventmanager_status_w
.sym 109315 basesoc_timer0_load_storage[20]
.sym 109316 $abc$36366$n5193_1
.sym 109317 basesoc_timer0_en_storage
.sym 109319 $abc$36366$n4961
.sym 109320 basesoc_timer0_value_status[9]
.sym 109321 $abc$36366$n3298
.sym 109322 basesoc_timer0_load_storage[25]
.sym 109323 basesoc_timer0_load_storage[25]
.sym 109324 $abc$36366$n5203_1
.sym 109325 basesoc_timer0_en_storage
.sym 109327 $abc$36366$n4995_1
.sym 109328 $abc$36366$n5001_1
.sym 109329 $abc$36366$n5002_1
.sym 109330 $abc$36366$n3290
.sym 109331 basesoc_timer0_reload_storage[27]
.sym 109332 $abc$36366$n6528
.sym 109333 basesoc_timer0_eventmanager_status_w
.sym 109339 $abc$36366$n4954_1
.sym 109340 basesoc_timer0_value_status[29]
.sym 109341 $abc$36366$n3298
.sym 109342 basesoc_timer0_load_storage[29]
.sym 109347 basesoc_timer0_load_storage[29]
.sym 109348 $abc$36366$n5211_1
.sym 109349 basesoc_timer0_en_storage
.sym 109352 basesoc_timer0_value[0]
.sym 109354 $PACKER_VCC_NET
.sym 109355 basesoc_timer0_reload_storage[0]
.sym 109356 $abc$36366$n6447
.sym 109357 basesoc_timer0_eventmanager_status_w
.sym 109359 basesoc_timer0_reload_storage[29]
.sym 109360 $abc$36366$n6534
.sym 109361 basesoc_timer0_eventmanager_status_w
.sym 109363 basesoc_timer0_load_storage[0]
.sym 109364 $abc$36366$n5153
.sym 109365 basesoc_timer0_en_storage
.sym 109367 basesoc_we
.sym 109368 $abc$36366$n3236
.sym 109369 $abc$36366$n3215
.sym 109370 sys_rst
.sym 109371 basesoc_dat_w[5]
.sym 109399 basesoc_uart_eventmanager_status_w[0]
.sym 109400 $abc$36366$n2851_1
.sym 109401 $abc$36366$n3263
.sym 109407 basesoc_uart_rx_fifo_readable
.sym 109408 basesoc_uart_eventmanager_storage[1]
.sym 109409 adr[2]
.sym 109410 adr[1]
.sym 109411 basesoc_uart_rx_fifo_readable
.sym 109412 $abc$36366$n3215
.sym 109413 $abc$36366$n5528
.sym 109414 basesoc_uart_eventmanager_status_w[0]
.sym 109415 adr[0]
.sym 109416 $abc$36366$n5532
.sym 109417 $abc$36366$n4941_1
.sym 109418 $abc$36366$n3264
.sym 109419 basesoc_uart_eventmanager_status_w[0]
.sym 109423 $abc$36366$n5530_1
.sym 109424 adr[2]
.sym 109425 $abc$36366$n5529
.sym 109426 $abc$36366$n3264
.sym 109427 $abc$36366$n5528
.sym 109428 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 109429 adr[2]
.sym 109430 adr[1]
.sym 109431 basesoc_uart_eventmanager_status_w[0]
.sym 109432 basesoc_uart_tx_old_trigger
.sym 109435 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 109436 basesoc_uart_eventmanager_pending_w[1]
.sym 109437 adr[2]
.sym 109438 $abc$36366$n2852
.sym 109439 basesoc_uart_eventmanager_storage[1]
.sym 109440 basesoc_uart_eventmanager_pending_w[1]
.sym 109441 basesoc_uart_eventmanager_storage[0]
.sym 109442 basesoc_uart_eventmanager_pending_w[0]
.sym 109443 $abc$36366$n2791
.sym 109447 basesoc_uart_eventmanager_pending_w[0]
.sym 109448 basesoc_uart_eventmanager_storage[0]
.sym 109449 adr[2]
.sym 109450 adr[0]
.sym 109451 basesoc_we
.sym 109452 $abc$36366$n3236
.sym 109453 $abc$36366$n2852
.sym 109454 sys_rst
.sym 109455 basesoc_ctrl_reset_reset_r
.sym 109456 $abc$36366$n3262
.sym 109457 sys_rst
.sym 109458 $abc$36366$n2791
.sym 109459 $abc$36366$n3263
.sym 109460 $abc$36366$n2852
.sym 109461 adr[2]
.sym 109475 basesoc_dat_w[1]
.sym 109479 basesoc_ctrl_reset_reset_r
.sym 109535 basesoc_uart_tx_fifo_do_read
.sym 109555 $abc$36366$n2807
.sym 109556 basesoc_uart_phy_sink_ready
.sym 109559 slave_sel_r[1]
.sym 109560 spiflash_bus_dat_r[26]
.sym 109563 $abc$36366$n2821
.sym 109564 $abc$36366$n2819
.sym 109565 $abc$36366$n2914
.sym 109566 $abc$36366$n2915
.sym 109567 slave_sel_r[1]
.sym 109568 spiflash_bus_dat_r[28]
.sym 109571 $abc$36366$n2821
.sym 109572 $abc$36366$n2819
.sym 109573 $abc$36366$n2922
.sym 109574 $abc$36366$n2923
.sym 109575 slave_sel_r[1]
.sym 109576 spiflash_bus_dat_r[27]
.sym 109579 $abc$36366$n2821
.sym 109580 $abc$36366$n2819
.sym 109581 $abc$36366$n2909
.sym 109582 $abc$36366$n2910
.sym 109583 spiflash_bus_dat_r[26]
.sym 109587 spiflash_bus_dat_r[27]
.sym 109599 $abc$36366$n2821
.sym 109600 $abc$36366$n2819
.sym 109601 $abc$36366$n2918_1
.sym 109602 $abc$36366$n2919_1
.sym 109623 $abc$36366$n4504
.sym 109624 $abc$36366$n4472
.sym 109625 $abc$36366$n3731
.sym 109626 $abc$36366$n4411
.sym 109627 picorv32.mem_rdata_latched[21]
.sym 109631 $abc$36366$n2917
.sym 109632 picorv32.latched_is_lu
.sym 109633 picorv32.mem_wordsize[0]
.sym 109635 $abc$36366$n2908
.sym 109636 picorv32.latched_is_lu
.sym 109637 picorv32.mem_wordsize[0]
.sym 109647 $abc$36366$n2921
.sym 109648 picorv32.latched_is_lu
.sym 109649 picorv32.mem_wordsize[0]
.sym 109655 $abc$36366$n4478
.sym 109656 $abc$36366$n4433
.sym 109657 $abc$36366$n3731
.sym 109658 $abc$36366$n4411
.sym 109659 $abc$36366$n4745_1
.sym 109660 $abc$36366$n4802_1
.sym 109661 $abc$36366$n4887_1
.sym 109662 $abc$36366$n3829_1
.sym 109663 picorv32.cpuregs_wrdata[31]
.sym 109667 $abc$36366$n4745_1
.sym 109668 $abc$36366$n4802_1
.sym 109669 $abc$36366$n4875
.sym 109670 $abc$36366$n3829_1
.sym 109671 picorv32.cpuregs_wrdata[22]
.sym 109675 $abc$36366$n4492
.sym 109676 $abc$36366$n4454
.sym 109677 $abc$36366$n3731
.sym 109678 $abc$36366$n4411
.sym 109679 $abc$36366$n4474
.sym 109680 $abc$36366$n4426
.sym 109681 $abc$36366$n3731
.sym 109682 $abc$36366$n4411
.sym 109683 $abc$36366$n4680
.sym 109684 $abc$36366$n4684_1
.sym 109687 picorv32.cpuregs_wrdata[25]
.sym 109691 $abc$36366$n4597
.sym 109695 picorv32.decoded_rs2[0]
.sym 109696 picorv32.mem_rdata_latched[20]
.sym 109697 $abc$36366$n2934
.sym 109699 $abc$36366$n6223
.sym 109700 $abc$36366$n4515
.sym 109701 $abc$36366$n3731
.sym 109702 $abc$36366$n4411
.sym 109703 $abc$36366$n4591
.sym 109707 $abc$36366$n6183
.sym 109708 $abc$36366$n4524
.sym 109709 $abc$36366$n3731
.sym 109710 $abc$36366$n4411
.sym 109711 $abc$36366$n4486
.sym 109712 $abc$36366$n4445
.sym 109713 $abc$36366$n3731
.sym 109714 $abc$36366$n4411
.sym 109715 $abc$36366$n4745_1
.sym 109716 $abc$36366$n4802_1
.sym 109717 $abc$36366$n4863
.sym 109718 $abc$36366$n3829_1
.sym 109719 picorv32.cpuregs_wrdata[13]
.sym 109723 picorv32.cpuregs_wrdata[12]
.sym 109727 $abc$36366$n6253
.sym 109728 $abc$36366$n4510
.sym 109729 $abc$36366$n3731
.sym 109730 $abc$36366$n4411
.sym 109731 $abc$36366$n4607
.sym 109735 picorv32.cpuregs_wrdata[14]
.sym 109739 $abc$36366$n6177
.sym 109740 $abc$36366$n6178
.sym 109741 $abc$36366$n3731
.sym 109742 $abc$36366$n4411
.sym 109743 picorv32.cpuregs_wrdata[6]
.sym 109747 $abc$36366$n3864
.sym 109748 picorv32.mem_rdata_latched[17]
.sym 109749 picorv32.decoded_rs1[2]
.sym 109750 $abc$36366$n3006
.sym 109751 $abc$36366$n4611
.sym 109755 $abc$36366$n4603
.sym 109759 $abc$36366$n3864
.sym 109760 picorv32.mem_rdata_latched[19]
.sym 109761 picorv32.decoded_rs1[4]
.sym 109762 $abc$36366$n3006
.sym 109763 $abc$36366$n4605
.sym 109767 $abc$36366$n3864
.sym 109768 picorv32.mem_rdata_latched[16]
.sym 109769 picorv32.decoded_rs1[1]
.sym 109770 $abc$36366$n3006
.sym 109771 picorv32.decoded_rs1[0]
.sym 109772 picorv32.decoded_rs1[1]
.sym 109773 $abc$36366$n3697_1
.sym 109775 $abc$36366$n3864
.sym 109776 picorv32.mem_rdata_latched[15]
.sym 109777 picorv32.decoded_rs1[0]
.sym 109778 $abc$36366$n3006
.sym 109779 picorv32.decoded_rs1[2]
.sym 109780 picorv32.decoded_rs1[3]
.sym 109781 picorv32.decoded_rs1[4]
.sym 109782 picorv32.decoded_rs1[5]
.sym 109783 $abc$36366$n4509
.sym 109784 $abc$36366$n4510
.sym 109785 $abc$36366$n3696_1
.sym 109786 $abc$36366$n4427
.sym 109787 $abc$36366$n4523
.sym 109788 $abc$36366$n4524
.sym 109789 $abc$36366$n3696_1
.sym 109790 $abc$36366$n4427
.sym 109791 $abc$36366$n4514
.sym 109792 $abc$36366$n4515
.sym 109793 $abc$36366$n3696_1
.sym 109794 $abc$36366$n4427
.sym 109795 $abc$36366$n6222
.sym 109796 $abc$36366$n6178
.sym 109797 $abc$36366$n3696_1
.sym 109798 $abc$36366$n4427
.sym 109799 picorv32.cpuregs_rs1[2]
.sym 109803 picorv32.cpuregs_rs1[1]
.sym 109807 picorv32.cpuregs_rs1[4]
.sym 109811 $abc$36366$n207
.sym 109812 picorv32.latched_compr
.sym 109813 $abc$36366$n4290_1
.sym 109815 picorv32.irq_mask[2]
.sym 109816 picorv32.irq_state[1]
.sym 109817 picorv32.cpu_state[0]
.sym 109819 $abc$36366$n3804_1
.sym 109820 $abc$36366$n3805
.sym 109821 $abc$36366$n3806_1
.sym 109822 $abc$36366$n3807
.sym 109823 picorv32.irq_pending[0]
.sym 109824 picorv32.cpu_state[0]
.sym 109825 $abc$36366$n4685
.sym 109826 $abc$36366$n4686
.sym 109827 picorv32.irq_mask[0]
.sym 109828 picorv32.cpuregs_rs1[0]
.sym 109829 picorv32.instr_maskirq
.sym 109830 picorv32.cpu_state[2]
.sym 109831 picorv32.irq_pending[2]
.sym 109832 $abc$36366$n3834
.sym 109833 $abc$36366$n3833_1
.sym 109835 picorv32.cpuregs_rs1[12]
.sym 109836 picorv32.irq_mask[12]
.sym 109837 picorv32.instr_maskirq
.sym 109838 picorv32.cpu_state[2]
.sym 109839 $abc$36366$n208
.sym 109840 $abc$36366$n3450
.sym 109841 picorv32.cpu_state[0]
.sym 109843 picorv32.irq_pending[0]
.sym 109844 picorv32.irq_pending[1]
.sym 109845 picorv32.irq_pending[2]
.sym 109846 picorv32.irq_pending[3]
.sym 109847 picorv32.irq_mask[21]
.sym 109848 picorv32.irq_state[1]
.sym 109849 picorv32.irq_pending[21]
.sym 109851 $abc$36366$n4471
.sym 109852 $abc$36366$n4472
.sym 109853 $abc$36366$n3696_1
.sym 109854 $abc$36366$n4427
.sym 109855 picorv32.cpuregs_rs1[16]
.sym 109859 picorv32.reg_next_pc[22]
.sym 109860 picorv32.irq_state[0]
.sym 109861 $abc$36366$n4355
.sym 109862 $abc$36366$n4354_1
.sym 109863 $abc$36366$n4444
.sym 109864 $abc$36366$n4445
.sym 109865 $abc$36366$n3696_1
.sym 109866 $abc$36366$n4427
.sym 109867 picorv32.cpu_state[3]
.sym 109868 $abc$36366$n7107
.sym 109869 picorv32.cpu_state[0]
.sym 109870 picorv32.irq_pending[4]
.sym 109871 $abc$36366$n3920_1
.sym 109872 $abc$36366$n2845
.sym 109873 $abc$36366$n4352
.sym 109874 $abc$36366$n4351_1
.sym 109875 picorv32.irq_mask[2]
.sym 109876 picorv32.irq_pending[2]
.sym 109877 $abc$36366$n3040
.sym 109878 $abc$36366$n3041
.sym 109879 $abc$36366$n3952_1
.sym 109880 $abc$36366$n2845
.sym 109881 $abc$36366$n4378_1
.sym 109882 $abc$36366$n4377_1
.sym 109883 picorv32.cpu_state[4]
.sym 109884 basesoc_picorv327[30]
.sym 109887 picorv32.irq_mask[29]
.sym 109888 picorv32.irq_state[1]
.sym 109889 picorv32.irq_pending[29]
.sym 109891 $abc$36366$n4426
.sym 109892 $abc$36366$n4425
.sym 109893 $abc$36366$n3696_1
.sym 109894 $abc$36366$n4427
.sym 109895 $abc$36366$n3412
.sym 109896 picorv32.irq_mask[19]
.sym 109899 picorv32.irq_pending[16]
.sym 109900 picorv32.irq_mask[16]
.sym 109903 picorv32.irq_mask[16]
.sym 109904 picorv32.irq_pending[16]
.sym 109907 picorv32.irq_mask[19]
.sym 109908 picorv32.irq_pending[19]
.sym 109911 $abc$36366$n3043
.sym 109912 $abc$36366$n3044
.sym 109913 $abc$36366$n3045
.sym 109914 $abc$36366$n3046
.sym 109915 $abc$36366$n3043
.sym 109916 picorv32.irq_state[1]
.sym 109917 $abc$36366$n3900_1
.sym 109918 $abc$36366$n2845
.sym 109919 $abc$36366$n4345_1
.sym 109920 $abc$36366$n4346
.sym 109923 picorv32.irq_pending[24]
.sym 109924 picorv32.irq_pending[25]
.sym 109925 picorv32.irq_pending[26]
.sym 109926 picorv32.irq_pending[27]
.sym 109927 $abc$36366$n3800
.sym 109928 $abc$36366$n3803
.sym 109929 $abc$36366$n3808
.sym 109930 $abc$36366$n3809_1
.sym 109931 picorv32.irq_pending[26]
.sym 109932 picorv32.cpu_state[0]
.sym 109933 $abc$36366$n4862
.sym 109934 $abc$36366$n4864
.sym 109935 $abc$36366$n3045
.sym 109936 picorv32.irq_state[1]
.sym 109937 $abc$36366$n3912_1
.sym 109938 $abc$36366$n2845
.sym 109939 $abc$36366$n4703
.sym 109940 picorv32.cpuregs_rs1[26]
.sym 109941 $abc$36366$n4865
.sym 109942 $abc$36366$n4866
.sym 109943 $abc$36366$n4703
.sym 109944 picorv32.cpuregs_rs1[28]
.sym 109945 $abc$36366$n4877
.sym 109946 $abc$36366$n4878_1
.sym 109947 picorv32.irq_pending[28]
.sym 109948 picorv32.irq_pending[29]
.sym 109949 picorv32.irq_pending[30]
.sym 109950 picorv32.irq_pending[31]
.sym 109951 $abc$36366$n7133
.sym 109952 picorv32.cpu_state[3]
.sym 109953 $abc$36366$n4247_1
.sym 109954 $abc$36366$n4890_1
.sym 109955 picorv32.irq_mask[30]
.sym 109956 $abc$36366$n3412
.sym 109957 $abc$36366$n4889_1
.sym 109959 picorv32.irq_pending[28]
.sym 109960 picorv32.cpu_state[0]
.sym 109961 $abc$36366$n4874
.sym 109962 $abc$36366$n4876
.sym 109963 $abc$36366$n4703
.sym 109964 picorv32.cpuregs_rs1[31]
.sym 109965 $abc$36366$n4892_1
.sym 109966 $abc$36366$n4894_1
.sym 109967 $abc$36366$n4703
.sym 109968 picorv32.cpuregs_rs1[30]
.sym 109969 $abc$36366$n4886_1
.sym 109970 $abc$36366$n4888_1
.sym 109971 picorv32.irq_mask[31]
.sym 109972 $abc$36366$n3412
.sym 109973 $abc$36366$n4895_1
.sym 109975 $abc$36366$n5991
.sym 109976 $abc$36366$n207
.sym 109977 $abc$36366$n4383_1
.sym 109978 $abc$36366$n4384_1
.sym 109979 picorv32.irq_state[0]
.sym 109980 picorv32.reg_next_pc[31]
.sym 109981 $abc$36366$n3044
.sym 109982 picorv32.irq_state[1]
.sym 109983 picorv32.reg_out[31]
.sym 109984 picorv32.alu_out_q[31]
.sym 109985 picorv32.latched_stalu
.sym 109986 $abc$36366$n2845
.sym 109987 picorv32.irq_mask[31]
.sym 109988 picorv32.irq_pending[31]
.sym 109991 picorv32.irq_state[0]
.sym 109992 picorv32.reg_next_pc[25]
.sym 109993 $abc$36366$n3055
.sym 109994 picorv32.irq_state[1]
.sym 109995 picorv32.irq_mask[25]
.sym 109996 picorv32.irq_pending[25]
.sym 109999 picorv32.irq_pending[31]
.sym 110000 picorv32.irq_mask[31]
.sym 110003 $abc$36366$n5979
.sym 110004 $abc$36366$n207
.sym 110005 $abc$36366$n4364
.sym 110006 $abc$36366$n4365_1
.sym 110011 $abc$36366$n162
.sym 110015 waittimer2_count[3]
.sym 110016 waittimer2_count[4]
.sym 110017 waittimer2_count[5]
.sym 110018 waittimer2_count[8]
.sym 110019 $abc$36366$n3357
.sym 110020 $abc$36366$n3361
.sym 110021 $abc$36366$n162
.sym 110022 $abc$36366$n164
.sym 110023 user_btn2
.sym 110024 $abc$36366$n6352
.sym 110027 $abc$36366$n164
.sym 110031 user_btn2
.sym 110032 $abc$36366$n6350
.sym 110035 user_btn2
.sym 110036 $abc$36366$n6348
.sym 110039 waittimer2_count[9]
.sym 110040 waittimer2_count[11]
.sym 110041 waittimer2_count[13]
.sym 110047 user_btn2
.sym 110048 $abc$36366$n6358
.sym 110055 $abc$36366$n3358
.sym 110056 $abc$36366$n3359
.sym 110057 $abc$36366$n3360_1
.sym 110067 user_btn2
.sym 110068 $abc$36366$n6360
.sym 110103 basesoc_dat_w[4]
.sym 110135 basesoc_timer0_load_storage[2]
.sym 110136 $abc$36366$n5157_1
.sym 110137 basesoc_timer0_en_storage
.sym 110139 basesoc_timer0_reload_storage[2]
.sym 110140 $abc$36366$n6453
.sym 110141 basesoc_timer0_eventmanager_status_w
.sym 110143 basesoc_timer0_reload_storage[9]
.sym 110144 $abc$36366$n6474
.sym 110145 basesoc_timer0_eventmanager_status_w
.sym 110147 basesoc_timer0_reload_storage[13]
.sym 110148 $abc$36366$n6486
.sym 110149 basesoc_timer0_eventmanager_status_w
.sym 110151 basesoc_timer0_value[0]
.sym 110152 basesoc_timer0_value[1]
.sym 110153 basesoc_timer0_value[2]
.sym 110154 basesoc_timer0_value[3]
.sym 110155 basesoc_timer0_load_storage[9]
.sym 110156 $abc$36366$n5171
.sym 110157 basesoc_timer0_en_storage
.sym 110159 basesoc_timer0_load_storage[13]
.sym 110160 $abc$36366$n5179_1
.sym 110161 basesoc_timer0_en_storage
.sym 110163 basesoc_timer0_load_storage[12]
.sym 110164 $abc$36366$n5177
.sym 110165 basesoc_timer0_en_storage
.sym 110168 basesoc_timer0_value[0]
.sym 110172 basesoc_timer0_value[1]
.sym 110173 $PACKER_VCC_NET
.sym 110176 basesoc_timer0_value[2]
.sym 110177 $PACKER_VCC_NET
.sym 110178 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 110180 basesoc_timer0_value[3]
.sym 110181 $PACKER_VCC_NET
.sym 110182 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 110184 basesoc_timer0_value[4]
.sym 110185 $PACKER_VCC_NET
.sym 110186 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 110188 basesoc_timer0_value[5]
.sym 110189 $PACKER_VCC_NET
.sym 110190 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 110192 basesoc_timer0_value[6]
.sym 110193 $PACKER_VCC_NET
.sym 110194 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 110196 basesoc_timer0_value[7]
.sym 110197 $PACKER_VCC_NET
.sym 110198 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 110200 basesoc_timer0_value[8]
.sym 110201 $PACKER_VCC_NET
.sym 110202 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 110204 basesoc_timer0_value[9]
.sym 110205 $PACKER_VCC_NET
.sym 110206 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 110208 basesoc_timer0_value[10]
.sym 110209 $PACKER_VCC_NET
.sym 110210 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 110212 basesoc_timer0_value[11]
.sym 110213 $PACKER_VCC_NET
.sym 110214 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 110216 basesoc_timer0_value[12]
.sym 110217 $PACKER_VCC_NET
.sym 110218 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 110220 basesoc_timer0_value[13]
.sym 110221 $PACKER_VCC_NET
.sym 110222 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 110224 basesoc_timer0_value[14]
.sym 110225 $PACKER_VCC_NET
.sym 110226 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 110228 basesoc_timer0_value[15]
.sym 110229 $PACKER_VCC_NET
.sym 110230 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 110232 basesoc_timer0_value[16]
.sym 110233 $PACKER_VCC_NET
.sym 110234 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 110236 basesoc_timer0_value[17]
.sym 110237 $PACKER_VCC_NET
.sym 110238 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 110240 basesoc_timer0_value[18]
.sym 110241 $PACKER_VCC_NET
.sym 110242 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 110244 basesoc_timer0_value[19]
.sym 110245 $PACKER_VCC_NET
.sym 110246 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 110248 basesoc_timer0_value[20]
.sym 110249 $PACKER_VCC_NET
.sym 110250 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 110252 basesoc_timer0_value[21]
.sym 110253 $PACKER_VCC_NET
.sym 110254 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 110256 basesoc_timer0_value[22]
.sym 110257 $PACKER_VCC_NET
.sym 110258 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 110260 basesoc_timer0_value[23]
.sym 110261 $PACKER_VCC_NET
.sym 110262 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 110264 basesoc_timer0_value[24]
.sym 110265 $PACKER_VCC_NET
.sym 110266 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 110268 basesoc_timer0_value[25]
.sym 110269 $PACKER_VCC_NET
.sym 110270 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 110272 basesoc_timer0_value[26]
.sym 110273 $PACKER_VCC_NET
.sym 110274 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 110276 basesoc_timer0_value[27]
.sym 110277 $PACKER_VCC_NET
.sym 110278 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 110280 basesoc_timer0_value[28]
.sym 110281 $PACKER_VCC_NET
.sym 110282 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 110284 basesoc_timer0_value[29]
.sym 110285 $PACKER_VCC_NET
.sym 110286 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 110288 basesoc_timer0_value[30]
.sym 110289 $PACKER_VCC_NET
.sym 110290 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 110292 basesoc_timer0_value[31]
.sym 110293 $PACKER_VCC_NET
.sym 110294 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 110295 basesoc_timer0_reload_storage[2]
.sym 110296 $abc$36366$n3300
.sym 110297 $abc$36366$n3298
.sym 110298 basesoc_timer0_load_storage[26]
.sym 110299 basesoc_timer0_reload_storage[26]
.sym 110300 $abc$36366$n6525
.sym 110301 basesoc_timer0_eventmanager_status_w
.sym 110303 basesoc_timer0_load_storage[31]
.sym 110304 $abc$36366$n5215_1
.sym 110305 basesoc_timer0_en_storage
.sym 110307 basesoc_timer0_reload_storage[31]
.sym 110308 $abc$36366$n6540
.sym 110309 basesoc_timer0_eventmanager_status_w
.sym 110311 basesoc_timer0_reload_storage[26]
.sym 110312 $abc$36366$n3309
.sym 110313 $abc$36366$n3292
.sym 110314 basesoc_timer0_load_storage[2]
.sym 110315 basesoc_timer0_load_storage[26]
.sym 110316 $abc$36366$n5205_1
.sym 110317 basesoc_timer0_en_storage
.sym 110319 basesoc_timer0_reload_storage[24]
.sym 110320 $abc$36366$n6519
.sym 110321 basesoc_timer0_eventmanager_status_w
.sym 110323 basesoc_timer0_load_storage[24]
.sym 110324 $abc$36366$n5201
.sym 110325 basesoc_timer0_en_storage
.sym 110327 basesoc_dat_w[7]
.sym 110339 basesoc_dat_w[2]
.sym 110347 basesoc_ctrl_reset_reset_r
.sym 110359 $abc$36366$n3264
.sym 110360 basesoc_we
.sym 110363 $abc$36366$n3251
.sym 110364 basesoc_uart_phy_rx
.sym 110365 basesoc_uart_phy_uart_clk_rxen
.sym 110366 basesoc_uart_phy_rx_busy
.sym 110375 basesoc_we
.sym 110376 $abc$36366$n3236
.sym 110377 $abc$36366$n3218
.sym 110378 sys_rst
.sym 110383 adr[2]
.sym 110384 $abc$36366$n3263
.sym 110385 $abc$36366$n3218
.sym 110386 sys_rst
.sym 110391 spiflash_bus_dat_r[18]
.sym 110392 array_muxed0[1]
.sym 110393 $abc$36366$n3380
.sym 110395 spiflash_bus_dat_r[20]
.sym 110396 array_muxed0[3]
.sym 110397 $abc$36366$n3380
.sym 110399 $abc$36366$n3380
.sym 110400 spiflash_bus_dat_r[16]
.sym 110403 spiflash_bus_dat_r[17]
.sym 110404 array_muxed0[0]
.sym 110405 $abc$36366$n3380
.sym 110407 $abc$36366$n3380
.sym 110408 spiflash_bus_dat_r[31]
.sym 110411 spiflash_bus_dat_r[19]
.sym 110412 array_muxed0[2]
.sym 110413 $abc$36366$n3380
.sym 110419 slave_sel_r[1]
.sym 110420 spiflash_bus_dat_r[19]
.sym 110421 $abc$36366$n2818
.sym 110422 $abc$36366$n2957
.sym 110423 slave_sel_r[1]
.sym 110424 spiflash_bus_dat_r[20]
.sym 110425 $abc$36366$n2818
.sym 110426 $abc$36366$n2963
.sym 110427 slave_sel_r[1]
.sym 110428 spiflash_bus_dat_r[21]
.sym 110429 $abc$36366$n2818
.sym 110430 $abc$36366$n2974
.sym 110431 basesoc_uart_phy_tx_reg[0]
.sym 110432 $abc$36366$n3245
.sym 110433 $abc$36366$n2735
.sym 110435 slave_sel_r[1]
.sym 110436 spiflash_bus_dat_r[16]
.sym 110437 $abc$36366$n2818
.sym 110438 $abc$36366$n2953_1
.sym 110443 slave_sel_r[1]
.sym 110444 spiflash_bus_dat_r[17]
.sym 110445 $abc$36366$n2818
.sym 110446 $abc$36366$n2926
.sym 110479 $abc$36366$n4403
.sym 110480 $abc$36366$n4388
.sym 110481 basesoc_picorv323[3]
.sym 110487 $abc$36366$n4395_1
.sym 110488 $abc$36366$n4388
.sym 110489 basesoc_picorv323[3]
.sym 110491 spiflash_bus_dat_r[24]
.sym 110492 slave_sel_r[1]
.sym 110493 $abc$36366$n2818
.sym 110494 $abc$36366$n2968
.sym 110507 spiflash_bus_dat_r[24]
.sym 110511 spiflash_miso1
.sym 110519 $abc$36366$n2821
.sym 110520 $abc$36366$n2819
.sym 110521 $abc$36366$n2897
.sym 110522 $abc$36366$n2898_1
.sym 110523 spiflash_bus_dat_r[30]
.sym 110527 slave_sel_r[1]
.sym 110528 spiflash_bus_dat_r[25]
.sym 110531 $abc$36366$n2821
.sym 110532 $abc$36366$n2819
.sym 110533 $abc$36366$n2901
.sym 110534 $abc$36366$n2902
.sym 110535 spiflash_bus_dat_r[31]
.sym 110536 slave_sel_r[1]
.sym 110539 slave_sel_r[1]
.sym 110540 spiflash_bus_dat_r[29]
.sym 110543 $abc$36366$n2821
.sym 110544 $abc$36366$n2819
.sym 110545 $abc$36366$n2905_1
.sym 110546 $abc$36366$n2906_1
.sym 110547 spiflash_bus_dat_r[25]
.sym 110551 picorv32.mem_rdata_q[8]
.sym 110552 $abc$36366$n3969_1
.sym 110553 $abc$36366$n2859
.sym 110559 $abc$36366$n3969_1
.sym 110560 $abc$36366$n2967
.sym 110561 basesoc_picorv327[1]
.sym 110563 $abc$36366$n4682
.sym 110564 $abc$36366$n4251_1
.sym 110565 basesoc_picorv327[0]
.sym 110566 $abc$36366$n4683
.sym 110567 $abc$36366$n4682
.sym 110568 picorv32.mem_wordsize[2]
.sym 110569 $abc$36366$n4748_1
.sym 110570 $abc$36366$n4746
.sym 110571 $abc$36366$n2952
.sym 110572 $abc$36366$n3688_1
.sym 110573 $abc$36366$n4681_1
.sym 110574 $abc$36366$n3829_1
.sym 110575 picorv32.mem_rdata_latched[8]
.sym 110579 $abc$36366$n3969_1
.sym 110580 picorv32.mem_wordsize[0]
.sym 110583 picorv32.mem_rdata_latched[21]
.sym 110587 $abc$36366$n3972_1
.sym 110588 picorv32.mem_wordsize[0]
.sym 110589 $abc$36366$n4690_1
.sym 110590 picorv32.mem_wordsize[2]
.sym 110591 picorv32.mem_rdata_q[9]
.sym 110592 $abc$36366$n3972_1
.sym 110593 $abc$36366$n2859
.sym 110595 $abc$36366$n4690_1
.sym 110596 $abc$36366$n4251_1
.sym 110597 basesoc_picorv327[0]
.sym 110598 $abc$36366$n4691
.sym 110599 $abc$36366$n4745_1
.sym 110600 $abc$36366$n4747
.sym 110601 $abc$36366$n3829_1
.sym 110602 $abc$36366$n5511_1
.sym 110603 picorv32.mem_rdata_q[21]
.sym 110604 $abc$36366$n2973_1
.sym 110605 $abc$36366$n2859
.sym 110607 $abc$36366$n2925_1
.sym 110608 $abc$36366$n3688_1
.sym 110609 $abc$36366$n4689
.sym 110610 $abc$36366$n3829_1
.sym 110611 $abc$36366$n2896
.sym 110612 $abc$36366$n3972_1
.sym 110613 basesoc_picorv327[1]
.sym 110615 $abc$36366$n4745_1
.sym 110616 $abc$36366$n4802_1
.sym 110617 $abc$36366$n4809
.sym 110618 $abc$36366$n3829_1
.sym 110619 picorv32.mem_rdata_q[20]
.sym 110620 $abc$36366$n2962
.sym 110621 $abc$36366$n2859
.sym 110623 $abc$36366$n2962
.sym 110624 picorv32.latched_is_lu
.sym 110625 picorv32.mem_wordsize[0]
.sym 110627 picorv32.mem_rdata_latched[11]
.sym 110631 picorv32.mem_rdata_latched[8]
.sym 110635 $abc$36366$n4754_1
.sym 110636 $abc$36366$n4746
.sym 110637 $abc$36366$n4745_1
.sym 110638 $abc$36366$n3829_1
.sym 110639 $abc$36366$n2925_1
.sym 110640 picorv32.latched_is_lu
.sym 110641 picorv32.mem_wordsize[0]
.sym 110643 $abc$36366$n4745_1
.sym 110644 $abc$36366$n4802_1
.sym 110645 $abc$36366$n4827
.sym 110646 $abc$36366$n3829_1
.sym 110647 picorv32.mem_rdata_q[16]
.sym 110648 $abc$36366$n2952
.sym 110649 $abc$36366$n2859
.sym 110651 picorv32.mem_rdata_latched[18]
.sym 110655 $abc$36366$n2900
.sym 110656 picorv32.latched_is_lu
.sym 110657 picorv32.mem_wordsize[0]
.sym 110659 $abc$36366$n2967
.sym 110660 picorv32.latched_is_lu
.sym 110661 picorv32.mem_wordsize[0]
.sym 110663 picorv32.mem_rdata_q[18]
.sym 110664 $abc$36366$n2939
.sym 110665 $abc$36366$n2859
.sym 110667 picorv32.mem_rdata_q[24]
.sym 110668 $abc$36366$n2967
.sym 110669 $abc$36366$n2859
.sym 110671 $abc$36366$n2952
.sym 110672 picorv32.latched_is_lu
.sym 110673 picorv32.mem_wordsize[0]
.sym 110675 picorv32.decoded_rs2[3]
.sym 110676 picorv32.mem_rdata_latched[23]
.sym 110677 $abc$36366$n2934
.sym 110679 $abc$36366$n4745_1
.sym 110680 $abc$36366$n4802_1
.sym 110681 $abc$36366$n4893_1
.sym 110682 $abc$36366$n3829_1
.sym 110683 $abc$36366$n2904
.sym 110684 picorv32.latched_is_lu
.sym 110685 picorv32.mem_wordsize[0]
.sym 110687 $abc$36366$n4703
.sym 110688 picorv32.cpuregs_rs1[9]
.sym 110689 $abc$36366$n4753
.sym 110690 $abc$36366$n4755
.sym 110691 $abc$36366$n4745_1
.sym 110692 $abc$36366$n4802_1
.sym 110693 $abc$36366$n4803
.sym 110694 $abc$36366$n3829_1
.sym 110695 $abc$36366$n2913
.sym 110696 picorv32.latched_is_lu
.sym 110697 picorv32.mem_wordsize[0]
.sym 110699 $abc$36366$n2896
.sym 110700 picorv32.latched_is_lu
.sym 110701 picorv32.mem_wordsize[0]
.sym 110703 $abc$36366$n4745_1
.sym 110704 $abc$36366$n4802_1
.sym 110705 $abc$36366$n4881_1
.sym 110706 $abc$36366$n3829_1
.sym 110707 $abc$36366$n4745_1
.sym 110708 $abc$36366$n4802_1
.sym 110709 $abc$36366$n4821
.sym 110710 $abc$36366$n3829_1
.sym 110711 $abc$36366$n3149
.sym 110712 picorv32.latched_rd[1]
.sym 110713 $abc$36366$n3147
.sym 110714 picorv32.decoded_rd[1]
.sym 110715 picorv32.irq_state[0]
.sym 110716 picorv32.cpu_state[0]
.sym 110717 $abc$36366$n3149
.sym 110718 picorv32.latched_rd[0]
.sym 110719 $abc$36366$n3149
.sym 110720 picorv32.latched_rd[2]
.sym 110721 $abc$36366$n3147
.sym 110722 picorv32.decoded_rd[2]
.sym 110723 $abc$36366$n3147
.sym 110724 picorv32.decoded_rd[0]
.sym 110725 $abc$36366$n3148
.sym 110727 $abc$36366$n4745_1
.sym 110728 $abc$36366$n4802_1
.sym 110729 $abc$36366$n4851
.sym 110730 $abc$36366$n3829_1
.sym 110731 $abc$36366$n4745_1
.sym 110732 $abc$36366$n4802_1
.sym 110733 $abc$36366$n4869
.sym 110734 $abc$36366$n3829_1
.sym 110735 $abc$36366$n3149
.sym 110736 picorv32.latched_rd[4]
.sym 110737 $abc$36366$n3147
.sym 110738 picorv32.decoded_rd[4]
.sym 110739 $abc$36366$n4745_1
.sym 110740 $abc$36366$n4802_1
.sym 110741 $abc$36366$n4857
.sym 110742 $abc$36366$n3829_1
.sym 110743 basesoc_picorv327[4]
.sym 110744 picorv32.cpu_state[4]
.sym 110745 $abc$36366$n3412
.sym 110746 picorv32.irq_mask[4]
.sym 110747 picorv32.latched_rd[2]
.sym 110748 picorv32.latched_rd[3]
.sym 110749 picorv32.latched_rd[4]
.sym 110750 picorv32.latched_rd[5]
.sym 110751 $abc$36366$n3860_1
.sym 110752 $abc$36366$n2845
.sym 110753 $abc$36366$n4307_1
.sym 110754 $abc$36366$n4306_1
.sym 110755 $abc$36366$n4703
.sym 110756 picorv32.cpuregs_rs1[4]
.sym 110757 $abc$36366$n4717_1
.sym 110758 $abc$36366$n4718
.sym 110759 picorv32.latched_rd[0]
.sym 110760 picorv32.latched_rd[1]
.sym 110761 $abc$36366$n3452
.sym 110763 picorv32.irq_mask[1]
.sym 110764 picorv32.irq_state[1]
.sym 110765 picorv32.irq_pending[1]
.sym 110766 $abc$36366$n4291_1
.sym 110767 picorv32.cpuregs_wrdata[28]
.sym 110771 picorv32.irq_pending[16]
.sym 110772 picorv32.cpu_state[0]
.sym 110773 $abc$36366$n4801
.sym 110774 $abc$36366$n4804
.sym 110775 picorv32.irq_mask[9]
.sym 110776 $abc$36366$n3412
.sym 110777 $abc$36366$n4756
.sym 110779 picorv32.cpuregs_rs1[13]
.sym 110783 picorv32.cpuregs_rs1[14]
.sym 110784 picorv32.irq_mask[14]
.sym 110785 picorv32.instr_maskirq
.sym 110786 picorv32.cpu_state[2]
.sym 110787 picorv32.cpuregs_rs1[13]
.sym 110788 picorv32.irq_mask[13]
.sym 110789 picorv32.instr_maskirq
.sym 110790 picorv32.cpu_state[2]
.sym 110791 picorv32.irq_mask[5]
.sym 110792 picorv32.irq_state[1]
.sym 110793 picorv32.irq_pending[5]
.sym 110795 picorv32.irq_pending[12]
.sym 110796 picorv32.cpu_state[0]
.sym 110797 $abc$36366$n5519_1
.sym 110798 $abc$36366$n4779
.sym 110799 picorv32.latched_branch
.sym 110800 $abc$36366$n207
.sym 110801 $abc$36366$n3451_1
.sym 110803 picorv32.cpuregs_rs1[14]
.sym 110807 picorv32.reg_next_pc[12]
.sym 110808 picorv32.irq_state[0]
.sym 110809 $abc$36366$n4325_1
.sym 110810 $abc$36366$n4324_1
.sym 110811 picorv32.irq_pending[13]
.sym 110812 picorv32.irq_mask[13]
.sym 110815 picorv32.irq_pending[14]
.sym 110816 picorv32.irq_mask[14]
.sym 110819 picorv32.irq_mask[14]
.sym 110820 picorv32.irq_pending[14]
.sym 110823 picorv32.irq_pending[12]
.sym 110824 picorv32.irq_pending[13]
.sym 110825 picorv32.irq_pending[14]
.sym 110826 picorv32.irq_pending[15]
.sym 110827 picorv32.irq_mask[13]
.sym 110828 picorv32.irq_pending[13]
.sym 110831 $abc$36366$n3412
.sym 110832 picorv32.irq_mask[16]
.sym 110835 $abc$36366$n4703
.sym 110836 picorv32.cpuregs_rs1[16]
.sym 110837 $abc$36366$n4805_1
.sym 110838 $abc$36366$n4806
.sym 110839 picorv32.irq_pending[29]
.sym 110840 picorv32.cpu_state[0]
.sym 110841 $abc$36366$n4880_1
.sym 110842 $abc$36366$n4882_1
.sym 110843 $abc$36366$n4327_1
.sym 110844 $abc$36366$n4328_1
.sym 110847 $abc$36366$n4703
.sym 110848 picorv32.cpuregs_rs1[19]
.sym 110849 $abc$36366$n4823
.sym 110850 $abc$36366$n4824
.sym 110851 $abc$36366$n4703
.sym 110852 picorv32.cpuregs_rs1[29]
.sym 110853 $abc$36366$n4883_1
.sym 110854 $abc$36366$n4884_1
.sym 110855 picorv32.irq_pending[19]
.sym 110856 picorv32.cpu_state[0]
.sym 110857 $abc$36366$n4820
.sym 110858 $abc$36366$n4822
.sym 110859 $abc$36366$n3040
.sym 110860 picorv32.irq_state[1]
.sym 110861 $abc$36366$n3892_1
.sym 110862 $abc$36366$n2845
.sym 110863 $abc$36366$n3041
.sym 110864 picorv32.irq_state[1]
.sym 110865 $abc$36366$n3888_1
.sym 110866 $abc$36366$n2845
.sym 110867 $abc$36366$n4330_1
.sym 110868 $abc$36366$n4331_1
.sym 110871 $abc$36366$n4703
.sym 110872 picorv32.cpuregs_rs1[25]
.sym 110873 $abc$36366$n4859
.sym 110874 $abc$36366$n4860
.sym 110875 picorv32.reg_next_pc[20]
.sym 110876 picorv32.irq_state[0]
.sym 110877 $abc$36366$n207
.sym 110878 $abc$36366$n5969
.sym 110879 picorv32.reg_next_pc[13]
.sym 110880 picorv32.irq_state[0]
.sym 110881 $abc$36366$n207
.sym 110882 $abc$36366$n5955
.sym 110883 $abc$36366$n4703
.sym 110884 picorv32.cpuregs_rs1[24]
.sym 110885 $abc$36366$n4853
.sym 110886 $abc$36366$n4854
.sym 110887 $abc$36366$n7130
.sym 110888 picorv32.cpu_state[3]
.sym 110889 $abc$36366$n4868
.sym 110890 $abc$36366$n4870
.sym 110891 picorv32.latched_compr
.sym 110895 picorv32.irq_pending[24]
.sym 110896 picorv32.cpu_state[0]
.sym 110897 $abc$36366$n4850
.sym 110898 $abc$36366$n4852
.sym 110899 picorv32.irq_pending[25]
.sym 110900 picorv32.cpu_state[0]
.sym 110901 $abc$36366$n4856
.sym 110902 $abc$36366$n4858
.sym 110903 picorv32.cpuregs_rs1[25]
.sym 110907 $abc$36366$n7134
.sym 110908 picorv32.cpu_state[3]
.sym 110909 $abc$36366$n4896_1
.sym 110911 picorv32.reg_next_pc[17]
.sym 110912 picorv32.irq_state[0]
.sym 110913 $abc$36366$n207
.sym 110914 $abc$36366$n5963
.sym 110915 $abc$36366$n2845
.sym 110916 $abc$36366$n5523
.sym 110919 $abc$36366$n3412
.sym 110920 picorv32.irq_mask[25]
.sym 110923 picorv32.reg_next_pc[11]
.sym 110924 picorv32.irq_state[0]
.sym 110925 $abc$36366$n207
.sym 110926 $abc$36366$n5951
.sym 110927 picorv32.reg_next_pc[14]
.sym 110928 picorv32.irq_state[0]
.sym 110929 $abc$36366$n207
.sym 110930 $abc$36366$n5957
.sym 110931 picorv32.cpu_state[4]
.sym 110932 basesoc_picorv327[31]
.sym 110933 picorv32.cpu_state[0]
.sym 110934 picorv32.irq_pending[31]
.sym 110935 picorv32.reg_out[27]
.sym 110936 picorv32.alu_out_q[27]
.sym 110937 picorv32.latched_stalu
.sym 110938 $abc$36366$n2845
.sym 110939 picorv32.irq_pending[25]
.sym 110940 picorv32.irq_mask[25]
.sym 110943 picorv32.reg_out[28]
.sym 110944 picorv32.alu_out_q[28]
.sym 110945 picorv32.latched_stalu
.sym 110946 $abc$36366$n2845
.sym 110947 picorv32.reg_next_pc[23]
.sym 110948 picorv32.irq_state[0]
.sym 110949 $abc$36366$n207
.sym 110950 $abc$36366$n5975
.sym 110951 $abc$36366$n5985
.sym 110952 $abc$36366$n207
.sym 110953 $abc$36366$n4374_1
.sym 110954 $abc$36366$n4375_1
.sym 110955 picorv32.reg_next_pc[18]
.sym 110956 picorv32.irq_state[0]
.sym 110957 $abc$36366$n207
.sym 110958 $abc$36366$n5965
.sym 110959 picorv32.reg_next_pc[24]
.sym 110960 picorv32.irq_state[0]
.sym 110961 $abc$36366$n207
.sym 110962 $abc$36366$n5977
.sym 110963 picorv32.irq_state[0]
.sym 110964 picorv32.reg_next_pc[28]
.sym 110965 $abc$36366$n3046
.sym 110966 picorv32.irq_state[1]
.sym 110975 picorv32.reg_out[27]
.sym 110976 picorv32.alu_out_q[27]
.sym 110977 picorv32.latched_stalu
.sym 110978 $abc$36366$n3836_1
.sym 110979 picorv32.reg_out[31]
.sym 110980 picorv32.alu_out_q[31]
.sym 110981 picorv32.latched_stalu
.sym 110982 $abc$36366$n3836_1
.sym 110991 picorv32.reg_out[26]
.sym 110992 picorv32.alu_out_q[26]
.sym 110993 picorv32.latched_stalu
.sym 110994 $abc$36366$n3836_1
.sym 110995 sys_rst
.sym 110996 $abc$36366$n6356
.sym 110997 user_btn2
.sym 111083 basesoc_dat_w[3]
.sym 111095 array_muxed0[0]
.sym 111099 basesoc_timer0_value[8]
.sym 111100 basesoc_timer0_value[9]
.sym 111101 basesoc_timer0_value[10]
.sym 111102 basesoc_timer0_value[11]
.sym 111103 basesoc_timer0_value[12]
.sym 111104 basesoc_timer0_value[13]
.sym 111105 basesoc_timer0_value[14]
.sym 111106 basesoc_timer0_value[15]
.sym 111107 basesoc_timer0_load_storage[22]
.sym 111108 $abc$36366$n5197_1
.sym 111109 basesoc_timer0_en_storage
.sym 111111 basesoc_timer0_reload_storage[8]
.sym 111112 $abc$36366$n6471
.sym 111113 basesoc_timer0_eventmanager_status_w
.sym 111115 basesoc_timer0_load_storage[8]
.sym 111116 $abc$36366$n5169_1
.sym 111117 basesoc_timer0_en_storage
.sym 111123 $abc$36366$n3322
.sym 111124 $abc$36366$n3323
.sym 111125 $abc$36366$n3324
.sym 111126 $abc$36366$n3325
.sym 111127 basesoc_timer0_value[6]
.sym 111131 $abc$36366$n3316
.sym 111132 $abc$36366$n3321
.sym 111135 basesoc_timer0_value[12]
.sym 111139 basesoc_timer0_value[4]
.sym 111140 basesoc_timer0_value[5]
.sym 111141 basesoc_timer0_value[6]
.sym 111142 basesoc_timer0_value[7]
.sym 111143 $abc$36366$n4961
.sym 111144 basesoc_timer0_value_status[12]
.sym 111145 $abc$36366$n3298
.sym 111146 basesoc_timer0_load_storage[28]
.sym 111147 basesoc_timer0_value[2]
.sym 111151 basesoc_timer0_value[21]
.sym 111155 basesoc_timer0_value[4]
.sym 111159 $abc$36366$n4959_1
.sym 111160 basesoc_timer0_value_status[6]
.sym 111161 $abc$36366$n3306
.sym 111162 basesoc_timer0_reload_storage[22]
.sym 111163 basesoc_timer0_load_storage[5]
.sym 111164 $abc$36366$n5163_1
.sym 111165 basesoc_timer0_en_storage
.sym 111167 basesoc_timer0_reload_storage[22]
.sym 111168 $abc$36366$n6513
.sym 111169 basesoc_timer0_eventmanager_status_w
.sym 111171 $abc$36366$n3296
.sym 111172 basesoc_timer0_load_storage[16]
.sym 111175 basesoc_timer0_reload_storage[11]
.sym 111176 $abc$36366$n6480
.sym 111177 basesoc_timer0_eventmanager_status_w
.sym 111179 basesoc_timer0_load_storage[11]
.sym 111180 $abc$36366$n5175_1
.sym 111181 basesoc_timer0_en_storage
.sym 111183 basesoc_timer0_load_storage[16]
.sym 111184 $abc$36366$n5185_1
.sym 111185 basesoc_timer0_en_storage
.sym 111187 basesoc_timer0_reload_storage[16]
.sym 111188 $abc$36366$n6495
.sym 111189 basesoc_timer0_eventmanager_status_w
.sym 111191 basesoc_timer0_load_storage[17]
.sym 111192 $abc$36366$n5187_1
.sym 111193 basesoc_timer0_en_storage
.sym 111195 basesoc_timer0_value[16]
.sym 111196 basesoc_timer0_value[17]
.sym 111197 basesoc_timer0_value[18]
.sym 111198 basesoc_timer0_value[19]
.sym 111199 basesoc_timer0_reload_storage[16]
.sym 111200 $abc$36366$n3306
.sym 111201 $abc$36366$n4960_1
.sym 111202 $abc$36366$n4956_1
.sym 111203 basesoc_timer0_load_storage[21]
.sym 111204 $abc$36366$n5195
.sym 111205 basesoc_timer0_en_storage
.sym 111207 basesoc_timer0_reload_storage[21]
.sym 111208 $abc$36366$n6510
.sym 111209 basesoc_timer0_eventmanager_status_w
.sym 111211 basesoc_timer0_reload_storage[17]
.sym 111212 $abc$36366$n6498
.sym 111213 basesoc_timer0_eventmanager_status_w
.sym 111215 $abc$36366$n4954_1
.sym 111216 basesoc_timer0_value_status[27]
.sym 111217 $abc$36366$n3294
.sym 111218 basesoc_timer0_load_storage[11]
.sym 111219 basesoc_timer0_value[20]
.sym 111220 basesoc_timer0_value[21]
.sym 111221 basesoc_timer0_value[22]
.sym 111222 basesoc_timer0_value[23]
.sym 111223 $abc$36366$n3317
.sym 111224 $abc$36366$n3318
.sym 111225 $abc$36366$n3319
.sym 111226 $abc$36366$n3320
.sym 111227 basesoc_timer0_value[24]
.sym 111228 basesoc_timer0_value[25]
.sym 111229 basesoc_timer0_value[26]
.sym 111230 basesoc_timer0_value[27]
.sym 111231 basesoc_timer0_value[3]
.sym 111235 basesoc_timer0_value[9]
.sym 111239 basesoc_timer0_value[27]
.sym 111243 basesoc_timer0_reload_storage[11]
.sym 111244 $abc$36366$n3303
.sym 111245 $abc$36366$n3298
.sym 111246 basesoc_timer0_load_storage[27]
.sym 111247 $abc$36366$n3289
.sym 111248 $abc$36366$n3298
.sym 111249 sys_rst
.sym 111251 basesoc_timer0_value[28]
.sym 111252 basesoc_timer0_value[29]
.sym 111253 basesoc_timer0_value[30]
.sym 111254 basesoc_timer0_value[31]
.sym 111255 basesoc_timer0_reload_storage[24]
.sym 111256 $abc$36366$n3309
.sym 111257 $abc$36366$n3292
.sym 111258 basesoc_timer0_load_storage[0]
.sym 111259 basesoc_timer0_value[24]
.sym 111263 basesoc_timer0_value[26]
.sym 111267 $abc$36366$n3303
.sym 111268 basesoc_timer0_reload_storage[8]
.sym 111269 $abc$36366$n4953_1
.sym 111270 $abc$36366$n4963_1
.sym 111271 $abc$36366$n4954_1
.sym 111272 basesoc_timer0_value_status[24]
.sym 111275 basesoc_timer0_value[29]
.sym 111279 basesoc_timer0_value_status[26]
.sym 111280 $abc$36366$n4954_1
.sym 111281 $abc$36366$n4978_1
.sym 111282 $abc$36366$n4979
.sym 111283 $abc$36366$n3290
.sym 111284 basesoc_we
.sym 111299 $abc$36366$n2851_1
.sym 111300 $abc$36366$n3264
.sym 111301 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 111339 $abc$36366$n2851_1
.sym 111340 $abc$36366$n3264
.sym 111341 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 111347 $abc$36366$n2851_1
.sym 111348 $abc$36366$n3264
.sym 111349 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 111351 spiflash_bus_dat_r[22]
.sym 111352 array_muxed0[5]
.sym 111353 $abc$36366$n3380
.sym 111355 spiflash_bus_dat_r[23]
.sym 111356 array_muxed0[6]
.sym 111357 $abc$36366$n3380
.sym 111359 $abc$36366$n4413_1
.sym 111360 $abc$36366$n4412
.sym 111361 basesoc_picorv323[1]
.sym 111363 slave_sel_r[1]
.sym 111364 spiflash_bus_dat_r[8]
.sym 111365 $abc$36366$n2818
.sym 111366 $abc$36366$n3970_1
.sym 111367 slave_sel_r[1]
.sym 111368 spiflash_bus_dat_r[22]
.sym 111369 $abc$36366$n2818
.sym 111370 $abc$36366$n2983
.sym 111371 basesoc_picorv327[5]
.sym 111372 basesoc_picorv327[4]
.sym 111373 basesoc_picorv323[0]
.sym 111375 slave_sel_r[1]
.sym 111376 spiflash_bus_dat_r[23]
.sym 111377 $abc$36366$n2818
.sym 111378 $abc$36366$n2979
.sym 111379 spiflash_bus_dat_r[21]
.sym 111380 array_muxed0[4]
.sym 111381 $abc$36366$n3380
.sym 111383 $abc$36366$n4404_1
.sym 111384 $abc$36366$n4389_1
.sym 111385 basesoc_picorv323[2]
.sym 111386 basesoc_picorv323[3]
.sym 111387 $abc$36366$n4407
.sym 111388 $abc$36366$n4404_1
.sym 111389 basesoc_picorv323[2]
.sym 111391 basesoc_picorv327[3]
.sym 111392 basesoc_picorv327[2]
.sym 111393 basesoc_picorv323[0]
.sym 111395 $abc$36366$n4415
.sym 111396 basesoc_picorv323[1]
.sym 111399 $abc$36366$n4406
.sym 111400 $abc$36366$n4405_1
.sym 111401 basesoc_picorv323[1]
.sym 111403 $abc$36366$n4414_1
.sym 111404 $abc$36366$n4416_1
.sym 111405 $abc$36366$n4411_1
.sym 111406 basesoc_picorv323[2]
.sym 111407 $abc$36366$n4415
.sym 111408 $abc$36366$n4412
.sym 111409 basesoc_picorv323[1]
.sym 111411 $abc$36366$n4407
.sym 111412 $abc$36366$n4411_1
.sym 111413 basesoc_picorv323[2]
.sym 111414 $abc$36366$n5504_1
.sym 111415 $abc$36366$n4393_1
.sym 111416 $abc$36366$n4391
.sym 111417 basesoc_picorv323[1]
.sym 111419 $abc$36366$n4407
.sym 111420 $abc$36366$n4389_1
.sym 111421 basesoc_picorv323[2]
.sym 111423 basesoc_picorv327[19]
.sym 111424 basesoc_picorv327[18]
.sym 111425 basesoc_picorv323[0]
.sym 111427 basesoc_picorv327[21]
.sym 111428 basesoc_picorv327[20]
.sym 111429 basesoc_picorv323[0]
.sym 111431 $abc$36366$n4410_1
.sym 111432 $abc$36366$n4403
.sym 111433 basesoc_picorv323[3]
.sym 111435 $abc$36366$n4391
.sym 111436 $abc$36366$n4390_1
.sym 111437 basesoc_picorv323[1]
.sym 111439 $abc$36366$n4392_1
.sym 111440 $abc$36366$n4389_1
.sym 111441 basesoc_picorv323[2]
.sym 111443 $abc$36366$n4394_1
.sym 111444 $abc$36366$n4393_1
.sym 111445 basesoc_picorv323[1]
.sym 111447 $abc$36366$n4398_1
.sym 111448 $abc$36366$n4397_1
.sym 111449 basesoc_picorv323[1]
.sym 111451 $abc$36366$n4399_1
.sym 111452 $abc$36366$n4396_1
.sym 111453 basesoc_picorv323[2]
.sym 111455 $abc$36366$n4401_1
.sym 111456 $abc$36366$n4400_1
.sym 111457 basesoc_picorv323[1]
.sym 111459 $abc$36366$n4505
.sym 111460 $abc$36366$n5505_1
.sym 111461 basesoc_picorv323[4]
.sym 111462 $abc$36366$n4417_1
.sym 111463 $abc$36366$n4456_1
.sym 111464 $abc$36366$n4401_1
.sym 111465 basesoc_picorv323[1]
.sym 111467 basesoc_picorv327[23]
.sym 111468 basesoc_picorv327[22]
.sym 111469 basesoc_picorv323[0]
.sym 111471 $abc$36366$n4396_1
.sym 111472 $abc$36366$n4392_1
.sym 111473 basesoc_picorv323[2]
.sym 111475 basesoc_picorv327[31]
.sym 111476 basesoc_picorv327[30]
.sym 111477 basesoc_picorv323[0]
.sym 111479 $abc$36366$n4577
.sym 111480 $abc$36366$n4576
.sym 111481 basesoc_picorv323[4]
.sym 111482 $abc$36366$n4417_1
.sym 111483 $abc$36366$n4456_1
.sym 111484 $abc$36366$n4507_1
.sym 111485 basesoc_picorv323[3]
.sym 111487 $abc$36366$n4506_1
.sym 111488 $abc$36366$n4504_1
.sym 111489 basesoc_picorv323[3]
.sym 111491 $abc$36366$n3688_1
.sym 111492 $abc$36366$n2982_1
.sym 111493 $abc$36366$n4731
.sym 111495 $abc$36366$n4456_1
.sym 111496 $abc$36366$n4395_1
.sym 111497 basesoc_picorv323[3]
.sym 111499 $abc$36366$n4456_1
.sym 111500 $abc$36366$n4399_1
.sym 111501 basesoc_picorv323[2]
.sym 111503 $abc$36366$n4507_1
.sym 111504 $abc$36366$n4506_1
.sym 111505 basesoc_picorv323[3]
.sym 111507 $abc$36366$n4548
.sym 111508 $abc$36366$n4547
.sym 111509 basesoc_picorv323[4]
.sym 111510 $abc$36366$n4417_1
.sym 111511 $abc$36366$n4697
.sym 111512 $abc$36366$n4251_1
.sym 111513 $abc$36366$n4698
.sym 111514 $abc$36366$n3829_1
.sym 111515 $abc$36366$n2917
.sym 111516 $abc$36366$n3423
.sym 111517 basesoc_picorv327[1]
.sym 111518 basesoc_picorv327[0]
.sym 111519 $abc$36366$n2908
.sym 111520 $abc$36366$n3429
.sym 111521 basesoc_picorv327[1]
.sym 111522 basesoc_picorv327[0]
.sym 111523 $abc$36366$n3688_1
.sym 111524 $abc$36366$n2939
.sym 111525 $abc$36366$n4699_1
.sym 111527 $abc$36366$n4577
.sym 111528 basesoc_picorv323[4]
.sym 111529 $abc$36366$n4604
.sym 111530 $abc$36366$n4663_1
.sym 111531 $abc$36366$n2962
.sym 111532 $abc$36366$n3688_1
.sym 111533 $abc$36366$n4715
.sym 111534 $abc$36366$n4251_1
.sym 111535 $abc$36366$n4251_1
.sym 111536 $abc$36366$n4729
.sym 111537 $abc$36366$n4730_1
.sym 111539 $abc$36366$n2921
.sym 111540 $abc$36366$n3975_1
.sym 111541 basesoc_picorv327[1]
.sym 111542 basesoc_picorv327[0]
.sym 111543 picorv32.mem_rdata_q[22]
.sym 111544 $abc$36366$n2982_1
.sym 111545 $abc$36366$n2859
.sym 111547 $abc$36366$n2973_1
.sym 111548 picorv32.latched_is_lu
.sym 111549 picorv32.mem_wordsize[0]
.sym 111551 $abc$36366$n2921
.sym 111552 $abc$36366$n4762
.sym 111553 $abc$36366$n4761
.sym 111554 $abc$36366$n4746
.sym 111555 picorv32.reg_out[8]
.sym 111556 picorv32.alu_out_q[8]
.sym 111557 picorv32.latched_stalu
.sym 111559 basesoc_picorv327[1]
.sym 111560 picorv32.mem_wordsize[2]
.sym 111561 picorv32.mem_wordsize[0]
.sym 111562 $abc$36366$n3975_1
.sym 111563 picorv32.mem_rdata_latched[22]
.sym 111567 basesoc_picorv327[1]
.sym 111568 picorv32.mem_wordsize[2]
.sym 111571 picorv32.reg_next_pc[8]
.sym 111572 picorv32.reg_out[8]
.sym 111573 $abc$36366$n3836_1
.sym 111575 $abc$36366$n4745_1
.sym 111576 $abc$36366$n4802_1
.sym 111577 $abc$36366$n4839
.sym 111578 $abc$36366$n3829_1
.sym 111579 $abc$36366$n2908
.sym 111580 $abc$36366$n4762
.sym 111581 $abc$36366$n4790_1
.sym 111582 $abc$36366$n4746
.sym 111583 $abc$36366$n2917
.sym 111584 $abc$36366$n4762
.sym 111585 $abc$36366$n4776
.sym 111586 $abc$36366$n4746
.sym 111587 basesoc_picorv327[1]
.sym 111588 picorv32.mem_wordsize[2]
.sym 111589 picorv32.mem_wordsize[0]
.sym 111590 $abc$36366$n3423
.sym 111591 basesoc_picorv327[1]
.sym 111592 picorv32.mem_wordsize[2]
.sym 111593 picorv32.mem_wordsize[0]
.sym 111594 $abc$36366$n3429
.sym 111595 $abc$36366$n2982_1
.sym 111596 picorv32.latched_is_lu
.sym 111597 picorv32.mem_wordsize[0]
.sym 111599 $abc$36366$n4745_1
.sym 111600 $abc$36366$n4760_1
.sym 111601 $abc$36366$n3829_1
.sym 111602 $abc$36366$n5514_1
.sym 111603 $abc$36366$n4745_1
.sym 111604 $abc$36366$n4789
.sym 111605 $abc$36366$n3829_1
.sym 111606 $abc$36366$n5526
.sym 111607 $abc$36366$n4745_1
.sym 111608 $abc$36366$n4775_1
.sym 111609 $abc$36366$n3829_1
.sym 111610 $abc$36366$n5520_1
.sym 111611 picorv32.mem_rdata_latched[23]
.sym 111615 $abc$36366$n4796_1
.sym 111616 $abc$36366$n4746
.sym 111617 $abc$36366$n4745_1
.sym 111618 $abc$36366$n3829_1
.sym 111619 picorv32.mem_rdata_q[23]
.sym 111620 $abc$36366$n2978
.sym 111621 $abc$36366$n2859
.sym 111623 picorv32.mem_rdata_latched[24]
.sym 111627 $abc$36366$n4745_1
.sym 111628 $abc$36366$n4802_1
.sym 111629 $abc$36366$n4815
.sym 111630 $abc$36366$n3829_1
.sym 111631 $abc$36366$n2939
.sym 111632 picorv32.latched_is_lu
.sym 111633 picorv32.mem_wordsize[0]
.sym 111635 $abc$36366$n4745_1
.sym 111636 $abc$36366$n4802_1
.sym 111637 $abc$36366$n4833
.sym 111638 $abc$36366$n3829_1
.sym 111639 $abc$36366$n7109
.sym 111640 picorv32.cpu_state[3]
.sym 111641 $abc$36366$n4735
.sym 111643 picorv32.mem_rdata_latched[17]
.sym 111647 picorv32.mem_rdata_q[17]
.sym 111648 $abc$36366$n2925_1
.sym 111649 $abc$36366$n2859
.sym 111651 $abc$36366$n4728
.sym 111652 $abc$36366$n3829_1
.sym 111653 $abc$36366$n5508_1
.sym 111654 $abc$36366$n4734
.sym 111655 $abc$36366$n2956_1
.sym 111656 picorv32.latched_is_lu
.sym 111657 picorv32.mem_wordsize[0]
.sym 111659 picorv32.cpu_state[4]
.sym 111660 basesoc_picorv327[6]
.sym 111661 picorv32.cpu_state[0]
.sym 111662 picorv32.irq_pending[6]
.sym 111663 $abc$36366$n7121
.sym 111664 picorv32.cpu_state[3]
.sym 111665 $abc$36366$n4814
.sym 111666 $abc$36366$n4816
.sym 111667 $abc$36366$n4703
.sym 111668 picorv32.cpuregs_rs1[2]
.sym 111669 $abc$36366$n4696_1
.sym 111670 $abc$36366$n4700
.sym 111671 $abc$36366$n7124
.sym 111672 picorv32.cpu_state[3]
.sym 111673 $abc$36366$n4832
.sym 111674 $abc$36366$n4834
.sym 111675 picorv32.cpu_state[4]
.sym 111676 basesoc_picorv327[2]
.sym 111677 picorv32.cpu_state[0]
.sym 111678 picorv32.irq_pending[2]
.sym 111679 basesoc_picorv327[3]
.sym 111680 picorv32.cpu_state[4]
.sym 111681 $abc$36366$n3412
.sym 111682 picorv32.irq_mask[3]
.sym 111683 $abc$36366$n4037_1
.sym 111684 picorv32.cpuregs_rs1[3]
.sym 111685 $abc$36366$n4057_1
.sym 111687 $abc$36366$n4703
.sym 111688 picorv32.cpuregs_rs1[15]
.sym 111689 $abc$36366$n4795
.sym 111690 $abc$36366$n4797
.sym 111691 $abc$36366$n4703
.sym 111692 picorv32.cpuregs_rs1[3]
.sym 111693 $abc$36366$n4710
.sym 111694 $abc$36366$n4711_1
.sym 111695 picorv32.irq_mask[2]
.sym 111696 $abc$36366$n3412
.sym 111697 $abc$36366$n4701
.sym 111698 $abc$36366$n4702_1
.sym 111699 picorv32.decoded_imm[2]
.sym 111700 picorv32.reg_pc[2]
.sym 111701 picorv32.cpu_state[3]
.sym 111703 picorv32.irq_mask[1]
.sym 111704 picorv32.cpuregs_rs1[1]
.sym 111705 picorv32.instr_maskirq
.sym 111706 picorv32.cpu_state[2]
.sym 111707 $abc$36366$n4703
.sym 111708 picorv32.cpuregs_rs1[5]
.sym 111709 $abc$36366$n4725
.sym 111710 $abc$36366$n4726
.sym 111711 picorv32.irq_pending[1]
.sym 111712 picorv32.cpu_state[0]
.sym 111713 $abc$36366$n4693_1
.sym 111714 $abc$36366$n4694
.sym 111715 picorv32.cpu_state[3]
.sym 111716 picorv32.decoded_imm[1]
.sym 111717 basesoc_picorv327[1]
.sym 111718 picorv32.cpu_state[4]
.sym 111719 $abc$36366$n4688
.sym 111720 $abc$36366$n4692
.sym 111723 $abc$36366$n207
.sym 111724 picorv32.reg_pc[2]
.sym 111725 picorv32.latched_compr
.sym 111726 $abc$36366$n4294_1
.sym 111727 $abc$36366$n3837
.sym 111728 $abc$36366$n2845
.sym 111729 $abc$36366$n4293_1
.sym 111731 basesoc_picorv327[5]
.sym 111732 picorv32.cpu_state[4]
.sym 111733 $abc$36366$n3412
.sym 111734 picorv32.irq_mask[5]
.sym 111735 picorv32.reg_next_pc[2]
.sym 111736 picorv32.irq_state[0]
.sym 111737 $abc$36366$n4295_1
.sym 111739 $abc$36366$n4080_1
.sym 111740 picorv32.reg_pc[9]
.sym 111741 picorv32.cpuregs_rs1[9]
.sym 111742 $abc$36366$n4037_1
.sym 111743 picorv32.irq_mask[2]
.sym 111744 picorv32.irq_state[1]
.sym 111745 picorv32.irq_pending[2]
.sym 111747 basesoc_picorv327[14]
.sym 111748 picorv32.cpu_state[4]
.sym 111749 $abc$36366$n5525
.sym 111750 $abc$36366$n4793_1
.sym 111751 $abc$36366$n3856_1
.sym 111752 $abc$36366$n2845
.sym 111753 $abc$36366$n4304_1
.sym 111754 $abc$36366$n4303_1
.sym 111755 $abc$36366$n4703
.sym 111756 picorv32.cpuregs_rs1[22]
.sym 111757 $abc$36366$n4841
.sym 111758 $abc$36366$n4842
.sym 111759 picorv32.cpu_state[3]
.sym 111760 $abc$36366$n7108
.sym 111761 picorv32.cpu_state[0]
.sym 111762 picorv32.irq_pending[5]
.sym 111763 picorv32.irq_pending[22]
.sym 111764 picorv32.cpu_state[0]
.sym 111765 $abc$36366$n4838
.sym 111766 $abc$36366$n4840
.sym 111767 $abc$36366$n4703
.sym 111768 picorv32.cpuregs_rs1[21]
.sym 111769 $abc$36366$n4835
.sym 111770 $abc$36366$n4836
.sym 111771 picorv32.reg_next_pc[6]
.sym 111772 picorv32.irq_state[0]
.sym 111773 $abc$36366$n207
.sym 111774 $abc$36366$n5941
.sym 111775 picorv32.cpu_state[4]
.sym 111776 basesoc_picorv327[21]
.sym 111777 picorv32.cpu_state[0]
.sym 111778 picorv32.irq_pending[21]
.sym 111779 picorv32.cpu_state[3]
.sym 111780 $abc$36366$n7106
.sym 111781 picorv32.cpu_state[0]
.sym 111782 picorv32.irq_pending[3]
.sym 111783 $abc$36366$n4080_1
.sym 111784 picorv32.reg_pc[21]
.sym 111785 picorv32.cpuregs_rs1[21]
.sym 111786 $abc$36366$n4037_1
.sym 111787 picorv32.irq_mask[3]
.sym 111788 picorv32.irq_state[1]
.sym 111789 picorv32.irq_pending[3]
.sym 111791 picorv32.cpu_state[3]
.sym 111792 $abc$36366$n7117
.sym 111793 picorv32.cpu_state[0]
.sym 111794 picorv32.irq_pending[14]
.sym 111795 $abc$36366$n4080_1
.sym 111796 picorv32.reg_pc[22]
.sym 111797 picorv32.cpuregs_rs1[22]
.sym 111798 $abc$36366$n4037_1
.sym 111799 picorv32.reg_next_pc[21]
.sym 111800 picorv32.irq_state[0]
.sym 111801 $abc$36366$n207
.sym 111802 $abc$36366$n5971
.sym 111803 $abc$36366$n4080_1
.sym 111804 picorv32.reg_pc[26]
.sym 111805 picorv32.cpuregs_rs1[26]
.sym 111806 $abc$36366$n4037_1
.sym 111807 picorv32.reg_next_pc[5]
.sym 111808 picorv32.irq_state[0]
.sym 111809 $abc$36366$n207
.sym 111810 $abc$36366$n5939
.sym 111811 $abc$36366$n5523
.sym 111812 $abc$36366$n5973
.sym 111813 $abc$36366$n3924_1
.sym 111814 $abc$36366$n2845
.sym 111815 $abc$36366$n5523
.sym 111816 $abc$36366$n5959
.sym 111817 $abc$36366$n3896_1
.sym 111818 $abc$36366$n2845
.sym 111819 $abc$36366$n5523
.sym 111820 $abc$36366$n5945
.sym 111821 $abc$36366$n3868_1
.sym 111822 $abc$36366$n2845
.sym 111823 picorv32.reg_next_pc[9]
.sym 111824 picorv32.irq_state[0]
.sym 111825 $abc$36366$n207
.sym 111826 $abc$36366$n5947
.sym 111827 $abc$36366$n5523
.sym 111828 $abc$36366$n5949
.sym 111829 $abc$36366$n3876
.sym 111830 $abc$36366$n2845
.sym 111832 picorv32.reg_pc[2]
.sym 111833 $abc$36366$n6750
.sym 111836 picorv32.reg_pc[3]
.sym 111838 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 111840 picorv32.reg_pc[4]
.sym 111842 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 111844 picorv32.reg_pc[5]
.sym 111846 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 111848 picorv32.reg_pc[6]
.sym 111850 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 111852 picorv32.reg_pc[7]
.sym 111854 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 111856 picorv32.reg_pc[8]
.sym 111858 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 111860 picorv32.reg_pc[9]
.sym 111862 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 111864 picorv32.reg_pc[10]
.sym 111866 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 111868 picorv32.reg_pc[11]
.sym 111870 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 111872 picorv32.reg_pc[12]
.sym 111874 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 111876 picorv32.reg_pc[13]
.sym 111878 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 111880 picorv32.reg_pc[14]
.sym 111882 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 111884 picorv32.reg_pc[15]
.sym 111886 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 111888 picorv32.reg_pc[16]
.sym 111890 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 111892 picorv32.reg_pc[17]
.sym 111894 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 111896 picorv32.reg_pc[18]
.sym 111898 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 111900 picorv32.reg_pc[19]
.sym 111902 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 111904 picorv32.reg_pc[20]
.sym 111906 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 111908 picorv32.reg_pc[21]
.sym 111910 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 111912 picorv32.reg_pc[22]
.sym 111914 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 111916 picorv32.reg_pc[23]
.sym 111918 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 111920 picorv32.reg_pc[24]
.sym 111922 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 111924 picorv32.reg_pc[25]
.sym 111926 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 111928 picorv32.reg_pc[26]
.sym 111930 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 111932 picorv32.reg_pc[27]
.sym 111934 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 111936 picorv32.reg_pc[28]
.sym 111938 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 111940 picorv32.reg_pc[29]
.sym 111942 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 111944 picorv32.reg_pc[30]
.sym 111946 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 111948 picorv32.reg_pc[31]
.sym 111950 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 111951 picorv32.reg_next_pc[27]
.sym 111952 picorv32.irq_state[0]
.sym 111953 $abc$36366$n207
.sym 111954 $abc$36366$n5983
.sym 111955 picorv32.reg_next_pc[29]
.sym 111956 picorv32.irq_state[0]
.sym 111957 $abc$36366$n207
.sym 111958 $abc$36366$n5987
.sym 112039 basesoc_dat_w[3]
.sym 112055 basesoc_dat_w[2]
.sym 112059 basesoc_timer0_reload_storage[10]
.sym 112060 $abc$36366$n6477
.sym 112061 basesoc_timer0_eventmanager_status_w
.sym 112063 basesoc_dat_w[6]
.sym 112067 basesoc_timer0_reload_storage[15]
.sym 112068 $abc$36366$n6492
.sym 112069 basesoc_timer0_eventmanager_status_w
.sym 112071 basesoc_ctrl_reset_reset_r
.sym 112075 $abc$36366$n3303
.sym 112076 $abc$36366$n3289
.sym 112077 sys_rst
.sym 112079 basesoc_dat_w[5]
.sym 112083 basesoc_dat_w[7]
.sym 112087 basesoc_dat_w[2]
.sym 112091 $abc$36366$n3296
.sym 112092 $abc$36366$n3289
.sym 112093 sys_rst
.sym 112095 basesoc_timer0_reload_storage[10]
.sym 112096 $abc$36366$n3303
.sym 112097 $abc$36366$n3296
.sym 112098 basesoc_timer0_load_storage[18]
.sym 112099 basesoc_dat_w[1]
.sym 112103 basesoc_timer0_value_status[10]
.sym 112104 $abc$36366$n4961
.sym 112105 $abc$36366$n4981_1
.sym 112106 $abc$36366$n4982
.sym 112107 basesoc_dat_w[7]
.sym 112111 basesoc_ctrl_reset_reset_r
.sym 112115 basesoc_timer0_reload_storage[3]
.sym 112116 $abc$36366$n6456
.sym 112117 basesoc_timer0_eventmanager_status_w
.sym 112119 basesoc_timer0_load_storage[18]
.sym 112120 $abc$36366$n5189
.sym 112121 basesoc_timer0_en_storage
.sym 112123 basesoc_timer0_load_storage[6]
.sym 112124 $abc$36366$n5165
.sym 112125 basesoc_timer0_en_storage
.sym 112127 basesoc_timer0_reload_storage[23]
.sym 112128 $abc$36366$n6516
.sym 112129 basesoc_timer0_eventmanager_status_w
.sym 112131 basesoc_timer0_load_storage[23]
.sym 112132 $abc$36366$n5199_1
.sym 112133 basesoc_timer0_en_storage
.sym 112135 basesoc_timer0_load_storage[23]
.sym 112136 $abc$36366$n3296
.sym 112137 $abc$36366$n3298
.sym 112138 basesoc_timer0_load_storage[31]
.sym 112139 basesoc_timer0_reload_storage[6]
.sym 112140 $abc$36366$n6465
.sym 112141 basesoc_timer0_eventmanager_status_w
.sym 112143 basesoc_timer0_reload_storage[18]
.sym 112144 $abc$36366$n6501
.sym 112145 basesoc_timer0_eventmanager_status_w
.sym 112147 $abc$36366$n4959_1
.sym 112148 basesoc_timer0_value_status[2]
.sym 112149 $abc$36366$n3306
.sym 112150 basesoc_timer0_reload_storage[18]
.sym 112151 basesoc_timer0_value[19]
.sym 112155 $abc$36366$n4989_1
.sym 112156 $abc$36366$n4991
.sym 112157 $abc$36366$n4992_1
.sym 112158 $abc$36366$n4993_1
.sym 112159 $abc$36366$n4962_1
.sym 112160 basesoc_timer0_value_status[19]
.sym 112163 $abc$36366$n4962_1
.sym 112164 basesoc_timer0_value_status[22]
.sym 112165 $abc$36366$n3300
.sym 112166 basesoc_timer0_reload_storage[6]
.sym 112167 basesoc_timer0_value_status[30]
.sym 112168 $abc$36366$n4954_1
.sym 112169 $abc$36366$n5014
.sym 112171 basesoc_timer0_value[30]
.sym 112175 basesoc_timer0_value[22]
.sym 112179 $abc$36366$n3309
.sym 112180 basesoc_timer0_reload_storage[27]
.sym 112181 $abc$36366$n3300
.sym 112182 basesoc_timer0_reload_storage[3]
.sym 112183 basesoc_timer0_reload_storage[30]
.sym 112184 $abc$36366$n6537
.sym 112185 basesoc_timer0_eventmanager_status_w
.sym 112187 $abc$36366$n4959_1
.sym 112188 basesoc_timer0_value_status[3]
.sym 112189 $abc$36366$n3292
.sym 112190 basesoc_timer0_load_storage[3]
.sym 112191 $abc$36366$n5539_1
.sym 112192 $abc$36366$n5540
.sym 112193 $abc$36366$n4990_1
.sym 112194 $abc$36366$n3290
.sym 112195 basesoc_timer0_load_storage[3]
.sym 112196 $abc$36366$n5159
.sym 112197 basesoc_timer0_en_storage
.sym 112199 $abc$36366$n4977_1
.sym 112200 $abc$36366$n4980_1
.sym 112201 $abc$36366$n4983_1
.sym 112202 $abc$36366$n3290
.sym 112203 basesoc_adr[4]
.sym 112204 $abc$36366$n3329_1
.sym 112205 $abc$36366$n3218
.sym 112207 basesoc_adr[4]
.sym 112208 $abc$36366$n3329_1
.sym 112209 $abc$36366$n2852
.sym 112211 basesoc_timer0_load_storage[30]
.sym 112212 $abc$36366$n5213
.sym 112213 basesoc_timer0_en_storage
.sym 112215 basesoc_ctrl_reset_reset_r
.sym 112216 $abc$36366$n3289
.sym 112217 $abc$36366$n3328
.sym 112218 sys_rst
.sym 112219 interface2_bank_bus_dat_r[3]
.sym 112220 interface3_bank_bus_dat_r[3]
.sym 112221 interface4_bank_bus_dat_r[3]
.sym 112222 interface5_bank_bus_dat_r[3]
.sym 112223 basesoc_adr[4]
.sym 112224 $abc$36366$n5550
.sym 112225 $abc$36366$n3329_1
.sym 112226 $abc$36366$n5549
.sym 112227 basesoc_dat_w[3]
.sym 112231 interface2_bank_bus_dat_r[2]
.sym 112232 interface3_bank_bus_dat_r[2]
.sym 112233 interface4_bank_bus_dat_r[2]
.sym 112234 interface5_bank_bus_dat_r[2]
.sym 112235 adr[2]
.sym 112236 basesoc_adr[3]
.sym 112239 basesoc_ctrl_reset_reset_r
.sym 112243 basesoc_adr[4]
.sym 112244 $abc$36366$n3329_1
.sym 112245 $abc$36366$n3212
.sym 112247 basesoc_timer0_eventmanager_status_w
.sym 112248 basesoc_timer0_zero_old_trigger
.sym 112251 $abc$36366$n2884
.sym 112252 $abc$36366$n3327
.sym 112255 basesoc_adr[13]
.sym 112256 basesoc_adr[9]
.sym 112257 $abc$36366$n3237
.sym 112259 basesoc_we
.sym 112260 $abc$36366$n3236
.sym 112261 $abc$36366$n3212
.sym 112262 sys_rst
.sym 112263 $abc$36366$n3215
.sym 112264 basesoc_timer0_eventmanager_status_w
.sym 112265 basesoc_timer0_eventmanager_pending_w
.sym 112266 $abc$36366$n3212
.sym 112267 basesoc_adr[13]
.sym 112268 $abc$36366$n3237
.sym 112269 basesoc_adr[9]
.sym 112271 $abc$36366$n2884
.sym 112283 sys_rst
.sym 112284 spiflash_i
.sym 112287 $abc$36366$n3380
.sym 112288 $abc$36366$n2948
.sym 112291 basesoc_uart_phy_rx_busy
.sym 112292 $abc$36366$n3253
.sym 112293 basesoc_uart_phy_uart_clk_rxen
.sym 112294 sys_rst
.sym 112307 sys_rst
.sym 112308 basesoc_dat_w[6]
.sym 112315 slave_sel_r[1]
.sym 112316 spiflash_bus_dat_r[9]
.sym 112317 $abc$36366$n2818
.sym 112318 $abc$36366$n3973_1
.sym 112319 spiflash_bus_dat_r[8]
.sym 112320 array_muxed0[7]
.sym 112321 $abc$36366$n3380
.sym 112327 basesoc_picorv327[7]
.sym 112328 basesoc_picorv327[6]
.sym 112329 basesoc_picorv323[0]
.sym 112335 spiflash_bus_dat_r[9]
.sym 112336 array_muxed0[8]
.sym 112337 $abc$36366$n3380
.sym 112339 picorv32.mem_wordsize[2]
.sym 112340 basesoc_picorv327[0]
.sym 112341 basesoc_picorv327[1]
.sym 112342 picorv32.mem_wordsize[0]
.sym 112343 basesoc_picorv327[9]
.sym 112344 basesoc_picorv327[8]
.sym 112345 basesoc_picorv323[0]
.sym 112347 $abc$36366$n4468_1
.sym 112348 $abc$36366$n4466_1
.sym 112349 basesoc_picorv323[2]
.sym 112351 $abc$36366$n4413_1
.sym 112352 $abc$36366$n4405_1
.sym 112353 basesoc_picorv323[1]
.sym 112355 $abc$36366$n4408_1
.sym 112356 $abc$36366$n4406
.sym 112357 basesoc_picorv323[1]
.sym 112359 $abc$36366$n4409_1
.sym 112360 $abc$36366$n4408_1
.sym 112361 basesoc_picorv323[1]
.sym 112363 basesoc_picorv327[15]
.sym 112364 basesoc_picorv327[14]
.sym 112365 basesoc_picorv323[0]
.sym 112367 $abc$36366$n4466_1
.sym 112368 $abc$36366$n4465_1
.sym 112369 basesoc_picorv323[2]
.sym 112371 eventmanager_status_w[2]
.sym 112375 basesoc_picorv327[16]
.sym 112376 $abc$36366$n4009_1
.sym 112377 $abc$36366$n3870
.sym 112379 $abc$36366$n4472_1
.sym 112380 $abc$36366$n4469_1
.sym 112381 basesoc_picorv323[2]
.sym 112383 basesoc_picorv327[7]
.sym 112384 $abc$36366$n3991_1
.sym 112385 $abc$36366$n3870
.sym 112387 $abc$36366$n4473
.sym 112388 $abc$36366$n4472_1
.sym 112389 basesoc_picorv323[2]
.sym 112391 $abc$36366$n4469_1
.sym 112392 $abc$36366$n4468_1
.sym 112393 basesoc_picorv323[2]
.sym 112395 basesoc_picorv327[10]
.sym 112396 $abc$36366$n3997_1
.sym 112397 $abc$36366$n3870
.sym 112399 $abc$36366$n4467
.sym 112400 $abc$36366$n4464
.sym 112401 basesoc_picorv323[3]
.sym 112403 $abc$36366$n4409_1
.sym 112404 $abc$36366$n4390_1
.sym 112405 basesoc_picorv323[1]
.sym 112407 $abc$36366$n4400_1
.sym 112408 $abc$36366$n4398_1
.sym 112409 basesoc_picorv323[1]
.sym 112411 $abc$36366$n5503_1
.sym 112412 $abc$36366$n5506_1
.sym 112413 $abc$36366$n4510_1
.sym 112415 basesoc_picorv327[29]
.sym 112416 basesoc_picorv327[28]
.sym 112417 basesoc_picorv323[0]
.sym 112419 basesoc_picorv327[27]
.sym 112420 basesoc_picorv327[26]
.sym 112421 basesoc_picorv323[0]
.sym 112423 $abc$36366$n4476_1
.sym 112424 $abc$36366$n4475
.sym 112425 basesoc_picorv323[2]
.sym 112427 basesoc_picorv327[25]
.sym 112428 basesoc_picorv327[24]
.sym 112429 basesoc_picorv323[0]
.sym 112431 $abc$36366$n4475
.sym 112432 $abc$36366$n4473
.sym 112433 basesoc_picorv323[2]
.sym 112435 $abc$36366$n4397_1
.sym 112436 $abc$36366$n4394_1
.sym 112437 basesoc_picorv323[1]
.sym 112439 basesoc_picorv327[28]
.sym 112440 $abc$36366$n4025_1
.sym 112441 $abc$36366$n3870
.sym 112443 $abc$36366$n4530
.sym 112444 $abc$36366$n4529_1
.sym 112445 basesoc_picorv323[3]
.sym 112447 $abc$36366$n4527
.sym 112448 $abc$36366$n4526_1
.sym 112449 basesoc_picorv323[3]
.sym 112451 basesoc_picorv323[4]
.sym 112452 $abc$36366$n4528_1
.sym 112453 $abc$36366$n4604
.sym 112455 basesoc_picorv327[29]
.sym 112456 $abc$36366$n4027_1
.sym 112457 $abc$36366$n3870
.sym 112459 $abc$36366$n4529_1
.sym 112460 $abc$36366$n4527
.sym 112461 basesoc_picorv323[3]
.sym 112463 $abc$36366$n4456_1
.sym 112464 $abc$36366$n4476_1
.sym 112465 basesoc_picorv323[2]
.sym 112467 $abc$36366$n4528_1
.sym 112468 $abc$36366$n4525
.sym 112469 basesoc_picorv323[4]
.sym 112470 $abc$36366$n4417_1
.sym 112471 $abc$36366$n2879_1
.sym 112472 $abc$36366$n2818
.sym 112473 $abc$36366$n3681_1
.sym 112475 $abc$36366$n2818
.sym 112476 $abc$36366$n2874
.sym 112477 $abc$36366$n3681_1
.sym 112478 $abc$36366$n4714_1
.sym 112479 basesoc_picorv327[14]
.sym 112480 $abc$36366$n4005_1
.sym 112481 $abc$36366$n3870
.sym 112483 basesoc_picorv327[8]
.sym 112484 $abc$36366$n3993_1
.sym 112485 $abc$36366$n3870
.sym 112487 basesoc_picorv327[6]
.sym 112488 $abc$36366$n3989_1
.sym 112489 $abc$36366$n3870
.sym 112491 basesoc_picorv323[4]
.sym 112492 $abc$36366$n4505
.sym 112493 $abc$36366$n4604
.sym 112495 basesoc_picorv327[30]
.sym 112496 $abc$36366$n4029_1
.sym 112497 $abc$36366$n3870
.sym 112499 basesoc_picorv327[20]
.sym 112500 $abc$36366$n4017_1
.sym 112501 $abc$36366$n3870
.sym 112503 $abc$36366$n4738
.sym 112504 $abc$36366$n4251_1
.sym 112505 basesoc_picorv327[0]
.sym 112507 $abc$36366$n4713
.sym 112508 $abc$36366$n3829_1
.sym 112509 $abc$36366$n4716
.sym 112511 $abc$36366$n4737
.sym 112512 $abc$36366$n4739_1
.sym 112513 $abc$36366$n3829_1
.sym 112514 $abc$36366$n4740
.sym 112515 picorv32.reg_out[4]
.sym 112516 picorv32.alu_out_q[4]
.sym 112517 picorv32.latched_stalu
.sym 112519 picorv32.reg_next_pc[4]
.sym 112520 picorv32.reg_out[4]
.sym 112521 $abc$36366$n3836_1
.sym 112523 $abc$36366$n3965_1
.sym 112524 $abc$36366$n3681_1
.sym 112525 $abc$36366$n2978
.sym 112526 $abc$36366$n3688_1
.sym 112527 $abc$36366$n4739_1
.sym 112528 $abc$36366$n4737
.sym 112529 $abc$36366$n4746
.sym 112531 picorv32.reg_next_pc[7]
.sym 112532 picorv32.reg_out[7]
.sym 112533 $abc$36366$n3836_1
.sym 112535 $abc$36366$n3734
.sym 112536 picorv32.decoded_imm[1]
.sym 112537 picorv32.is_lui_auipc_jal
.sym 112538 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112539 picorv32.reg_out[14]
.sym 112540 picorv32.alu_out_q[14]
.sym 112541 picorv32.latched_stalu
.sym 112543 $abc$36366$n3736_1
.sym 112544 picorv32.decoded_imm[2]
.sym 112545 picorv32.is_lui_auipc_jal
.sym 112546 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112547 $abc$36366$n2900
.sym 112548 $abc$36366$n2929
.sym 112549 basesoc_picorv327[1]
.sym 112551 picorv32.reg_next_pc[10]
.sym 112552 picorv32.reg_out[10]
.sym 112553 $abc$36366$n3836_1
.sym 112555 picorv32.reg_next_pc[14]
.sym 112556 picorv32.reg_out[14]
.sym 112557 $abc$36366$n3836_1
.sym 112559 picorv32.reg_out[10]
.sym 112560 picorv32.alu_out_q[10]
.sym 112561 picorv32.latched_stalu
.sym 112563 $abc$36366$n3730
.sym 112564 picorv32.decoded_imm[0]
.sym 112565 picorv32.is_lui_auipc_jal
.sym 112566 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112567 $abc$36366$n2978
.sym 112568 picorv32.latched_is_lu
.sym 112569 picorv32.mem_wordsize[0]
.sym 112571 $abc$36366$n2929
.sym 112572 picorv32.mem_wordsize[0]
.sym 112573 $abc$36366$n4738
.sym 112574 picorv32.mem_wordsize[2]
.sym 112575 picorv32.reg_next_pc[6]
.sym 112576 picorv32.reg_out[6]
.sym 112577 $abc$36366$n3836_1
.sym 112579 picorv32.mem_rdata_latched[15]
.sym 112583 $abc$36366$n4720
.sym 112584 $abc$36366$n3829_1
.sym 112585 $abc$36366$n4724_1
.sym 112587 $abc$36366$n4796_1
.sym 112588 picorv32.latched_is_lh
.sym 112591 picorv32.mem_rdata_q[15]
.sym 112592 $abc$36366$n2929
.sym 112593 $abc$36366$n2859
.sym 112595 picorv32.reg_out[6]
.sym 112596 picorv32.alu_out_q[6]
.sym 112597 picorv32.latched_stalu
.sym 112599 picorv32.reg_out[20]
.sym 112600 picorv32.alu_out_q[20]
.sym 112601 picorv32.latched_stalu
.sym 112605 picorv32.decoded_imm[0]
.sym 112607 picorv32.reg_out[18]
.sym 112608 picorv32.alu_out_q[18]
.sym 112609 picorv32.latched_stalu
.sym 112611 picorv32.reg_out[2]
.sym 112612 picorv32.alu_out_q[2]
.sym 112613 picorv32.latched_stalu
.sym 112615 picorv32.reg_next_pc[20]
.sym 112616 picorv32.reg_out[20]
.sym 112617 $abc$36366$n3836_1
.sym 112619 picorv32.cpu_state[3]
.sym 112620 $abc$36366$n7105
.sym 112621 basesoc_picorv327[0]
.sym 112622 picorv32.cpu_state[4]
.sym 112623 picorv32.mem_rdata_latched[17]
.sym 112627 $abc$36366$n4745_1
.sym 112628 $abc$36366$n4802_1
.sym 112629 $abc$36366$n4845
.sym 112630 $abc$36366$n3829_1
.sym 112631 $abc$36366$n3149
.sym 112632 picorv32.latched_rd[3]
.sym 112633 $abc$36366$n3147
.sym 112634 picorv32.decoded_rd[3]
.sym 112635 $abc$36366$n4037_1
.sym 112636 picorv32.cpuregs_rs1[7]
.sym 112637 $abc$36366$n4086_1
.sym 112639 $abc$36366$n4036_1
.sym 112640 basesoc_picorv327[4]
.sym 112641 $abc$36366$n4058_1
.sym 112642 $abc$36366$n3007_1
.sym 112643 $abc$36366$n4036_1
.sym 112644 basesoc_picorv327[8]
.sym 112645 $abc$36366$n4087_1
.sym 112646 $abc$36366$n3007_1
.sym 112647 $abc$36366$n2995
.sym 112648 basesoc_picorv327[19]
.sym 112651 $abc$36366$n2995
.sym 112652 basesoc_picorv327[6]
.sym 112655 $abc$36366$n2995
.sym 112656 basesoc_picorv327[2]
.sym 112659 $abc$36366$n4036_1
.sym 112660 basesoc_picorv327[21]
.sym 112661 $abc$36366$n4175
.sym 112662 $abc$36366$n3007_1
.sym 112663 picorv32.reg_out[16]
.sym 112664 picorv32.alu_out_q[16]
.sym 112665 picorv32.latched_stalu
.sym 112667 $abc$36366$n4037_1
.sym 112668 picorv32.cpuregs_rs1[20]
.sym 112669 $abc$36366$n4174
.sym 112671 picorv32.reg_next_pc[16]
.sym 112672 picorv32.reg_out[16]
.sym 112673 $abc$36366$n3836_1
.sym 112675 basesoc_timer0_eventmanager_pending_w
.sym 112676 basesoc_timer0_eventmanager_storage
.sym 112677 $abc$36366$n3067
.sym 112678 picorv32.irq_pending[1]
.sym 112679 $abc$36366$n4898_1
.sym 112680 $abc$36366$n4899_1
.sym 112683 picorv32.cpu_state[2]
.sym 112684 picorv32.irq_mask[1]
.sym 112685 picorv32.irq_state[1]
.sym 112686 picorv32.cpu_state[0]
.sym 112687 basesoc_picorv327[15]
.sym 112688 picorv32.cpu_state[4]
.sym 112689 $abc$36366$n4799_1
.sym 112691 picorv32.reg_out[17]
.sym 112692 picorv32.alu_out_q[17]
.sym 112693 picorv32.latched_stalu
.sym 112695 picorv32.cpu_state[3]
.sym 112696 $abc$36366$n7110
.sym 112697 picorv32.cpu_state[4]
.sym 112698 basesoc_picorv327[7]
.sym 112699 $abc$36366$n4080_1
.sym 112700 picorv32.reg_pc[12]
.sym 112701 picorv32.cpuregs_rs1[12]
.sym 112702 $abc$36366$n4037_1
.sym 112703 picorv32.cpu_state[3]
.sym 112704 $abc$36366$n7112
.sym 112705 picorv32.cpu_state[0]
.sym 112706 picorv32.irq_pending[9]
.sym 112707 basesoc_picorv327[9]
.sym 112708 picorv32.cpu_state[4]
.sym 112709 $abc$36366$n4757_1
.sym 112711 $abc$36366$n4080_1
.sym 112712 picorv32.reg_pc[15]
.sym 112713 picorv32.cpuregs_rs1[15]
.sym 112714 $abc$36366$n4037_1
.sym 112715 $abc$36366$n4080_1
.sym 112716 picorv32.reg_pc[8]
.sym 112717 picorv32.cpuregs_rs1[8]
.sym 112718 $abc$36366$n4037_1
.sym 112719 picorv32.cpu_state[3]
.sym 112720 $abc$36366$n7111
.sym 112721 picorv32.cpu_state[4]
.sym 112722 basesoc_picorv327[8]
.sym 112723 $abc$36366$n4080_1
.sym 112724 picorv32.reg_pc[11]
.sym 112725 picorv32.cpuregs_rs1[11]
.sym 112726 $abc$36366$n4037_1
.sym 112727 $abc$36366$n3843_1
.sym 112728 $abc$36366$n2845
.sym 112729 $abc$36366$n4298_1
.sym 112730 $abc$36366$n4297_1
.sym 112731 $abc$36366$n4080_1
.sym 112732 picorv32.reg_pc[18]
.sym 112733 picorv32.cpuregs_rs1[18]
.sym 112734 $abc$36366$n4037_1
.sym 112735 picorv32.cpu_state[3]
.sym 112736 $abc$36366$n7125
.sym 112737 picorv32.cpu_state[4]
.sym 112738 basesoc_picorv327[22]
.sym 112739 $abc$36366$n2995
.sym 112740 basesoc_picorv327[22]
.sym 112741 $abc$36366$n4036_1
.sym 112742 basesoc_picorv327[24]
.sym 112743 picorv32.cpu_state[3]
.sym 112744 $abc$36366$n7118
.sym 112745 picorv32.cpu_state[0]
.sym 112746 picorv32.irq_pending[15]
.sym 112747 picorv32.cpuregs_rs1[23]
.sym 112748 $abc$36366$n4037_1
.sym 112749 $abc$36366$n4196
.sym 112750 $abc$36366$n3007_1
.sym 112751 $abc$36366$n5157
.sym 112755 picorv32.reg_next_pc[2]
.sym 112756 $abc$36366$n3837
.sym 112757 $abc$36366$n3836_1
.sym 112758 $abc$36366$n3838_1
.sym 112759 picorv32.reg_next_pc[3]
.sym 112760 picorv32.irq_state[0]
.sym 112761 $abc$36366$n207
.sym 112762 $abc$36366$n5935
.sym 112763 $abc$36366$n4080_1
.sym 112764 picorv32.reg_pc[25]
.sym 112765 picorv32.cpuregs_rs1[25]
.sym 112766 $abc$36366$n4037_1
.sym 112767 $abc$36366$n4080_1
.sym 112768 picorv32.reg_pc[29]
.sym 112769 picorv32.cpuregs_rs1[29]
.sym 112770 $abc$36366$n4037_1
.sym 112771 picorv32.reg_next_pc[29]
.sym 112772 picorv32.reg_out[29]
.sym 112773 $abc$36366$n3836_1
.sym 112775 $abc$36366$n5523
.sym 112776 $abc$36366$n5943
.sym 112777 $abc$36366$n3864_1
.sym 112778 $abc$36366$n2845
.sym 112779 picorv32.cpu_state[3]
.sym 112780 $abc$36366$n7132
.sym 112781 picorv32.cpu_state[4]
.sym 112782 basesoc_picorv327[29]
.sym 112783 picorv32.cpu_state[3]
.sym 112784 $abc$36366$n7122
.sym 112785 picorv32.cpu_state[4]
.sym 112786 basesoc_picorv327[19]
.sym 112787 picorv32.reg_out[29]
.sym 112788 picorv32.alu_out_q[29]
.sym 112789 picorv32.latched_stalu
.sym 112791 picorv32.cpu_state[3]
.sym 112792 $abc$36366$n7128
.sym 112793 picorv32.cpu_state[4]
.sym 112794 basesoc_picorv327[25]
.sym 112795 picorv32.reg_next_pc[8]
.sym 112796 $abc$36366$n3868_1
.sym 112797 $abc$36366$n3836_1
.sym 112798 $abc$36366$n3838_1
.sym 112799 $abc$36366$n5175
.sym 112803 picorv32.cpu_state[3]
.sym 112804 $abc$36366$n7127
.sym 112805 picorv32.cpu_state[4]
.sym 112806 basesoc_picorv327[24]
.sym 112807 picorv32.cpu_state[3]
.sym 112808 $abc$36366$n7129
.sym 112809 picorv32.cpu_state[4]
.sym 112810 basesoc_picorv327[26]
.sym 112811 picorv32.reg_next_pc[14]
.sym 112812 $abc$36366$n3892_1
.sym 112813 $abc$36366$n3836_1
.sym 112814 $abc$36366$n3838_1
.sym 112815 $abc$36366$n5523
.sym 112816 $abc$36366$n5937
.sym 112817 $abc$36366$n3851_1
.sym 112818 $abc$36366$n2845
.sym 112819 $abc$36366$n5523
.sym 112820 $abc$36366$n5953
.sym 112821 $abc$36366$n3884_1
.sym 112822 $abc$36366$n2845
.sym 112823 $abc$36366$n5163
.sym 112827 $abc$36366$n5193
.sym 112831 picorv32.reg_next_pc[6]
.sym 112832 $abc$36366$n3860_1
.sym 112833 $abc$36366$n3836_1
.sym 112834 $abc$36366$n3838_1
.sym 112835 $abc$36366$n5169
.sym 112839 picorv32.reg_out[24]
.sym 112840 picorv32.alu_out_q[24]
.sym 112841 picorv32.latched_stalu
.sym 112842 $abc$36366$n3836_1
.sym 112843 picorv32.reg_next_pc[4]
.sym 112844 $abc$36366$n3851_1
.sym 112845 picorv32.irq_state[0]
.sym 112846 $abc$36366$n3836_1
.sym 112847 picorv32.cpu_state[3]
.sym 112848 $abc$36366$n7131
.sym 112849 picorv32.cpu_state[4]
.sym 112850 basesoc_picorv327[28]
.sym 112851 picorv32.reg_next_pc[10]
.sym 112852 $abc$36366$n3876
.sym 112853 $abc$36366$n3836_1
.sym 112854 $abc$36366$n3838_1
.sym 112855 picorv32.reg_out[28]
.sym 112856 picorv32.alu_out_q[28]
.sym 112857 picorv32.latched_stalu
.sym 112858 $abc$36366$n3836_1
.sym 112859 picorv32.reg_next_pc[30]
.sym 112860 picorv32.reg_out[30]
.sym 112861 $abc$36366$n3836_1
.sym 112863 picorv32.reg_next_pc[28]
.sym 112864 picorv32.reg_out[28]
.sym 112865 $abc$36366$n3836_1
.sym 112867 picorv32.reg_out[25]
.sym 112868 picorv32.alu_out_q[25]
.sym 112869 picorv32.latched_stalu
.sym 112870 $abc$36366$n2845
.sym 112871 $abc$36366$n3838_1
.sym 112872 picorv32.reg_next_pc[24]
.sym 112873 $abc$36366$n3932_1
.sym 112875 $abc$36366$n5223
.sym 112879 picorv32.reg_out[25]
.sym 112880 picorv32.alu_out_q[25]
.sym 112881 picorv32.latched_stalu
.sym 112882 $abc$36366$n3836_1
.sym 112883 picorv32.reg_next_pc[19]
.sym 112884 picorv32.irq_state[0]
.sym 112885 $abc$36366$n207
.sym 112886 $abc$36366$n5967
.sym 112887 $abc$36366$n3918_1
.sym 112888 $abc$36366$n5211
.sym 112889 $abc$36366$n3846_1
.sym 112891 picorv32.reg_next_pc[20]
.sym 112892 $abc$36366$n3916_1
.sym 112893 $abc$36366$n3836_1
.sym 112894 $abc$36366$n3838_1
.sym 112895 picorv32.reg_next_pc[18]
.sym 112896 $abc$36366$n3908_1
.sym 112897 $abc$36366$n3836_1
.sym 112898 $abc$36366$n3838_1
.sym 112899 $abc$36366$n3838_1
.sym 112900 picorv32.reg_next_pc[27]
.sym 112901 $abc$36366$n3944_1
.sym 112903 $abc$36366$n3894_1
.sym 112904 $abc$36366$n5193
.sym 112905 $abc$36366$n3846_1
.sym 112907 $abc$36366$n5205
.sym 112911 $abc$36366$n5211
.sym 112915 picorv32.reg_next_pc[17]
.sym 112916 $abc$36366$n3904_1
.sym 112917 picorv32.irq_state[0]
.sym 112918 $abc$36366$n3836_1
.sym 112919 $abc$36366$n3838_1
.sym 112920 picorv32.reg_next_pc[28]
.sym 112921 $abc$36366$n3948_1
.sym 112923 $abc$36366$n5235
.sym 112927 $abc$36366$n3838_1
.sym 112928 picorv32.reg_next_pc[31]
.sym 112929 $abc$36366$n3960_1
.sym 112935 $abc$36366$n5229
.sym 112939 $abc$36366$n3838_1
.sym 112940 picorv32.reg_next_pc[26]
.sym 112941 $abc$36366$n3940_1
.sym 112947 $abc$36366$n3934_1
.sym 112948 $abc$36366$n5223
.sym 112949 $abc$36366$n3846_1
.sym 112955 $abc$36366$n3946_1
.sym 112956 $abc$36366$n5232
.sym 112957 $abc$36366$n3846_1
.sym 112983 basesoc_dat_w[3]
.sym 113011 basesoc_dat_w[6]
.sym 113015 basesoc_timer0_load_storage[14]
.sym 113016 $abc$36366$n5181_1
.sym 113017 basesoc_timer0_en_storage
.sym 113019 basesoc_timer0_load_storage[7]
.sym 113020 $abc$36366$n5167_1
.sym 113021 basesoc_timer0_en_storage
.sym 113023 basesoc_timer0_reload_storage[14]
.sym 113024 $abc$36366$n3303
.sym 113025 $abc$36366$n3294
.sym 113026 basesoc_timer0_load_storage[14]
.sym 113027 basesoc_timer0_load_storage[15]
.sym 113028 $abc$36366$n5183
.sym 113029 basesoc_timer0_en_storage
.sym 113031 basesoc_timer0_load_storage[7]
.sym 113032 $abc$36366$n3292
.sym 113033 $abc$36366$n5029_1
.sym 113035 basesoc_timer0_load_storage[10]
.sym 113036 $abc$36366$n5173_1
.sym 113037 basesoc_timer0_en_storage
.sym 113039 basesoc_timer0_reload_storage[14]
.sym 113040 $abc$36366$n6489
.sym 113041 basesoc_timer0_eventmanager_status_w
.sym 113043 basesoc_timer0_reload_storage[15]
.sym 113044 $abc$36366$n3303
.sym 113045 $abc$36366$n3294
.sym 113046 basesoc_timer0_load_storage[15]
.sym 113047 basesoc_timer0_value[15]
.sym 113051 basesoc_timer0_value[18]
.sym 113055 basesoc_timer0_reload_storage[7]
.sym 113056 $abc$36366$n6468
.sym 113057 basesoc_timer0_eventmanager_status_w
.sym 113059 basesoc_timer0_value[14]
.sym 113063 $abc$36366$n4962_1
.sym 113064 basesoc_timer0_value_status[18]
.sym 113065 $abc$36366$n3294
.sym 113066 basesoc_timer0_load_storage[10]
.sym 113067 basesoc_timer0_value[10]
.sym 113071 basesoc_timer0_value[7]
.sym 113075 basesoc_timer0_value_status[14]
.sym 113076 $abc$36366$n4961
.sym 113077 basesoc_timer0_load_storage[22]
.sym 113078 $abc$36366$n3296
.sym 113079 basesoc_timer0_reload_storage[23]
.sym 113080 $abc$36366$n3306
.sym 113081 $abc$36366$n5026
.sym 113083 basesoc_timer0_value_status[15]
.sym 113084 $abc$36366$n4961
.sym 113085 $abc$36366$n5023
.sym 113087 $abc$36366$n5542_1
.sym 113088 basesoc_adr[4]
.sym 113089 $abc$36366$n5543
.sym 113090 $abc$36366$n5020
.sym 113091 basesoc_timer0_value_status[23]
.sym 113092 $abc$36366$n4962_1
.sym 113093 $abc$36366$n5025
.sym 113094 $abc$36366$n5027
.sym 113095 $abc$36366$n3309
.sym 113096 $abc$36366$n3289
.sym 113097 sys_rst
.sym 113099 basesoc_dat_w[6]
.sym 113103 basesoc_timer0_load_storage[6]
.sym 113104 $abc$36366$n3292
.sym 113105 $abc$36366$n5019
.sym 113107 $abc$36366$n4959_1
.sym 113108 basesoc_timer0_value_status[7]
.sym 113109 $abc$36366$n3309
.sym 113110 basesoc_timer0_reload_storage[31]
.sym 113111 $abc$36366$n4954_1
.sym 113112 basesoc_timer0_value_status[31]
.sym 113113 $abc$36366$n3300
.sym 113114 basesoc_timer0_reload_storage[7]
.sym 113115 $abc$36366$n5544
.sym 113116 $abc$36366$n5013
.sym 113117 $abc$36366$n5018
.sym 113118 $abc$36366$n3290
.sym 113119 $abc$36366$n4959_1
.sym 113120 basesoc_timer0_value_status[5]
.sym 113121 $abc$36366$n3306
.sym 113122 basesoc_timer0_reload_storage[21]
.sym 113123 basesoc_timer0_load_storage[19]
.sym 113124 $abc$36366$n5191_1
.sym 113125 basesoc_timer0_en_storage
.sym 113127 $abc$36366$n5022_1
.sym 113128 $abc$36366$n5024
.sym 113129 $abc$36366$n5028
.sym 113130 $abc$36366$n3290
.sym 113131 basesoc_timer0_reload_storage[19]
.sym 113132 $abc$36366$n6504
.sym 113133 basesoc_timer0_eventmanager_status_w
.sym 113135 $abc$36366$n3300
.sym 113136 $abc$36366$n3289
.sym 113137 sys_rst
.sym 113139 $abc$36366$n5004_1
.sym 113140 $abc$36366$n5007
.sym 113141 $abc$36366$n5010_1
.sym 113142 $abc$36366$n3290
.sym 113143 basesoc_dat_w[2]
.sym 113147 $abc$36366$n2850_1
.sym 113148 basesoc_timer0_load_storage[30]
.sym 113149 basesoc_timer0_reload_storage[30]
.sym 113150 $abc$36366$n3209
.sym 113151 basesoc_adr[4]
.sym 113152 adr[2]
.sym 113153 $abc$36366$n3212
.sym 113154 basesoc_adr[3]
.sym 113155 basesoc_dat_w[5]
.sym 113159 basesoc_ctrl_reset_reset_r
.sym 113163 basesoc_dat_w[4]
.sym 113167 basesoc_adr[4]
.sym 113168 $abc$36366$n3209
.sym 113171 interface1_bank_bus_dat_r[5]
.sym 113172 interface3_bank_bus_dat_r[5]
.sym 113173 interface4_bank_bus_dat_r[5]
.sym 113174 interface5_bank_bus_dat_r[5]
.sym 113175 basesoc_adr[4]
.sym 113176 $abc$36366$n3301
.sym 113179 interface2_bank_bus_dat_r[0]
.sym 113180 interface3_bank_bus_dat_r[0]
.sym 113181 interface4_bank_bus_dat_r[0]
.sym 113182 interface5_bank_bus_dat_r[0]
.sym 113183 basesoc_timer0_en_storage
.sym 113184 $abc$36366$n3311
.sym 113185 basesoc_timer0_reload_storage[0]
.sym 113186 $abc$36366$n3301
.sym 113187 interface1_bank_bus_dat_r[7]
.sym 113188 interface3_bank_bus_dat_r[7]
.sym 113189 interface4_bank_bus_dat_r[7]
.sym 113190 interface5_bank_bus_dat_r[7]
.sym 113191 basesoc_timer0_eventmanager_storage
.sym 113192 $abc$36366$n2850_1
.sym 113193 $abc$36366$n5534
.sym 113194 basesoc_adr[4]
.sym 113195 $abc$36366$n5535
.sym 113196 $abc$36366$n5551_1
.sym 113197 $abc$36366$n4955
.sym 113198 $abc$36366$n3290
.sym 113199 basesoc_adr[4]
.sym 113200 adr[2]
.sym 113201 $abc$36366$n3215
.sym 113202 basesoc_adr[3]
.sym 113203 basesoc_adr[4]
.sym 113204 $abc$36366$n2850_1
.sym 113207 basesoc_adr[3]
.sym 113208 $abc$36366$n2851_1
.sym 113211 basesoc_timer0_eventmanager_status_w
.sym 113215 slave_sel[1]
.sym 113216 spiflash_i
.sym 113219 interface1_bank_bus_dat_r[6]
.sym 113220 interface3_bank_bus_dat_r[6]
.sym 113221 interface4_bank_bus_dat_r[6]
.sym 113222 interface5_bank_bus_dat_r[6]
.sym 113223 $abc$36366$n2851_1
.sym 113224 basesoc_adr[3]
.sym 113227 slave_sel[1]
.sym 113231 array_muxed0[2]
.sym 113243 picorv32.mem_wordsize[0]
.sym 113244 basesoc_picorv328[24]
.sym 113245 $abc$36366$n4268_1
.sym 113247 basesoc_picorv328[21]
.sym 113248 picorv32.mem_wordsize[2]
.sym 113249 picorv32.mem_wordsize[0]
.sym 113250 basesoc_picorv323[5]
.sym 113251 basesoc_picorv328[19]
.sym 113252 picorv32.mem_wordsize[2]
.sym 113253 picorv32.mem_wordsize[0]
.sym 113254 basesoc_picorv323[3]
.sym 113259 adr[2]
.sym 113260 $abc$36366$n2852
.sym 113263 picorv32.mem_wordsize[0]
.sym 113264 basesoc_picorv323[0]
.sym 113265 basesoc_picorv328[8]
.sym 113266 picorv32.mem_wordsize[2]
.sym 113267 basesoc_picorv328[23]
.sym 113268 picorv32.mem_wordsize[2]
.sym 113269 picorv32.mem_wordsize[0]
.sym 113270 basesoc_picorv323[7]
.sym 113271 picorv32.mem_wordsize[0]
.sym 113272 basesoc_picorv323[7]
.sym 113273 basesoc_picorv328[15]
.sym 113274 picorv32.mem_wordsize[2]
.sym 113275 picorv32.mem_wordsize[0]
.sym 113276 basesoc_picorv323[2]
.sym 113277 basesoc_picorv328[10]
.sym 113278 picorv32.mem_wordsize[2]
.sym 113279 picorv32.mem_wordsize[0]
.sym 113280 basesoc_picorv323[6]
.sym 113281 basesoc_picorv328[14]
.sym 113282 picorv32.mem_wordsize[2]
.sym 113283 picorv32.mem_wordsize[0]
.sym 113284 basesoc_picorv328[31]
.sym 113285 $abc$36366$n4282_1
.sym 113287 basesoc_picorv328[16]
.sym 113288 picorv32.mem_wordsize[2]
.sym 113289 picorv32.mem_wordsize[0]
.sym 113290 basesoc_picorv323[0]
.sym 113291 picorv32.mem_wordsize[0]
.sym 113292 basesoc_picorv328[30]
.sym 113293 $abc$36366$n4280_1
.sym 113295 picorv32.mem_wordsize[2]
.sym 113296 basesoc_picorv328[11]
.sym 113297 $abc$36366$n4274_1
.sym 113299 picorv32.mem_wordsize[0]
.sym 113300 basesoc_picorv328[26]
.sym 113301 $abc$36366$n4272_1
.sym 113303 basesoc_picorv327[13]
.sym 113304 basesoc_picorv327[12]
.sym 113305 basesoc_picorv323[0]
.sym 113307 basesoc_picorv328[20]
.sym 113308 picorv32.mem_wordsize[2]
.sym 113309 picorv32.mem_wordsize[0]
.sym 113310 basesoc_picorv323[4]
.sym 113311 array_muxed0[28]
.sym 113312 array_muxed0[27]
.sym 113313 array_muxed0[26]
.sym 113315 basesoc_picorv327[11]
.sym 113316 basesoc_picorv327[10]
.sym 113317 basesoc_picorv323[0]
.sym 113319 basesoc_picorv328[18]
.sym 113320 picorv32.mem_wordsize[2]
.sym 113321 picorv32.mem_wordsize[0]
.sym 113322 basesoc_picorv323[2]
.sym 113323 array_muxed0[26]
.sym 113324 array_muxed0[28]
.sym 113325 array_muxed0[27]
.sym 113327 array_muxed0[26]
.sym 113328 array_muxed0[28]
.sym 113329 array_muxed0[27]
.sym 113331 basesoc_picorv328[22]
.sym 113332 picorv32.mem_wordsize[2]
.sym 113333 picorv32.mem_wordsize[0]
.sym 113334 basesoc_picorv323[6]
.sym 113335 $abc$36366$n4421
.sym 113336 $abc$36366$n4419_1
.sym 113337 basesoc_picorv327[2]
.sym 113338 basesoc_picorv323[2]
.sym 113339 $abc$36366$n4471_1
.sym 113340 $abc$36366$n4467
.sym 113341 basesoc_picorv323[3]
.sym 113343 $abc$36366$n4462_1
.sym 113344 $abc$36366$n4477
.sym 113345 $abc$36366$n4479
.sym 113346 $abc$36366$n4478_1
.sym 113347 $abc$36366$n4474_1
.sym 113348 $abc$36366$n4471_1
.sym 113349 basesoc_picorv323[3]
.sym 113351 $abc$36366$n4470
.sym 113352 $abc$36366$n4463_1
.sym 113353 basesoc_picorv323[4]
.sym 113354 $abc$36366$n4417_1
.sym 113355 basesoc_picorv323[4]
.sym 113356 $abc$36366$n4470
.sym 113357 $abc$36366$n4604
.sym 113359 basesoc_picorv327[17]
.sym 113360 basesoc_picorv327[16]
.sym 113361 basesoc_picorv323[0]
.sym 113363 $abc$36366$n4420_1
.sym 113364 basesoc_picorv323[4]
.sym 113365 basesoc_picorv327[4]
.sym 113366 $abc$36366$n4511
.sym 113367 $abc$36366$n4421
.sym 113368 $abc$36366$n4419_1
.sym 113369 basesoc_picorv327[4]
.sym 113370 basesoc_picorv323[4]
.sym 113371 picorv32.mem_wordsize[2]
.sym 113372 basesoc_picorv323[3]
.sym 113373 basesoc_picorv328[27]
.sym 113374 picorv32.mem_wordsize[0]
.sym 113375 rst1
.sym 113379 $PACKER_GND_NET
.sym 113383 basesoc_picorv323[4]
.sym 113384 $abc$36366$n4562
.sym 113385 $abc$36366$n4604
.sym 113387 $abc$36366$n4562
.sym 113388 $abc$36366$n4561
.sym 113389 basesoc_picorv323[4]
.sym 113391 $abc$36366$n4456_1
.sym 113392 $abc$36366$n4474_1
.sym 113393 basesoc_picorv323[3]
.sym 113395 $abc$36366$n4402
.sym 113396 $abc$36366$n4387_1
.sym 113397 basesoc_picorv323[4]
.sym 113398 $abc$36366$n4417_1
.sym 113399 $abc$36366$n4421
.sym 113400 $abc$36366$n4419_1
.sym 113401 basesoc_picorv327[6]
.sym 113402 basesoc_picorv323[6]
.sym 113403 $abc$36366$n4524_1
.sym 113404 $abc$36366$n4531_1
.sym 113405 $abc$36366$n4533_1
.sym 113406 $abc$36366$n4532
.sym 113407 $abc$36366$n4420_1
.sym 113408 basesoc_picorv327[8]
.sym 113409 basesoc_picorv328[8]
.sym 113411 $abc$36366$n4591_1
.sym 113412 $abc$36366$n4590_1
.sym 113413 basesoc_picorv323[4]
.sym 113414 $abc$36366$n4417_1
.sym 113415 $abc$36366$n4456_1
.sym 113416 $abc$36366$n4530
.sym 113417 basesoc_picorv323[3]
.sym 113419 $abc$36366$n4546
.sym 113420 $abc$36366$n4549
.sym 113421 $abc$36366$n4551
.sym 113422 $abc$36366$n4550
.sym 113423 $abc$36366$n4421
.sym 113424 $abc$36366$n4419_1
.sym 113425 basesoc_picorv327[8]
.sym 113426 basesoc_picorv328[8]
.sym 113427 basesoc_picorv323[4]
.sym 113428 $abc$36366$n4548
.sym 113429 $abc$36366$n4604
.sym 113431 $abc$36366$n4421
.sym 113432 $abc$36366$n4419_1
.sym 113433 basesoc_picorv327[30]
.sym 113434 basesoc_picorv328[30]
.sym 113435 $abc$36366$n4672_1
.sym 113436 $abc$36366$n4674
.sym 113437 $abc$36366$n4673
.sym 113439 $abc$36366$n4643
.sym 113440 $abc$36366$n4646
.sym 113441 $abc$36366$n4644
.sym 113443 $abc$36366$n4420_1
.sym 113444 basesoc_picorv327[30]
.sym 113445 basesoc_picorv328[30]
.sym 113447 $abc$36366$n4591_1
.sym 113448 basesoc_picorv323[4]
.sym 113449 $abc$36366$n4604
.sym 113450 $abc$36366$n4671
.sym 113451 basesoc_picorv323[4]
.sym 113452 $abc$36366$n4517_1
.sym 113453 $abc$36366$n4604
.sym 113454 $abc$36366$n4629
.sym 113455 $abc$36366$n4420_1
.sym 113456 basesoc_picorv327[18]
.sym 113457 basesoc_picorv328[18]
.sym 113458 $abc$36366$n4616_1
.sym 113459 $abc$36366$n4614_1
.sym 113460 $abc$36366$n4617
.sym 113461 $abc$36366$n4615_1
.sym 113463 $abc$36366$n3688_1
.sym 113464 $abc$36366$n2973_1
.sym 113465 $abc$36366$n4723
.sym 113467 $abc$36366$n3774
.sym 113468 picorv32.decoded_imm[21]
.sym 113469 picorv32.is_lui_auipc_jal
.sym 113470 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113471 $abc$36366$n3770_1
.sym 113472 picorv32.decoded_imm[19]
.sym 113473 picorv32.is_lui_auipc_jal
.sym 113474 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113475 $abc$36366$n3784
.sym 113476 picorv32.decoded_imm[26]
.sym 113477 picorv32.is_lui_auipc_jal
.sym 113478 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113479 picorv32.reg_out[7]
.sym 113480 picorv32.alu_out_q[7]
.sym 113481 picorv32.latched_stalu
.sym 113483 $abc$36366$n3766
.sym 113484 picorv32.decoded_imm[17]
.sym 113485 picorv32.is_lui_auipc_jal
.sym 113486 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113487 $abc$36366$n4721
.sym 113488 $abc$36366$n4251_1
.sym 113489 basesoc_picorv327[0]
.sym 113490 $abc$36366$n4722
.sym 113491 $abc$36366$n3764_1
.sym 113492 picorv32.decoded_imm[16]
.sym 113493 picorv32.is_lui_auipc_jal
.sym 113494 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113495 $abc$36366$n3790
.sym 113496 picorv32.decoded_imm[29]
.sym 113497 picorv32.is_lui_auipc_jal
.sym 113498 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113499 $abc$36366$n3786
.sym 113500 picorv32.decoded_imm[27]
.sym 113501 picorv32.is_lui_auipc_jal
.sym 113502 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113503 $abc$36366$n3794
.sym 113504 picorv32.decoded_imm[31]
.sym 113505 picorv32.is_lui_auipc_jal
.sym 113506 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113507 $abc$36366$n3778_1
.sym 113508 picorv32.decoded_imm[23]
.sym 113509 picorv32.is_lui_auipc_jal
.sym 113510 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113511 $abc$36366$n3772_1
.sym 113512 picorv32.decoded_imm[20]
.sym 113513 picorv32.is_lui_auipc_jal
.sym 113514 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113515 $abc$36366$n3768
.sym 113516 picorv32.decoded_imm[18]
.sym 113517 picorv32.is_lui_auipc_jal
.sym 113518 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113519 $abc$36366$n3776_1
.sym 113520 picorv32.decoded_imm[22]
.sym 113521 picorv32.is_lui_auipc_jal
.sym 113522 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113523 $abc$36366$n3780
.sym 113524 picorv32.decoded_imm[24]
.sym 113525 picorv32.is_lui_auipc_jal
.sym 113526 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113527 $abc$36366$n3762_1
.sym 113528 picorv32.decoded_imm[15]
.sym 113529 picorv32.is_lui_auipc_jal
.sym 113530 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113531 $abc$36366$n3738
.sym 113532 picorv32.decoded_imm[3]
.sym 113533 picorv32.is_lui_auipc_jal
.sym 113534 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113535 $abc$36366$n3760_1
.sym 113536 picorv32.decoded_imm[14]
.sym 113537 picorv32.is_lui_auipc_jal
.sym 113538 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113539 $abc$36366$n3740
.sym 113540 picorv32.decoded_imm[4]
.sym 113541 picorv32.is_lui_auipc_jal
.sym 113542 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113543 $abc$36366$n3752
.sym 113544 picorv32.decoded_imm[10]
.sym 113545 picorv32.is_lui_auipc_jal
.sym 113546 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113547 $abc$36366$n3744
.sym 113548 picorv32.decoded_imm[6]
.sym 113549 picorv32.is_lui_auipc_jal
.sym 113550 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113551 picorv32.latched_is_lh
.sym 113552 picorv32.latched_is_lu
.sym 113555 $abc$36366$n3792
.sym 113556 picorv32.decoded_imm[30]
.sym 113557 picorv32.is_lui_auipc_jal
.sym 113558 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113559 $abc$36366$n3746
.sym 113560 picorv32.decoded_imm[7]
.sym 113561 picorv32.is_lui_auipc_jal
.sym 113562 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113563 $abc$36366$n3756
.sym 113564 picorv32.decoded_imm[12]
.sym 113565 picorv32.is_lui_auipc_jal
.sym 113566 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113567 $abc$36366$n3754
.sym 113568 picorv32.decoded_imm[11]
.sym 113569 picorv32.is_lui_auipc_jal
.sym 113570 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113571 $abc$36366$n3742
.sym 113572 picorv32.decoded_imm[5]
.sym 113573 picorv32.is_lui_auipc_jal
.sym 113574 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113575 picorv32.reg_out[15]
.sym 113576 picorv32.alu_out_q[15]
.sym 113577 picorv32.latched_stalu
.sym 113579 picorv32.reg_next_pc[15]
.sym 113580 picorv32.reg_out[15]
.sym 113581 $abc$36366$n3836_1
.sym 113583 picorv32.mem_rdata_q[25]
.sym 113584 $abc$36366$n2896
.sym 113585 $abc$36366$n2859
.sym 113587 $abc$36366$n3748
.sym 113588 picorv32.decoded_imm[8]
.sym 113589 picorv32.is_lui_auipc_jal
.sym 113590 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113591 $abc$36366$n7126
.sym 113592 picorv32.cpu_state[3]
.sym 113593 $abc$36366$n4844
.sym 113594 $abc$36366$n4846
.sym 113595 $abc$36366$n4037_1
.sym 113596 picorv32.cpuregs_rs1[2]
.sym 113597 $abc$36366$n4052_1
.sym 113598 $abc$36366$n4050_1
.sym 113599 $abc$36366$n4036_1
.sym 113600 basesoc_picorv327[3]
.sym 113601 $abc$36366$n4051_1
.sym 113602 $abc$36366$n3007_1
.sym 113603 $abc$36366$n2995
.sym 113604 basesoc_picorv327[1]
.sym 113607 $abc$36366$n4053_1
.sym 113608 picorv32.cpu_state[2]
.sym 113609 picorv32.reg_pc[2]
.sym 113611 picorv32.mem_rdata_latched[25]
.sym 113615 $abc$36366$n7114
.sym 113616 picorv32.cpu_state[3]
.sym 113617 $abc$36366$n5516_1
.sym 113618 $abc$36366$n4772_1
.sym 113619 picorv32.reg_out[21]
.sym 113620 picorv32.alu_out_q[21]
.sym 113621 picorv32.latched_stalu
.sym 113623 picorv32.reg_next_pc[17]
.sym 113624 picorv32.reg_out[17]
.sym 113625 $abc$36366$n3836_1
.sym 113627 $abc$36366$n4036_1
.sym 113628 basesoc_picorv327[5]
.sym 113629 $abc$36366$n4065_1
.sym 113630 $abc$36366$n3007_1
.sym 113631 picorv32.cpu_state[3]
.sym 113632 $abc$36366$n7123
.sym 113633 picorv32.cpu_state[4]
.sym 113634 basesoc_picorv327[20]
.sym 113635 $abc$36366$n4037_1
.sym 113636 picorv32.cpuregs_rs1[4]
.sym 113637 $abc$36366$n4064_1
.sym 113639 $abc$36366$n2995
.sym 113640 basesoc_picorv327[13]
.sym 113643 picorv32.cpu_state[4]
.sym 113644 basesoc_picorv327[11]
.sym 113645 picorv32.cpu_state[0]
.sym 113646 picorv32.irq_pending[11]
.sym 113647 $abc$36366$n2995
.sym 113648 basesoc_picorv327[3]
.sym 113651 picorv32.reg_pc[20]
.sym 113652 $abc$36366$n4053_1
.sym 113653 picorv32.cpu_state[2]
.sym 113654 $abc$36366$n4173
.sym 113655 $abc$36366$n7116
.sym 113656 picorv32.cpu_state[3]
.sym 113657 $abc$36366$n5522_1
.sym 113658 $abc$36366$n4786
.sym 113659 picorv32.cpu_state[4]
.sym 113660 basesoc_picorv327[13]
.sym 113661 picorv32.cpu_state[0]
.sym 113662 picorv32.irq_pending[13]
.sym 113663 picorv32.reg_pc[14]
.sym 113664 $abc$36366$n4053_1
.sym 113665 picorv32.cpu_state[2]
.sym 113666 $abc$36366$n4133
.sym 113667 $abc$36366$n4080_1
.sym 113668 picorv32.reg_pc[6]
.sym 113669 picorv32.cpuregs_rs1[6]
.sym 113670 $abc$36366$n4037_1
.sym 113671 picorv32.cpu_state[3]
.sym 113672 $abc$36366$n7115
.sym 113673 picorv32.cpu_state[4]
.sym 113674 basesoc_picorv327[12]
.sym 113675 $abc$36366$n4036_1
.sym 113676 basesoc_picorv327[15]
.sym 113677 $abc$36366$n4135
.sym 113678 $abc$36366$n3007_1
.sym 113679 $abc$36366$n4037_1
.sym 113680 picorv32.cpuregs_rs1[14]
.sym 113681 $abc$36366$n4134
.sym 113683 picorv32.cpu_state[3]
.sym 113684 $abc$36366$n7120
.sym 113685 picorv32.cpu_state[4]
.sym 113686 basesoc_picorv327[17]
.sym 113688 picorv32.reg_pc[2]
.sym 113689 picorv32.decoded_imm[2]
.sym 113692 picorv32.reg_pc[3]
.sym 113693 picorv32.decoded_imm[3]
.sym 113694 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 113696 picorv32.reg_pc[4]
.sym 113697 picorv32.decoded_imm[4]
.sym 113698 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 113700 picorv32.reg_pc[5]
.sym 113701 picorv32.decoded_imm[5]
.sym 113702 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 113704 picorv32.reg_pc[6]
.sym 113705 picorv32.decoded_imm[6]
.sym 113706 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 113708 picorv32.reg_pc[7]
.sym 113709 picorv32.decoded_imm[7]
.sym 113710 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 113712 picorv32.reg_pc[8]
.sym 113713 picorv32.decoded_imm[8]
.sym 113714 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 113716 picorv32.reg_pc[9]
.sym 113717 picorv32.decoded_imm[9]
.sym 113718 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 113720 picorv32.reg_pc[10]
.sym 113721 picorv32.decoded_imm[10]
.sym 113722 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 113724 picorv32.reg_pc[11]
.sym 113725 picorv32.decoded_imm[11]
.sym 113726 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 113728 picorv32.reg_pc[12]
.sym 113729 picorv32.decoded_imm[12]
.sym 113730 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 113732 picorv32.reg_pc[13]
.sym 113733 picorv32.decoded_imm[13]
.sym 113734 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 113736 picorv32.reg_pc[14]
.sym 113737 picorv32.decoded_imm[14]
.sym 113738 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 113740 picorv32.reg_pc[15]
.sym 113741 picorv32.decoded_imm[15]
.sym 113742 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 113744 picorv32.reg_pc[16]
.sym 113745 picorv32.decoded_imm[16]
.sym 113746 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 113748 picorv32.reg_pc[17]
.sym 113749 picorv32.decoded_imm[17]
.sym 113750 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 113752 picorv32.reg_pc[18]
.sym 113753 picorv32.decoded_imm[18]
.sym 113754 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 113756 picorv32.reg_pc[19]
.sym 113757 picorv32.decoded_imm[19]
.sym 113758 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 113760 picorv32.reg_pc[20]
.sym 113761 picorv32.decoded_imm[20]
.sym 113762 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 113764 picorv32.reg_pc[21]
.sym 113765 picorv32.decoded_imm[21]
.sym 113766 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 113768 picorv32.reg_pc[22]
.sym 113769 picorv32.decoded_imm[22]
.sym 113770 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 113772 picorv32.reg_pc[23]
.sym 113773 picorv32.decoded_imm[23]
.sym 113774 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 113776 picorv32.reg_pc[24]
.sym 113777 picorv32.decoded_imm[24]
.sym 113778 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 113780 picorv32.reg_pc[25]
.sym 113781 picorv32.decoded_imm[25]
.sym 113782 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 113784 picorv32.reg_pc[26]
.sym 113785 picorv32.decoded_imm[26]
.sym 113786 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 113788 picorv32.reg_pc[27]
.sym 113789 picorv32.decoded_imm[27]
.sym 113790 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 113792 picorv32.reg_pc[28]
.sym 113793 picorv32.decoded_imm[28]
.sym 113794 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 113796 picorv32.reg_pc[29]
.sym 113797 picorv32.decoded_imm[29]
.sym 113798 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 113800 picorv32.reg_pc[30]
.sym 113801 picorv32.decoded_imm[30]
.sym 113802 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 113804 picorv32.reg_pc[31]
.sym 113805 picorv32.decoded_imm[31]
.sym 113806 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 113807 $abc$36366$n5178
.sym 113811 $abc$36366$n5187
.sym 113815 $abc$36366$n5196
.sym 113819 picorv32.reg_next_pc[21]
.sym 113820 $abc$36366$n3920_1
.sym 113821 $abc$36366$n3836_1
.sym 113822 $abc$36366$n3838_1
.sym 113823 $abc$36366$n5199
.sym 113827 picorv32.reg_next_pc[15]
.sym 113828 $abc$36366$n3896_1
.sym 113829 $abc$36366$n3836_1
.sym 113830 $abc$36366$n3838_1
.sym 113831 $abc$36366$n3862
.sym 113832 $abc$36366$n5169
.sym 113833 $abc$36366$n3846_1
.sym 113835 $abc$36366$n5217
.sym 113839 $abc$36366$n5214
.sym 113843 picorv32.reg_next_pc[16]
.sym 113844 $abc$36366$n3900_1
.sym 113845 $abc$36366$n3836_1
.sym 113846 $abc$36366$n3838_1
.sym 113847 picorv32.reg_out[30]
.sym 113848 picorv32.alu_out_q[30]
.sym 113849 picorv32.latched_stalu
.sym 113850 $abc$36366$n3836_1
.sym 113851 $abc$36366$n3902_1
.sym 113852 $abc$36366$n5199
.sym 113853 $abc$36366$n3846_1
.sym 113855 $abc$36366$n3906_1
.sym 113856 $abc$36366$n5202
.sym 113857 $abc$36366$n3846_1
.sym 113859 $abc$36366$n3898_1
.sym 113860 $abc$36366$n5196
.sym 113861 $abc$36366$n3846_1
.sym 113863 $abc$36366$n3878
.sym 113864 $abc$36366$n5181
.sym 113865 $abc$36366$n3846_1
.sym 113867 $abc$36366$n5202
.sym 113871 picorv32.reg_next_pc[29]
.sym 113872 $abc$36366$n3952_1
.sym 113873 picorv32.irq_state[0]
.sym 113874 $abc$36366$n3836_1
.sym 113875 $abc$36366$n5238
.sym 113879 $abc$36366$n5226
.sym 113883 $abc$36366$n3942_1
.sym 113884 $abc$36366$n5229
.sym 113885 $abc$36366$n3846_1
.sym 113887 $abc$36366$n3838_1
.sym 113888 picorv32.reg_next_pc[25]
.sym 113889 $abc$36366$n3936_1
.sym 113891 $abc$36366$n5232
.sym 113895 $abc$36366$n5244
.sym 113899 $abc$36366$n5241
.sym 113903 $abc$36366$n3958_1
.sym 113904 $abc$36366$n5241
.sym 113905 $abc$36366$n3846_1
.sym 113907 $abc$36366$n3838_1
.sym 113908 picorv32.reg_next_pc[30]
.sym 113909 $abc$36366$n3956_1
.sym 113939 $abc$36366$n3962_1
.sym 113940 $abc$36366$n5244
.sym 113941 $abc$36366$n3846_1
.sym 113975 $abc$36366$n3292
.sym 113976 $abc$36366$n3289
.sym 113977 sys_rst
.sym 113987 $abc$36366$n3294
.sym 113988 $abc$36366$n3289
.sym 113989 sys_rst
.sym 113995 basesoc_dat_w[2]
.sym 113999 basesoc_dat_w[1]
.sym 114003 basesoc_dat_w[7]
.sym 114011 basesoc_ctrl_reset_reset_r
.sym 114043 basesoc_timer0_value[5]
.sym 114047 basesoc_adr[4]
.sym 114048 $abc$36366$n3217
.sym 114051 basesoc_timer0_value[11]
.sym 114055 basesoc_adr[4]
.sym 114056 $abc$36366$n3289
.sym 114057 $abc$36366$n3311
.sym 114058 sys_rst
.sym 114059 basesoc_adr[4]
.sym 114060 $abc$36366$n3307
.sym 114063 adr[0]
.sym 114064 adr[1]
.sym 114067 basesoc_timer0_value[23]
.sym 114071 basesoc_timer0_value_status[11]
.sym 114072 $abc$36366$n4961
.sym 114073 basesoc_adr[4]
.sym 114074 $abc$36366$n5538
.sym 114075 basesoc_adr[4]
.sym 114076 $abc$36366$n3214
.sym 114079 $abc$36366$n3306
.sym 114080 $abc$36366$n3289
.sym 114081 sys_rst
.sym 114087 basesoc_dat_w[6]
.sym 114091 basesoc_dat_w[7]
.sym 114095 $abc$36366$n3217
.sym 114096 basesoc_timer0_load_storage[19]
.sym 114097 basesoc_timer0_reload_storage[19]
.sym 114098 $abc$36366$n3307
.sym 114103 adr[2]
.sym 114104 basesoc_adr[3]
.sym 114105 $abc$36366$n3212
.sym 114107 basesoc_adr[4]
.sym 114108 adr[2]
.sym 114109 $abc$36366$n3218
.sym 114110 basesoc_adr[3]
.sym 114115 basesoc_dat_w[3]
.sym 114119 basesoc_adr[3]
.sym 114120 adr[2]
.sym 114121 $abc$36366$n2852
.sym 114123 basesoc_adr[4]
.sym 114124 $abc$36366$n3304
.sym 114127 $abc$36366$n3289
.sym 114128 $abc$36366$n3313
.sym 114129 sys_rst
.sym 114131 basesoc_adr[4]
.sym 114132 $abc$36366$n3211
.sym 114139 basesoc_adr[4]
.sym 114140 $abc$36366$n3289
.sym 114141 $abc$36366$n2850_1
.sym 114142 sys_rst
.sym 114143 basesoc_adr[3]
.sym 114144 adr[2]
.sym 114145 $abc$36366$n3212
.sym 114151 basesoc_ctrl_reset_reset_r
.sym 114159 basesoc_adr[12]
.sym 114160 basesoc_adr[11]
.sym 114161 $abc$36366$n3291
.sym 114167 basesoc_adr[11]
.sym 114168 basesoc_adr[12]
.sym 114169 basesoc_adr[10]
.sym 114171 array_muxed0[9]
.sym 114175 array_muxed0[13]
.sym 114179 array_muxed0[10]
.sym 114183 basesoc_adr[13]
.sym 114184 basesoc_adr[9]
.sym 114185 basesoc_adr[10]
.sym 114187 spiflash_i
.sym 114191 array_muxed0[12]
.sym 114195 basesoc_adr[13]
.sym 114196 basesoc_adr[10]
.sym 114197 basesoc_adr[9]
.sym 114199 spiflash_miso
.sym 114203 $abc$36366$n3251
.sym 114204 $abc$36366$n3254
.sym 114207 sys_rst
.sym 114208 spiflash_i
.sym 114247 picorv32.mem_wordsize[2]
.sym 114248 basesoc_picorv328[13]
.sym 114249 $abc$36366$n4278_1
.sym 114263 picorv32.mem_wordsize[2]
.sym 114264 basesoc_picorv323[5]
.sym 114265 basesoc_picorv328[29]
.sym 114266 picorv32.mem_wordsize[0]
.sym 114267 basesoc_picorv327[12]
.sym 114268 $abc$36366$n4001_1
.sym 114269 $abc$36366$n3870
.sym 114275 basesoc_picorv327[13]
.sym 114276 $abc$36366$n4003_1
.sym 114277 $abc$36366$n3870
.sym 114287 basesoc_picorv327[11]
.sym 114288 $abc$36366$n3999_1
.sym 114289 $abc$36366$n3870
.sym 114291 eventmanager_status_w[2]
.sym 114292 eventsourceprocess2_old_trigger
.sym 114295 $abc$36366$n4420_1
.sym 114296 $abc$36366$n3165
.sym 114299 basesoc_picorv327[5]
.sym 114300 basesoc_picorv323[5]
.sym 114301 $abc$36366$n4419_1
.sym 114302 $abc$36366$n4522
.sym 114303 basesoc_picorv328[21]
.sym 114307 basesoc_picorv323[4]
.sym 114308 $abc$36366$n4442_1
.sym 114309 $abc$36366$n4604
.sym 114311 basesoc_picorv327[17]
.sym 114312 $abc$36366$n4011_1
.sym 114313 $abc$36366$n3870
.sym 114315 $abc$36366$n4421
.sym 114316 $abc$36366$n4419_1
.sym 114317 basesoc_picorv327[7]
.sym 114318 basesoc_picorv323[7]
.sym 114319 basesoc_picorv327[21]
.sym 114320 $abc$36366$n4019_1
.sym 114321 $abc$36366$n3870
.sym 114323 basesoc_picorv327[19]
.sym 114324 $abc$36366$n4015_1
.sym 114325 $abc$36366$n3870
.sym 114327 $abc$36366$n5475
.sym 114328 $abc$36366$n5476
.sym 114329 picorv32.instr_sub
.sym 114330 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114331 $abc$36366$n4417_1
.sym 114332 $abc$36366$n4513
.sym 114333 $abc$36366$n4520_1
.sym 114334 $abc$36366$n4521_1
.sym 114335 $abc$36366$n4535
.sym 114336 $abc$36366$n4542
.sym 114337 $abc$36366$n4544
.sym 114338 $abc$36366$n4543
.sym 114339 $abc$36366$n4420_1
.sym 114340 basesoc_picorv327[26]
.sym 114341 basesoc_picorv328[26]
.sym 114342 $abc$36366$n4655
.sym 114343 $abc$36366$n4420_1
.sym 114344 basesoc_picorv327[7]
.sym 114345 basesoc_picorv323[7]
.sym 114347 $abc$36366$n4653
.sym 114348 $abc$36366$n4656
.sym 114349 $abc$36366$n4654_1
.sym 114351 $abc$36366$n4421
.sym 114352 $abc$36366$n4420_1
.sym 114353 basesoc_picorv327[5]
.sym 114354 basesoc_picorv323[5]
.sym 114355 basesoc_picorv328[27]
.sym 114359 $abc$36366$n5439
.sym 114360 $abc$36366$n5440
.sym 114361 picorv32.instr_sub
.sym 114362 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114363 $abc$36366$n4417_1
.sym 114364 $abc$36366$n5501_1
.sym 114365 $abc$36366$n5499_1
.sym 114366 $abc$36366$n4498_1
.sym 114367 $abc$36366$n2866
.sym 114368 $abc$36366$n2818
.sym 114369 $abc$36366$n3681_1
.sym 114371 $abc$36366$n4575
.sym 114372 $abc$36366$n4580
.sym 114373 $abc$36366$n4578
.sym 114375 basesoc_picorv323[4]
.sym 114376 $abc$36366$n4387_1
.sym 114377 $abc$36366$n4604
.sym 114379 $abc$36366$n4589
.sym 114380 $abc$36366$n4594_1
.sym 114381 $abc$36366$n4592_1
.sym 114383 $abc$36366$n4421
.sym 114384 $abc$36366$n4419_1
.sym 114385 basesoc_picorv327[3]
.sym 114386 basesoc_picorv323[3]
.sym 114387 $abc$36366$n4603_1
.sym 114388 $abc$36366$n4607_1
.sym 114389 $abc$36366$n4605_1
.sym 114391 $abc$36366$n4707
.sym 114392 $abc$36366$n4251_1
.sym 114393 basesoc_picorv327[0]
.sym 114394 $abc$36366$n4708_1
.sym 114395 $abc$36366$n5469
.sym 114396 $abc$36366$n5470
.sym 114397 picorv32.instr_sub
.sym 114398 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114399 $abc$36366$n3688_1
.sym 114400 $abc$36366$n2956_1
.sym 114401 $abc$36366$n4706
.sym 114403 $abc$36366$n5451
.sym 114404 $abc$36366$n5452
.sym 114405 picorv32.instr_sub
.sym 114406 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114407 $abc$36366$n5454
.sym 114408 $abc$36366$n5455
.sym 114409 picorv32.instr_sub
.sym 114410 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114411 $abc$36366$n2891
.sym 114412 $abc$36366$n2818
.sym 114413 $abc$36366$n3681_1
.sym 114415 $abc$36366$n5460
.sym 114416 $abc$36366$n5461
.sym 114417 picorv32.instr_sub
.sym 114418 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114419 basesoc_picorv327[23]
.sym 114420 $abc$36366$n4023_1
.sym 114421 $abc$36366$n3870
.sym 114423 $abc$36366$n2883
.sym 114424 $abc$36366$n2818
.sym 114425 $abc$36366$n3681_1
.sym 114427 $abc$36366$n4609_1
.sym 114428 $abc$36366$n4612_1
.sym 114429 $abc$36366$n4610
.sym 114431 $abc$36366$n4783
.sym 114432 $abc$36366$n4746
.sym 114435 $abc$36366$n4619_1
.sym 114436 $abc$36366$n4622
.sym 114437 $abc$36366$n4620_1
.sym 114439 $abc$36366$n4421
.sym 114440 $abc$36366$n4419_1
.sym 114441 basesoc_picorv327[17]
.sym 114442 basesoc_picorv328[17]
.sym 114443 $abc$36366$n4421
.sym 114444 $abc$36366$n4419_1
.sym 114445 basesoc_picorv327[19]
.sym 114446 basesoc_picorv328[19]
.sym 114447 $abc$36366$n4420_1
.sym 114448 basesoc_picorv327[17]
.sym 114449 basesoc_picorv328[17]
.sym 114450 $abc$36366$n4611_1
.sym 114451 $abc$36366$n4420_1
.sym 114452 basesoc_picorv327[19]
.sym 114453 basesoc_picorv328[19]
.sym 114454 $abc$36366$n4621
.sym 114455 picorv32.reg_out[11]
.sym 114456 picorv32.alu_out_q[11]
.sym 114457 picorv32.latched_stalu
.sym 114459 $abc$36366$n4705_1
.sym 114460 $abc$36366$n3829_1
.sym 114461 $abc$36366$n4709
.sym 114463 $abc$36366$n4769_1
.sym 114464 $abc$36366$n4746
.sym 114467 picorv32.reg_out[3]
.sym 114468 picorv32.alu_out_q[3]
.sym 114469 picorv32.latched_stalu
.sym 114471 $abc$36366$n4745_1
.sym 114472 $abc$36366$n4782
.sym 114473 $abc$36366$n3829_1
.sym 114474 $abc$36366$n5523_1
.sym 114475 picorv32.reg_next_pc[11]
.sym 114476 picorv32.reg_out[11]
.sym 114477 $abc$36366$n3836_1
.sym 114479 $abc$36366$n4745_1
.sym 114480 $abc$36366$n4768
.sym 114481 $abc$36366$n3829_1
.sym 114482 $abc$36366$n5517_1
.sym 114483 picorv32.reg_next_pc[13]
.sym 114484 picorv32.reg_out[13]
.sym 114485 $abc$36366$n3836_1
.sym 114487 $abc$36366$n3750
.sym 114488 picorv32.decoded_imm[9]
.sym 114489 picorv32.is_lui_auipc_jal
.sym 114490 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114491 $abc$36366$n3782_1
.sym 114492 picorv32.decoded_imm[25]
.sym 114493 picorv32.is_lui_auipc_jal
.sym 114494 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114495 picorv32.reg_next_pc[12]
.sym 114496 picorv32.reg_out[12]
.sym 114497 $abc$36366$n3836_1
.sym 114499 $abc$36366$n3788
.sym 114500 picorv32.decoded_imm[28]
.sym 114501 picorv32.is_lui_auipc_jal
.sym 114502 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114503 picorv32.reg_out[5]
.sym 114504 picorv32.alu_out_q[5]
.sym 114505 picorv32.latched_stalu
.sym 114507 picorv32.reg_out[12]
.sym 114508 picorv32.alu_out_q[12]
.sym 114509 picorv32.latched_stalu
.sym 114511 picorv32.reg_next_pc[5]
.sym 114512 picorv32.reg_out[5]
.sym 114513 $abc$36366$n3836_1
.sym 114515 $abc$36366$n3758
.sym 114516 picorv32.decoded_imm[13]
.sym 114517 picorv32.is_lui_auipc_jal
.sym 114518 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114519 picorv32.instr_jal
.sym 114520 picorv32.decoded_imm_uj[1]
.sym 114521 $abc$36366$n2841
.sym 114522 picorv32.mem_rdata_q[21]
.sym 114523 picorv32.mem_rdata_q[19]
.sym 114524 $abc$36366$n2956_1
.sym 114525 $abc$36366$n2859
.sym 114527 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114528 picorv32.is_sb_sh_sw
.sym 114529 picorv32.mem_rdata_q[8]
.sym 114530 $abc$36366$n3101
.sym 114531 picorv32.decoded_imm_uj[18]
.sym 114532 picorv32.instr_jal
.sym 114533 $abc$36366$n3083_1
.sym 114534 $abc$36366$n3131_1
.sym 114535 picorv32.reg_next_pc[18]
.sym 114536 picorv32.reg_out[18]
.sym 114537 $abc$36366$n3836_1
.sym 114539 picorv32.instr_auipc
.sym 114540 picorv32.instr_lui
.sym 114541 picorv32.mem_rdata_q[21]
.sym 114542 $abc$36366$n3085
.sym 114543 picorv32.instr_auipc
.sym 114544 picorv32.instr_lui
.sym 114545 picorv32.mem_rdata_q[18]
.sym 114546 $abc$36366$n3085
.sym 114547 picorv32.decoded_imm_uj[21]
.sym 114548 picorv32.instr_jal
.sym 114549 $abc$36366$n3083_1
.sym 114550 $abc$36366$n3137_1
.sym 114551 picorv32.decoded_imm_uj[16]
.sym 114552 picorv32.instr_jal
.sym 114553 $abc$36366$n3083_1
.sym 114554 $abc$36366$n3127
.sym 114555 picorv32.instr_auipc
.sym 114556 picorv32.instr_lui
.sym 114557 picorv32.mem_rdata_q[15]
.sym 114558 $abc$36366$n3085
.sym 114559 picorv32.reg_next_pc[23]
.sym 114560 picorv32.reg_out[23]
.sym 114561 $abc$36366$n3836_1
.sym 114563 picorv32.reg_next_pc[21]
.sym 114564 picorv32.reg_out[21]
.sym 114565 $abc$36366$n3836_1
.sym 114567 picorv32.reg_out[23]
.sym 114568 picorv32.alu_out_q[23]
.sym 114569 picorv32.latched_stalu
.sym 114571 picorv32.reg_pc[3]
.sym 114572 $abc$36366$n4053_1
.sym 114573 picorv32.cpu_state[2]
.sym 114574 $abc$36366$n4056_1
.sym 114575 picorv32.instr_auipc
.sym 114576 picorv32.instr_lui
.sym 114577 picorv32.mem_rdata_q[16]
.sym 114578 $abc$36366$n3085
.sym 114579 picorv32.reg_pc[7]
.sym 114580 $abc$36366$n4053_1
.sym 114581 picorv32.cpu_state[2]
.sym 114582 $abc$36366$n4085_1
.sym 114583 picorv32.reg_out[1]
.sym 114584 picorv32.alu_out_q[1]
.sym 114585 picorv32.latched_stalu
.sym 114586 $abc$36366$n2845
.sym 114587 $abc$36366$n4036_1
.sym 114588 basesoc_picorv327[23]
.sym 114589 $abc$36366$n4191
.sym 114590 $abc$36366$n3007_1
.sym 114591 $abc$36366$n4037_1
.sym 114592 picorv32.cpuregs_rs1[5]
.sym 114593 $abc$36366$n4074_1
.sym 114594 $abc$36366$n4072_1
.sym 114595 $abc$36366$n4036_1
.sym 114596 basesoc_picorv327[6]
.sym 114597 $abc$36366$n4073_1
.sym 114598 $abc$36366$n3007_1
.sym 114599 $abc$36366$n2995
.sym 114600 basesoc_picorv327[4]
.sym 114603 $abc$36366$n2995
.sym 114604 basesoc_picorv327[21]
.sym 114607 picorv32.reg_pc[4]
.sym 114608 $abc$36366$n4053_1
.sym 114609 picorv32.cpu_state[2]
.sym 114610 $abc$36366$n4063_1
.sym 114611 $abc$36366$n3021
.sym 114612 $abc$36366$n4045
.sym 114613 basesoc_picorv327[14]
.sym 114614 $abc$36366$n5456
.sym 114615 $abc$36366$n4900
.sym 114616 $abc$36366$n5141
.sym 114617 $abc$36366$n5480
.sym 114619 $abc$36366$n4900
.sym 114620 $abc$36366$n3024
.sym 114621 $abc$36366$n4190
.sym 114622 $abc$36366$n4189
.sym 114623 $abc$36366$n3024
.sym 114624 $abc$36366$n5141
.sym 114625 $abc$36366$n4892
.sym 114626 $abc$36366$n5455_1
.sym 114627 $abc$36366$n3021
.sym 114628 $abc$36366$n4045
.sym 114629 basesoc_picorv327[22]
.sym 114630 $abc$36366$n4188
.sym 114631 $abc$36366$n2995
.sym 114632 basesoc_picorv327[16]
.sym 114633 $abc$36366$n4036_1
.sym 114634 basesoc_picorv327[18]
.sym 114635 picorv32.cpuregs_rs1[17]
.sym 114636 $abc$36366$n4037_1
.sym 114637 $abc$36366$n4155
.sym 114638 $abc$36366$n3007_1
.sym 114639 $abc$36366$n3021
.sym 114640 $abc$36366$n4045
.sym 114641 basesoc_picorv327[24]
.sym 114642 $abc$36366$n5484_1
.sym 114643 picorv32.reg_out[22]
.sym 114644 picorv32.alu_out_q[22]
.sym 114645 picorv32.latched_stalu
.sym 114647 picorv32.cpuregs_rs1[24]
.sym 114648 $abc$36366$n4037_1
.sym 114649 $abc$36366$n4202
.sym 114650 $abc$36366$n3007_1
.sym 114651 picorv32.cpu_state[3]
.sym 114652 $abc$36366$n7119
.sym 114653 picorv32.cpu_state[4]
.sym 114654 basesoc_picorv327[16]
.sym 114655 $abc$36366$n5141
.sym 114656 $abc$36366$n4902
.sym 114657 $abc$36366$n4201_1
.sym 114658 $abc$36366$n4203_1
.sym 114659 $abc$36366$n5141
.sym 114660 $abc$36366$n4901
.sym 114661 $abc$36366$n4195_1
.sym 114662 $abc$36366$n4197_1
.sym 114663 $abc$36366$n2995
.sym 114664 basesoc_picorv327[23]
.sym 114665 $abc$36366$n4036_1
.sym 114666 basesoc_picorv327[25]
.sym 114667 $abc$36366$n4053_1
.sym 114668 picorv32.cpu_state[2]
.sym 114669 picorv32.reg_pc[5]
.sym 114671 $abc$36366$n4080_1
.sym 114672 picorv32.reg_pc[23]
.sym 114673 $abc$36366$n3024
.sym 114674 $abc$36366$n4901
.sym 114675 $abc$36366$n3021
.sym 114676 $abc$36366$n4045
.sym 114677 basesoc_picorv327[23]
.sym 114678 $abc$36366$n5482_1
.sym 114679 $abc$36366$n3021
.sym 114680 $abc$36366$n4045
.sym 114681 basesoc_picorv327[29]
.sym 114682 $abc$36366$n4231_1
.sym 114683 picorv32.cpuregs_rs1[28]
.sym 114684 $abc$36366$n4037_1
.sym 114685 $abc$36366$n4226
.sym 114686 $abc$36366$n3007_1
.sym 114687 $abc$36366$n4907
.sym 114688 $abc$36366$n3024
.sym 114689 $abc$36366$n4233_1
.sym 114690 $abc$36366$n4232
.sym 114691 $abc$36366$n4907
.sym 114692 $abc$36366$n5141
.sym 114693 $abc$36366$n5490_1
.sym 114695 $abc$36366$n4080_1
.sym 114696 picorv32.reg_pc[24]
.sym 114697 $abc$36366$n3024
.sym 114698 $abc$36366$n4902
.sym 114699 $abc$36366$n2995
.sym 114700 basesoc_picorv327[27]
.sym 114701 $abc$36366$n4036_1
.sym 114702 basesoc_picorv327[29]
.sym 114703 picorv32.reg_next_pc[7]
.sym 114704 $abc$36366$n3864_1
.sym 114705 $abc$36366$n3836_1
.sym 114706 $abc$36366$n3838_1
.sym 114707 picorv32.reg_next_pc[5]
.sym 114708 $abc$36366$n3856_1
.sym 114709 $abc$36366$n3836_1
.sym 114710 $abc$36366$n3838_1
.sym 114711 $abc$36366$n5166
.sym 114715 $abc$36366$n5172
.sym 114719 picorv32.reg_next_pc[11]
.sym 114720 $abc$36366$n3880_1
.sym 114721 $abc$36366$n3836_1
.sym 114722 $abc$36366$n3838_1
.sym 114723 picorv32.reg_next_pc[3]
.sym 114724 $abc$36366$n3843_1
.sym 114725 $abc$36366$n3836_1
.sym 114726 $abc$36366$n3838_1
.sym 114727 picorv32.reg_next_pc[19]
.sym 114728 picorv32.reg_out[19]
.sym 114729 $abc$36366$n3836_1
.sym 114731 picorv32.reg_out[19]
.sym 114732 picorv32.alu_out_q[19]
.sym 114733 picorv32.latched_stalu
.sym 114735 $abc$36366$n5160
.sym 114739 $abc$36366$n5184
.sym 114743 $abc$36366$n5181
.sym 114747 $abc$36366$n3858_1
.sym 114748 $abc$36366$n5166
.sym 114749 $abc$36366$n3846_1
.sym 114751 $abc$36366$n3866
.sym 114752 $abc$36366$n5172
.sym 114753 $abc$36366$n3846_1
.sym 114755 $abc$36366$n3853_1
.sym 114756 $abc$36366$n5163
.sym 114757 $abc$36366$n3846_1
.sym 114759 picorv32.reg_next_pc[12]
.sym 114760 $abc$36366$n3884_1
.sym 114761 $abc$36366$n3836_1
.sym 114762 $abc$36366$n3838_1
.sym 114763 picorv32.reg_next_pc[19]
.sym 114764 $abc$36366$n3912_1
.sym 114765 $abc$36366$n3836_1
.sym 114766 $abc$36366$n3838_1
.sym 114767 $abc$36366$n3882_1
.sym 114768 $abc$36366$n5184
.sym 114769 $abc$36366$n3846_1
.sym 114771 $abc$36366$n3874
.sym 114772 $abc$36366$n5178
.sym 114773 $abc$36366$n3846_1
.sym 114775 $abc$36366$n3854_1
.sym 114776 $abc$36366$n5375
.sym 114777 $abc$36366$n3848_1
.sym 114778 $abc$36366$n5315
.sym 114779 $abc$36366$n5220
.sym 114783 $abc$36366$n3886_1
.sym 114784 $abc$36366$n5187
.sym 114785 $abc$36366$n3846_1
.sym 114787 picorv32.reg_next_pc[22]
.sym 114788 $abc$36366$n3924_1
.sym 114789 $abc$36366$n3836_1
.sym 114790 $abc$36366$n3838_1
.sym 114791 $abc$36366$n3854_1
.sym 114792 $abc$36366$n5373
.sym 114793 $abc$36366$n3848_1
.sym 114794 $abc$36366$n5313
.sym 114795 $abc$36366$n5208
.sym 114799 picorv32.reg_next_pc[23]
.sym 114800 $abc$36366$n3928_1
.sym 114801 $abc$36366$n3836_1
.sym 114802 $abc$36366$n3838_1
.sym 114803 $abc$36366$n3854_1
.sym 114804 $abc$36366$n5376
.sym 114805 $abc$36366$n3848_1
.sym 114806 $abc$36366$n5316
.sym 114807 $abc$36366$n3854_1
.sym 114808 $abc$36366$n5384
.sym 114809 $abc$36366$n3848_1
.sym 114810 $abc$36366$n5324
.sym 114811 $abc$36366$n3854_1
.sym 114812 $abc$36366$n5379
.sym 114813 $abc$36366$n3848_1
.sym 114814 $abc$36366$n5319
.sym 114815 $abc$36366$n3854_1
.sym 114816 $abc$36366$n5385
.sym 114817 $abc$36366$n3848_1
.sym 114818 $abc$36366$n5325
.sym 114819 $abc$36366$n3854_1
.sym 114820 $abc$36366$n5374
.sym 114821 $abc$36366$n3848_1
.sym 114822 $abc$36366$n5314
.sym 114823 $abc$36366$n3922_1
.sym 114824 $abc$36366$n5214
.sym 114825 $abc$36366$n3846_1
.sym 114827 $abc$36366$n3930_1
.sym 114828 $abc$36366$n5220
.sym 114829 $abc$36366$n3846_1
.sym 114831 $abc$36366$n3854_1
.sym 114832 $abc$36366$n5381
.sym 114833 $abc$36366$n3848_1
.sym 114834 $abc$36366$n5321
.sym 114835 $abc$36366$n3854_1
.sym 114836 $abc$36366$n5378
.sym 114837 $abc$36366$n3848_1
.sym 114838 $abc$36366$n5318
.sym 114839 $abc$36366$n3854_1
.sym 114840 $abc$36366$n5394
.sym 114841 $abc$36366$n3848_1
.sym 114842 $abc$36366$n5334
.sym 114843 $abc$36366$n3854_1
.sym 114844 $abc$36366$n5388
.sym 114845 $abc$36366$n3848_1
.sym 114846 $abc$36366$n5328
.sym 114847 $abc$36366$n3914_1
.sym 114848 $abc$36366$n5208
.sym 114849 $abc$36366$n3846_1
.sym 114851 $abc$36366$n3910_1
.sym 114852 $abc$36366$n5205
.sym 114853 $abc$36366$n3846_1
.sym 114855 $abc$36366$n3854_1
.sym 114856 $abc$36366$n5390
.sym 114857 $abc$36366$n3848_1
.sym 114858 $abc$36366$n5330
.sym 114859 $abc$36366$n3854_1
.sym 114860 $abc$36366$n5383
.sym 114861 $abc$36366$n3848_1
.sym 114862 $abc$36366$n5323
.sym 114863 $abc$36366$n3854_1
.sym 114864 $abc$36366$n5387
.sym 114865 $abc$36366$n3848_1
.sym 114866 $abc$36366$n5327
.sym 114867 $abc$36366$n3854_1
.sym 114868 $abc$36366$n5382
.sym 114869 $abc$36366$n3848_1
.sym 114870 $abc$36366$n5322
.sym 114871 $abc$36366$n3954_1
.sym 114872 $abc$36366$n5238
.sym 114873 $abc$36366$n3846_1
.sym 114879 $abc$36366$n3854_1
.sym 114880 $abc$36366$n5395
.sym 114881 $abc$36366$n3848_1
.sym 114882 $abc$36366$n5335
.sym 114943 basesoc_dat_w[3]
.sym 114951 basesoc_dat_w[7]
.sym 114955 basesoc_dat_w[6]
.sym 114963 basesoc_dat_w[4]
.sym 114995 basesoc_dat_w[2]
.sym 114999 $abc$36366$n3370
.sym 115000 $abc$36366$n2852
.sym 115001 csrbank2_bitbang0_w[2]
.sym 115003 eventmanager_status_w[0]
.sym 115004 $abc$36366$n3218
.sym 115005 $abc$36366$n5085_1
.sym 115006 $abc$36366$n3333
.sym 115015 array_muxed0[1]
.sym 115043 basesoc_dat_w[7]
.sym 115051 adr[1]
.sym 115052 adr[0]
.sym 115059 basesoc_ctrl_reset_reset_r
.sym 115071 adr[2]
.sym 115072 basesoc_adr[3]
.sym 115073 $abc$36366$n3215
.sym 115079 basesoc_dat_w[7]
.sym 115091 basesoc_adr[3]
.sym 115092 adr[2]
.sym 115093 $abc$36366$n3215
.sym 115095 $abc$36366$n3218
.sym 115096 spiflash_miso
.sym 115099 basesoc_adr[12]
.sym 115100 basesoc_adr[11]
.sym 115101 $abc$36366$n2849
.sym 115103 spiflash_clk1
.sym 115104 csrbank2_bitbang0_w[1]
.sym 115105 csrbank2_bitbang_en0_w
.sym 115107 basesoc_adr[11]
.sym 115108 basesoc_adr[12]
.sym 115109 $abc$36366$n2849
.sym 115111 $abc$36366$n2852
.sym 115112 csrbank2_bitbang0_w[0]
.sym 115113 $abc$36366$n5031_1
.sym 115114 $abc$36366$n3370
.sym 115115 $abc$36366$n5032
.sym 115116 csrbank2_bitbang0_w[1]
.sym 115117 $abc$36366$n3215
.sym 115118 csrbank2_bitbang_en0_w
.sym 115119 basesoc_we
.sym 115120 $abc$36366$n3370
.sym 115121 $abc$36366$n2852
.sym 115122 sys_rst
.sym 115123 $abc$36366$n3370
.sym 115124 $abc$36366$n2852
.sym 115125 csrbank2_bitbang0_w[3]
.sym 115127 interface0_bank_bus_dat_r[1]
.sym 115128 interface1_bank_bus_dat_r[1]
.sym 115129 interface2_bank_bus_dat_r[1]
.sym 115130 interface5_bank_bus_dat_r[1]
.sym 115131 spiflash_i
.sym 115135 basesoc_uart_phy_rx
.sym 115136 basesoc_uart_phy_rx_r
.sym 115137 $abc$36366$n5225
.sym 115138 basesoc_uart_phy_rx_busy
.sym 115139 basesoc_adr[11]
.sym 115140 $abc$36366$n2849
.sym 115141 basesoc_adr[12]
.sym 115143 array_muxed0[11]
.sym 115147 basesoc_adr[11]
.sym 115148 $abc$36366$n3291
.sym 115149 basesoc_adr[12]
.sym 115151 $abc$36366$n3370
.sym 115152 $abc$36366$n2852
.sym 115153 csrbank2_bitbang0_w[1]
.sym 115155 interface3_bank_bus_dat_r[1]
.sym 115156 interface4_bank_bus_dat_r[1]
.sym 115157 $abc$36366$n5237
.sym 115158 $abc$36366$n5238_1
.sym 115159 basesoc_uart_phy_rx
.sym 115160 basesoc_uart_phy_rx_r
.sym 115161 basesoc_uart_phy_uart_clk_rxen
.sym 115162 basesoc_uart_phy_rx_busy
.sym 115163 basesoc_dat_w[1]
.sym 115171 basesoc_dat_w[3]
.sym 115179 basesoc_uart_phy_rx
.sym 115180 $abc$36366$n3251
.sym 115181 $abc$36366$n3254
.sym 115182 basesoc_uart_phy_uart_clk_rxen
.sym 115183 basesoc_ctrl_reset_reset_r
.sym 115199 basesoc_picorv323[3]
.sym 115203 basesoc_picorv323[7]
.sym 115211 basesoc_picorv323[6]
.sym 115215 basesoc_picorv323[6]
.sym 115219 slave_sel_r[1]
.sym 115220 spiflash_bus_dat_r[10]
.sym 115221 $abc$36366$n2818
.sym 115222 $abc$36366$n3976_1
.sym 115223 basesoc_picorv328[19]
.sym 115227 basesoc_picorv328[14]
.sym 115231 serial_rx
.sym 115235 basesoc_picorv328[10]
.sym 115239 basesoc_picorv328[9]
.sym 115243 basesoc_picorv328[18]
.sym 115247 basesoc_picorv328[17]
.sym 115251 basesoc_picorv328[13]
.sym 115255 $abc$36366$n5430
.sym 115256 $abc$36366$n5431
.sym 115257 picorv32.instr_sub
.sym 115258 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115259 $abc$36366$n5412
.sym 115260 $abc$36366$n5413
.sym 115261 picorv32.instr_sub
.sym 115262 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115263 $abc$36366$n5403
.sym 115264 $abc$36366$n5404
.sym 115265 picorv32.instr_sub
.sym 115266 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115267 $abc$36366$n5409
.sym 115268 $abc$36366$n5410
.sym 115269 picorv32.instr_sub
.sym 115270 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115271 $abc$36366$n5424
.sym 115272 $abc$36366$n5425
.sym 115273 picorv32.instr_sub
.sym 115274 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115275 $abc$36366$n5406
.sym 115276 $abc$36366$n5407
.sym 115277 picorv32.instr_sub
.sym 115278 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115279 $abc$36366$n5418
.sym 115280 $abc$36366$n5419
.sym 115281 picorv32.instr_sub
.sym 115282 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115283 $abc$36366$n5436
.sym 115284 $abc$36366$n5437
.sym 115285 picorv32.instr_sub
.sym 115286 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115288 basesoc_picorv323[0]
.sym 115289 basesoc_picorv327[0]
.sym 115292 basesoc_picorv323[1]
.sym 115293 basesoc_picorv327[1]
.sym 115294 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 115296 basesoc_picorv323[2]
.sym 115297 basesoc_picorv327[2]
.sym 115298 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 115300 basesoc_picorv323[3]
.sym 115301 basesoc_picorv327[3]
.sym 115302 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 115304 basesoc_picorv323[4]
.sym 115305 basesoc_picorv327[4]
.sym 115306 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 115308 basesoc_picorv323[5]
.sym 115309 basesoc_picorv327[5]
.sym 115310 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 115312 basesoc_picorv323[6]
.sym 115313 basesoc_picorv327[6]
.sym 115314 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 115316 basesoc_picorv323[7]
.sym 115317 basesoc_picorv327[7]
.sym 115318 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 115320 basesoc_picorv328[8]
.sym 115321 basesoc_picorv327[8]
.sym 115322 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 115324 basesoc_picorv328[9]
.sym 115325 basesoc_picorv327[9]
.sym 115326 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 115328 basesoc_picorv328[10]
.sym 115329 basesoc_picorv327[10]
.sym 115330 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 115332 basesoc_picorv328[11]
.sym 115333 basesoc_picorv327[11]
.sym 115334 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 115336 basesoc_picorv328[12]
.sym 115337 basesoc_picorv327[12]
.sym 115338 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 115340 basesoc_picorv328[13]
.sym 115341 basesoc_picorv327[13]
.sym 115342 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 115344 basesoc_picorv328[14]
.sym 115345 basesoc_picorv327[14]
.sym 115346 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 115348 basesoc_picorv328[15]
.sym 115349 basesoc_picorv327[15]
.sym 115350 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 115352 basesoc_picorv328[16]
.sym 115353 basesoc_picorv327[16]
.sym 115354 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 115356 basesoc_picorv328[17]
.sym 115357 basesoc_picorv327[17]
.sym 115358 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 115360 basesoc_picorv328[18]
.sym 115361 basesoc_picorv327[18]
.sym 115362 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 115364 basesoc_picorv328[19]
.sym 115365 basesoc_picorv327[19]
.sym 115366 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 115368 basesoc_picorv328[20]
.sym 115369 basesoc_picorv327[20]
.sym 115370 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 115372 basesoc_picorv328[21]
.sym 115373 basesoc_picorv327[21]
.sym 115374 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 115376 basesoc_picorv328[22]
.sym 115377 basesoc_picorv327[22]
.sym 115378 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 115380 basesoc_picorv328[23]
.sym 115381 basesoc_picorv327[23]
.sym 115382 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 115384 basesoc_picorv328[24]
.sym 115385 basesoc_picorv327[24]
.sym 115386 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 115388 basesoc_picorv328[25]
.sym 115389 basesoc_picorv327[25]
.sym 115390 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 115392 basesoc_picorv328[26]
.sym 115393 basesoc_picorv327[26]
.sym 115394 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 115396 basesoc_picorv328[27]
.sym 115397 basesoc_picorv327[27]
.sym 115398 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 115400 basesoc_picorv328[28]
.sym 115401 basesoc_picorv327[28]
.sym 115402 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 115404 basesoc_picorv328[29]
.sym 115405 basesoc_picorv327[29]
.sym 115406 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 115408 basesoc_picorv328[30]
.sym 115409 basesoc_picorv327[30]
.sym 115410 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 115412 basesoc_picorv328[31]
.sym 115413 basesoc_picorv327[31]
.sym 115414 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 115415 basesoc_picorv327[15]
.sym 115416 $abc$36366$n4007_1
.sym 115417 $abc$36366$n3870
.sym 115419 basesoc_picorv327[2]
.sym 115420 $abc$36366$n3981_1
.sym 115421 $abc$36366$n3870
.sym 115423 $abc$36366$n5457
.sym 115424 $abc$36366$n5458
.sym 115425 picorv32.instr_sub
.sym 115426 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115427 $abc$36366$n3978_1
.sym 115428 picorv32.mem_wordsize[0]
.sym 115429 $abc$36366$n4707
.sym 115430 picorv32.mem_wordsize[2]
.sym 115431 picorv32.reg_next_pc[3]
.sym 115432 picorv32.reg_out[3]
.sym 115433 $abc$36366$n3836_1
.sym 115435 basesoc_picorv327[3]
.sym 115436 $abc$36366$n3983_1
.sym 115437 $abc$36366$n3870
.sym 115439 picorv32.reg_out[13]
.sym 115440 picorv32.alu_out_q[13]
.sym 115441 picorv32.latched_stalu
.sym 115443 $abc$36366$n2913
.sym 115444 $abc$36366$n3978_1
.sym 115445 basesoc_picorv327[1]
.sym 115447 picorv32.mem_rdata_q[31]
.sym 115448 $abc$36366$n2900
.sym 115449 $abc$36366$n2859
.sym 115451 picorv32.is_sb_sh_sw
.sym 115452 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 115453 picorv32.mem_rdata_q[9]
.sym 115455 picorv32.mem_rdata_latched[10]
.sym 115459 $abc$36366$n4421
.sym 115460 $abc$36366$n4419_1
.sym 115461 basesoc_picorv327[20]
.sym 115462 basesoc_picorv328[20]
.sym 115463 picorv32.mem_rdata_q[10]
.sym 115464 $abc$36366$n3975_1
.sym 115465 $abc$36366$n2859
.sym 115467 $abc$36366$n4420_1
.sym 115468 basesoc_picorv327[20]
.sym 115469 basesoc_picorv328[20]
.sym 115470 $abc$36366$n4626_1
.sym 115471 $abc$36366$n4624
.sym 115472 $abc$36366$n4627
.sym 115473 $abc$36366$n4625
.sym 115475 picorv32.mem_rdata_latched[16]
.sym 115479 picorv32.reg_next_pc[9]
.sym 115480 picorv32.reg_out[9]
.sym 115481 $abc$36366$n3836_1
.sym 115483 picorv32.reg_next_pc[2]
.sym 115484 picorv32.reg_out[2]
.sym 115485 $abc$36366$n3836_1
.sym 115487 picorv32.mem_rdata_latched[31]
.sym 115491 picorv32.reg_out[9]
.sym 115492 picorv32.alu_out_q[9]
.sym 115493 picorv32.latched_stalu
.sym 115495 picorv32.instr_auipc
.sym 115496 picorv32.instr_lui
.sym 115497 picorv32.mem_rdata_q[19]
.sym 115498 $abc$36366$n3085
.sym 115499 picorv32.mem_rdata_latched[24]
.sym 115503 picorv32.mem_rdata_q[30]
.sym 115504 $abc$36366$n2908
.sym 115505 $abc$36366$n2859
.sym 115507 picorv32.mem_rdata_latched[23]
.sym 115511 picorv32.mem_rdata_q[22]
.sym 115512 $abc$36366$n2841
.sym 115513 $abc$36366$n3104
.sym 115515 picorv32.mem_rdata_latched[19]
.sym 115519 picorv32.mem_rdata_latched[16]
.sym 115523 picorv32.mem_rdata_latched[10]
.sym 115527 $abc$36366$n4036_1
.sym 115528 basesoc_picorv327[2]
.sym 115529 $abc$36366$n4043_1
.sym 115530 $abc$36366$n3007_1
.sym 115531 picorv32.mem_rdata_latched[25]
.sym 115535 $abc$36366$n2995
.sym 115536 basesoc_picorv327[0]
.sym 115539 $abc$36366$n4037_1
.sym 115540 picorv32.cpuregs_rs1[1]
.sym 115541 $abc$36366$n4042_1
.sym 115543 $abc$36366$n3024
.sym 115544 $abc$36366$n5141
.sym 115545 $abc$36366$n4880
.sym 115546 $abc$36366$n4049_1
.sym 115547 picorv32.reg_out[1]
.sym 115548 picorv32.alu_out_q[1]
.sym 115549 picorv32.latched_stalu
.sym 115550 $abc$36366$n3836_1
.sym 115551 $abc$36366$n3024
.sym 115552 $abc$36366$n5141
.sym 115553 $abc$36366$n4898
.sym 115554 $abc$36366$n5472_1
.sym 115555 $abc$36366$n4886
.sym 115556 $abc$36366$n5141
.sym 115557 $abc$36366$n5441
.sym 115559 $abc$36366$n3021
.sym 115560 $abc$36366$n4045
.sym 115561 basesoc_picorv327[15]
.sym 115562 $abc$36366$n4141
.sym 115563 $abc$36366$n3021
.sym 115564 $abc$36366$n4045
.sym 115565 basesoc_picorv327[20]
.sym 115566 $abc$36366$n5473_1
.sym 115567 $abc$36366$n3021
.sym 115568 $abc$36366$n4045
.sym 115569 basesoc_picorv327[8]
.sym 115570 $abc$36366$n4093_1
.sym 115571 picorv32.instr_auipc
.sym 115572 picorv32.instr_lui
.sym 115573 picorv32.mem_rdata_q[22]
.sym 115574 $abc$36366$n3085
.sym 115575 picorv32.instr_jal
.sym 115576 picorv32.decoded_imm_uj[10]
.sym 115577 $abc$36366$n2840_1
.sym 115578 picorv32.mem_rdata_q[30]
.sym 115579 $abc$36366$n4893
.sym 115580 $abc$36366$n3024
.sym 115581 $abc$36366$n4143
.sym 115582 $abc$36366$n4142
.sym 115583 $abc$36366$n4886
.sym 115584 $abc$36366$n3024
.sym 115585 $abc$36366$n4095
.sym 115586 $abc$36366$n4094
.sym 115587 picorv32.is_sb_sh_sw
.sym 115588 $abc$36366$n2841
.sym 115589 picorv32.mem_rdata_q[31]
.sym 115590 $abc$36366$n3117
.sym 115591 picorv32.decoded_imm_uj[15]
.sym 115592 picorv32.instr_jal
.sym 115593 $abc$36366$n3083_1
.sym 115594 $abc$36366$n3125_1
.sym 115595 picorv32.decoded_imm_uj[19]
.sym 115596 picorv32.instr_jal
.sym 115597 $abc$36366$n3083_1
.sym 115598 $abc$36366$n3133
.sym 115599 $abc$36366$n4037_1
.sym 115600 picorv32.cpuregs_rs1[13]
.sym 115601 $abc$36366$n4130
.sym 115602 $abc$36366$n4128
.sym 115603 $abc$36366$n2995
.sym 115604 basesoc_picorv327[15]
.sym 115605 $abc$36366$n4036_1
.sym 115606 basesoc_picorv327[17]
.sym 115607 $abc$36366$n4080_1
.sym 115608 picorv32.reg_pc[16]
.sym 115609 $abc$36366$n3024
.sym 115610 $abc$36366$n4894
.sym 115611 picorv32.instr_jal
.sym 115612 picorv32.decoded_imm_uj[5]
.sym 115613 $abc$36366$n2840_1
.sym 115614 picorv32.mem_rdata_q[25]
.sym 115615 picorv32.cpuregs_rs1[16]
.sym 115616 $abc$36366$n4037_1
.sym 115617 $abc$36366$n4149
.sym 115618 $abc$36366$n3007_1
.sym 115619 $abc$36366$n3024
.sym 115620 $abc$36366$n5141
.sym 115621 $abc$36366$n4899
.sym 115622 $abc$36366$n4181
.sym 115623 picorv32.decoded_imm_uj[22]
.sym 115624 picorv32.instr_jal
.sym 115625 $abc$36366$n3083_1
.sym 115626 $abc$36366$n3087
.sym 115627 $abc$36366$n5141
.sym 115628 $abc$36366$n4895
.sym 115629 $abc$36366$n4154
.sym 115630 $abc$36366$n4156
.sym 115631 $abc$36366$n4080_1
.sym 115632 picorv32.reg_pc[17]
.sym 115633 $abc$36366$n3024
.sym 115634 $abc$36366$n4895
.sym 115635 picorv32.instr_jal
.sym 115636 picorv32.decoded_imm_uj[2]
.sym 115637 $abc$36366$n3103_1
.sym 115639 picorv32.mem_rdata_latched[31]
.sym 115643 picorv32.cpuregs_rs1[30]
.sym 115644 $abc$36366$n4037_1
.sym 115645 $abc$36366$n4239_1
.sym 115646 $abc$36366$n3007_1
.sym 115647 $abc$36366$n4080_1
.sym 115648 picorv32.reg_pc[28]
.sym 115649 $abc$36366$n3024
.sym 115650 $abc$36366$n4906
.sym 115651 $abc$36366$n4080_1
.sym 115652 picorv32.reg_pc[30]
.sym 115653 $abc$36366$n3024
.sym 115654 $abc$36366$n4908
.sym 115655 $abc$36366$n5141
.sym 115656 $abc$36366$n4906
.sym 115657 $abc$36366$n4225_1
.sym 115658 $abc$36366$n4227_1
.sym 115659 picorv32.mem_rdata_latched[31]
.sym 115663 $abc$36366$n5141
.sym 115664 $abc$36366$n4908
.sym 115665 $abc$36366$n4238
.sym 115666 $abc$36366$n4240_1
.sym 115667 $abc$36366$n4053_1
.sym 115668 picorv32.cpu_state[2]
.sym 115669 picorv32.reg_pc[13]
.sym 115671 picorv32.reg_next_pc[13]
.sym 115672 $abc$36366$n3888_1
.sym 115673 $abc$36366$n3836_1
.sym 115674 $abc$36366$n3838_1
.sym 115675 picorv32.decoded_imm_uj[26]
.sym 115676 picorv32.instr_jal
.sym 115677 $abc$36366$n3083_1
.sym 115678 $abc$36366$n3143
.sym 115679 picorv32.latched_branch
.sym 115680 picorv32.latched_store
.sym 115683 picorv32.irq_state[0]
.sym 115684 picorv32.latched_store
.sym 115685 picorv32.latched_branch
.sym 115687 picorv32.instr_auipc
.sym 115688 picorv32.instr_lui
.sym 115689 picorv32.mem_rdata_q[23]
.sym 115690 $abc$36366$n3085
.sym 115691 picorv32.latched_branch
.sym 115692 picorv32.latched_store
.sym 115695 picorv32.instr_auipc
.sym 115696 picorv32.instr_lui
.sym 115697 picorv32.mem_rdata_q[26]
.sym 115698 $abc$36366$n3085
.sym 115699 picorv32.decoded_imm_uj[23]
.sym 115700 picorv32.instr_jal
.sym 115701 $abc$36366$n3083_1
.sym 115702 $abc$36366$n3084
.sym 115703 $abc$36366$n5160
.sym 115704 $abc$36366$n3846_1
.sym 115705 $abc$36366$n3847_1
.sym 115706 $abc$36366$n3845_1
.sym 115707 $abc$36366$n5190
.sym 115711 picorv32.reg_next_pc[9]
.sym 115712 $abc$36366$n3872
.sym 115713 $abc$36366$n3836_1
.sym 115714 $abc$36366$n3838_1
.sym 115715 $abc$36366$n3854_1
.sym 115716 $abc$36366$n5368
.sym 115717 $abc$36366$n3848_1
.sym 115718 $abc$36366$n5308
.sym 115719 $abc$36366$n3890_1
.sym 115720 $abc$36366$n5190
.sym 115721 $abc$36366$n3846_1
.sym 115723 $abc$36366$n3854_1
.sym 115724 $abc$36366$n5372
.sym 115725 $abc$36366$n3848_1
.sym 115726 $abc$36366$n5312
.sym 115727 $abc$36366$n3870_1
.sym 115728 $abc$36366$n5175
.sym 115729 $abc$36366$n3846_1
.sym 115731 $abc$36366$n3854_1
.sym 115732 $abc$36366$n5369
.sym 115733 $abc$36366$n3848_1
.sym 115734 $abc$36366$n5309
.sym 115736 $abc$36366$n5157
.sym 115741 $abc$36366$n5160
.sym 115745 $abc$36366$n5163
.sym 115746 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 115749 $abc$36366$n5166
.sym 115750 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 115753 $abc$36366$n5169
.sym 115754 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 115757 $abc$36366$n5172
.sym 115758 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 115761 $abc$36366$n5175
.sym 115762 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 115765 $abc$36366$n5178
.sym 115766 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 115769 $abc$36366$n5181
.sym 115770 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 115773 $abc$36366$n5184
.sym 115774 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 115777 $abc$36366$n5187
.sym 115778 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 115781 $abc$36366$n5190
.sym 115782 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 115785 $abc$36366$n5193
.sym 115786 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 115789 $abc$36366$n5196
.sym 115790 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 115793 $abc$36366$n5199
.sym 115794 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 115797 $abc$36366$n5202
.sym 115798 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 115801 $abc$36366$n5205
.sym 115802 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 115805 $abc$36366$n5208
.sym 115806 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 115809 $abc$36366$n5211
.sym 115810 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 115813 $abc$36366$n5214
.sym 115814 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 115817 $abc$36366$n5217
.sym 115818 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 115821 $abc$36366$n5220
.sym 115822 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 115825 $abc$36366$n5223
.sym 115826 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 115829 $abc$36366$n5226
.sym 115830 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 115833 $abc$36366$n5229
.sym 115834 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 115837 $abc$36366$n5232
.sym 115838 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 115841 $abc$36366$n5235
.sym 115842 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 115845 $abc$36366$n5238
.sym 115846 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 115849 $abc$36366$n5241
.sym 115850 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 115853 $abc$36366$n5244
.sym 115854 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 115855 $abc$36366$n3854_1
.sym 115856 $abc$36366$n5391
.sym 115857 $abc$36366$n3848_1
.sym 115858 $abc$36366$n5331
.sym 115859 $abc$36366$n3854_1
.sym 115860 $abc$36366$n5393
.sym 115861 $abc$36366$n3848_1
.sym 115862 $abc$36366$n5333
.sym 115867 waittimer0_count[1]
.sym 115868 user_btn0
.sym 115895 waittimer0_count[3]
.sym 115896 waittimer0_count[4]
.sym 115897 waittimer0_count[5]
.sym 115898 waittimer0_count[8]
.sym 115899 user_btn0
.sym 115900 $abc$36366$n6420
.sym 115903 user_btn0
.sym 115904 $abc$36366$n6434
.sym 115907 user_btn0
.sym 115908 $abc$36366$n6418
.sym 115911 waittimer0_count[0]
.sym 115912 waittimer0_count[1]
.sym 115913 waittimer0_count[2]
.sym 115914 $abc$36366$n146
.sym 115915 waittimer0_count[0]
.sym 115916 eventmanager_status_w[0]
.sym 115917 sys_rst
.sym 115918 user_btn0
.sym 115919 user_btn0
.sym 115920 $abc$36366$n6416
.sym 115923 $abc$36366$n3337
.sym 115924 $abc$36366$n3338
.sym 115925 $abc$36366$n3339
.sym 115927 $abc$36366$n6313
.sym 115928 $abc$36366$n3374
.sym 115929 $abc$36366$n3385_1
.sym 115931 $abc$36366$n3374
.sym 115932 $abc$36366$n3385_1
.sym 115935 waittimer0_count[9]
.sym 115936 waittimer0_count[11]
.sym 115937 waittimer0_count[13]
.sym 115939 $abc$36366$n3384_1
.sym 115940 $abc$36366$n6327
.sym 115943 $abc$36366$n3384_1
.sym 115944 $abc$36366$n6319
.sym 115947 $abc$36366$n3384_1
.sym 115948 $abc$36366$n6317
.sym 115952 $PACKER_VCC_NET
.sym 115953 spiflash_counter[0]
.sym 115955 eventmanager_status_w[0]
.sym 115956 sys_rst
.sym 115957 user_btn0
.sym 115960 spiflash_counter[0]
.sym 115965 spiflash_counter[1]
.sym 115969 spiflash_counter[2]
.sym 115970 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 115973 spiflash_counter[3]
.sym 115974 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 115977 spiflash_counter[4]
.sym 115978 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 115981 spiflash_counter[5]
.sym 115982 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 115985 spiflash_counter[6]
.sym 115986 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 115989 spiflash_counter[7]
.sym 115990 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 115991 $abc$36366$n3384_1
.sym 115992 $abc$36366$n6323
.sym 115995 spiflash_counter[5]
.sym 115996 spiflash_counter[6]
.sym 115997 spiflash_counter[4]
.sym 115998 spiflash_counter[7]
.sym 115999 spiflash_counter[5]
.sym 116000 spiflash_counter[4]
.sym 116001 $abc$36366$n3375
.sym 116007 $abc$36366$n3384_1
.sym 116008 $abc$36366$n6325
.sym 116011 spiflash_counter[5]
.sym 116012 $abc$36366$n3375
.sym 116013 spiflash_counter[4]
.sym 116015 spiflash_counter[6]
.sym 116016 spiflash_counter[7]
.sym 116017 $abc$36366$n2812
.sym 116019 $abc$36366$n3384_1
.sym 116020 $abc$36366$n6321
.sym 116023 basesoc_adr[3]
.sym 116024 adr[2]
.sym 116025 $abc$36366$n3218
.sym 116035 adr[2]
.sym 116036 basesoc_adr[3]
.sym 116037 $abc$36366$n3218
.sym 116043 eventmanager_status_w[0]
.sym 116047 slave_sel[2]
.sym 116055 $abc$36366$n4536
.sym 116056 $abc$36366$n4538
.sym 116057 sel_r
.sym 116059 $abc$36366$n4623
.sym 116060 $abc$36366$n4536
.sym 116061 $abc$36366$n5235_1
.sym 116063 $abc$36366$n5233_1
.sym 116064 $abc$36366$n5243
.sym 116065 $abc$36366$n5249
.sym 116067 $abc$36366$n5243
.sym 116068 interface0_bank_bus_dat_r[3]
.sym 116069 interface1_bank_bus_dat_r[3]
.sym 116070 $abc$36366$n5244_1
.sym 116071 $abc$36366$n5235_1
.sym 116072 $abc$36366$n4623
.sym 116073 $abc$36366$n5232_1
.sym 116075 $abc$36366$n4538
.sym 116076 $abc$36366$n4536
.sym 116077 sel_r
.sym 116078 $abc$36366$n4623
.sym 116079 $abc$36366$n5240
.sym 116080 interface0_bank_bus_dat_r[2]
.sym 116081 interface1_bank_bus_dat_r[2]
.sym 116082 $abc$36366$n5241_1
.sym 116083 $abc$36366$n5233_1
.sym 116084 interface0_bank_bus_dat_r[0]
.sym 116085 interface1_bank_bus_dat_r[0]
.sym 116086 $abc$36366$n5234
.sym 116087 basesoc_bus_wishbone_dat_r[3]
.sym 116088 slave_sel_r[0]
.sym 116089 spiflash_bus_dat_r[3]
.sym 116090 slave_sel_r[1]
.sym 116091 slave_sel[0]
.sym 116095 $abc$36366$n4623
.sym 116096 sel_r
.sym 116097 $abc$36366$n5235_1
.sym 116098 $abc$36366$n5251
.sym 116099 eventmanager_status_w[1]
.sym 116100 $abc$36366$n3218
.sym 116101 $abc$36366$n5088
.sym 116102 $abc$36366$n3333
.sym 116103 eventmanager_status_w[2]
.sym 116104 $abc$36366$n3218
.sym 116105 $abc$36366$n5091_1
.sym 116106 $abc$36366$n3333
.sym 116107 basesoc_bus_wishbone_dat_r[1]
.sym 116108 slave_sel_r[0]
.sym 116109 spiflash_bus_dat_r[1]
.sym 116110 slave_sel_r[1]
.sym 116111 basesoc_bus_wishbone_dat_r[2]
.sym 116112 slave_sel_r[0]
.sym 116113 spiflash_bus_dat_r[2]
.sym 116114 slave_sel_r[1]
.sym 116115 basesoc_bus_wishbone_dat_r[0]
.sym 116116 slave_sel_r[0]
.sym 116117 spiflash_bus_dat_r[0]
.sym 116118 slave_sel_r[1]
.sym 116119 $abc$36366$n3373_1
.sym 116120 spiflash_bus_dat_r[3]
.sym 116121 array_muxed0[18]
.sym 116122 $abc$36366$n3380
.sym 116123 spiflash_bus_dat_r[2]
.sym 116124 $abc$36366$n3373_1
.sym 116125 array_muxed0[17]
.sym 116126 $abc$36366$n3380
.sym 116127 slave_sel_r[1]
.sym 116128 spiflash_bus_dat_r[15]
.sym 116129 $abc$36366$n2818
.sym 116130 $abc$36366$n2930
.sym 116131 slave_sel_r[1]
.sym 116132 spiflash_bus_dat_r[11]
.sym 116133 $abc$36366$n2818
.sym 116134 $abc$36366$n3979_1
.sym 116135 $abc$36366$n3373_1
.sym 116136 spiflash_bus_dat_r[15]
.sym 116137 array_muxed0[14]
.sym 116138 $abc$36366$n3380
.sym 116139 spiflash_bus_dat_r[10]
.sym 116140 array_muxed0[9]
.sym 116141 $abc$36366$n3380
.sym 116143 $abc$36366$n3373_1
.sym 116144 spiflash_bus_dat_r[1]
.sym 116145 array_muxed0[16]
.sym 116146 $abc$36366$n3380
.sym 116147 spiflash_bus_dat_r[0]
.sym 116148 $abc$36366$n3373_1
.sym 116149 array_muxed0[15]
.sym 116150 $abc$36366$n3380
.sym 116152 basesoc_picorv327[0]
.sym 116153 $abc$36366$n6693
.sym 116156 basesoc_picorv327[1]
.sym 116157 $abc$36366$n6694
.sym 116158 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 116160 basesoc_picorv327[2]
.sym 116161 $abc$36366$n6695
.sym 116162 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 116164 basesoc_picorv327[3]
.sym 116165 $abc$36366$n6696
.sym 116166 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 116168 basesoc_picorv327[4]
.sym 116169 $abc$36366$n6697
.sym 116170 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 116172 basesoc_picorv327[5]
.sym 116173 $abc$36366$n6698
.sym 116174 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 116176 basesoc_picorv327[6]
.sym 116177 $abc$36366$n6699
.sym 116178 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 116180 basesoc_picorv327[7]
.sym 116181 $abc$36366$n6700
.sym 116182 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 116184 basesoc_picorv327[8]
.sym 116185 $abc$36366$n6702
.sym 116186 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 116188 basesoc_picorv327[9]
.sym 116189 $abc$36366$n6704
.sym 116190 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 116192 basesoc_picorv327[10]
.sym 116193 $abc$36366$n6706
.sym 116194 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 116196 basesoc_picorv327[11]
.sym 116197 $abc$36366$n6708
.sym 116198 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 116200 basesoc_picorv327[12]
.sym 116201 $abc$36366$n6710
.sym 116202 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 116204 basesoc_picorv327[13]
.sym 116205 $abc$36366$n6712
.sym 116206 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 116208 basesoc_picorv327[14]
.sym 116209 $abc$36366$n6714
.sym 116210 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 116212 basesoc_picorv327[15]
.sym 116213 $abc$36366$n6716
.sym 116214 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 116216 basesoc_picorv327[16]
.sym 116217 $abc$36366$n6718
.sym 116218 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 116220 basesoc_picorv327[17]
.sym 116221 $abc$36366$n6720
.sym 116222 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 116224 basesoc_picorv327[18]
.sym 116225 $abc$36366$n6722
.sym 116226 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 116228 basesoc_picorv327[19]
.sym 116229 $abc$36366$n6724
.sym 116230 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 116232 basesoc_picorv327[20]
.sym 116233 $abc$36366$n6726
.sym 116234 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 116236 basesoc_picorv327[21]
.sym 116237 $abc$36366$n6728
.sym 116238 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 116240 basesoc_picorv327[22]
.sym 116241 $abc$36366$n6730
.sym 116242 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 116244 basesoc_picorv327[23]
.sym 116245 $abc$36366$n6732
.sym 116246 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 116248 basesoc_picorv327[24]
.sym 116249 $abc$36366$n6734
.sym 116250 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 116252 basesoc_picorv327[25]
.sym 116253 $abc$36366$n6736
.sym 116254 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 116256 basesoc_picorv327[26]
.sym 116257 $abc$36366$n6738
.sym 116258 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 116260 basesoc_picorv327[27]
.sym 116261 $abc$36366$n6740
.sym 116262 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 116264 basesoc_picorv327[28]
.sym 116265 $abc$36366$n6742
.sym 116266 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 116268 basesoc_picorv327[29]
.sym 116269 $abc$36366$n6744
.sym 116270 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 116272 basesoc_picorv327[30]
.sym 116273 $abc$36366$n6746
.sym 116274 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 116276 basesoc_picorv327[31]
.sym 116277 $abc$36366$n6748
.sym 116278 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 116279 $abc$36366$n5433
.sym 116280 $abc$36366$n5434
.sym 116281 picorv32.instr_sub
.sym 116282 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116283 $abc$36366$n5421
.sym 116284 $abc$36366$n5422
.sym 116285 picorv32.instr_sub
.sym 116286 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116287 $abc$36366$n5442
.sym 116288 $abc$36366$n5443
.sym 116289 picorv32.instr_sub
.sym 116290 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116291 $abc$36366$n5415
.sym 116292 $abc$36366$n5416
.sym 116293 picorv32.instr_sub
.sym 116294 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116295 $abc$36366$n5445
.sym 116296 $abc$36366$n5446
.sym 116297 picorv32.instr_sub
.sym 116298 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116299 basesoc_picorv327[5]
.sym 116300 $abc$36366$n3987_1
.sym 116301 $abc$36366$n3870
.sym 116303 basesoc_picorv327[18]
.sym 116304 $abc$36366$n4013_1
.sym 116305 $abc$36366$n3870
.sym 116307 $abc$36366$n4420_1
.sym 116308 basesoc_picorv323[3]
.sym 116309 basesoc_picorv327[3]
.sym 116310 $abc$36366$n4499
.sym 116311 $abc$36366$n4420_1
.sym 116312 $abc$36366$n3175
.sym 116313 $abc$36366$n4665
.sym 116314 $abc$36366$n4664
.sym 116315 $abc$36366$n5484
.sym 116316 $abc$36366$n5485
.sym 116317 picorv32.instr_sub
.sym 116318 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116319 $abc$36366$n5448
.sym 116320 $abc$36366$n5449
.sym 116321 picorv32.instr_sub
.sym 116322 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116323 $abc$36366$n5487
.sym 116324 $abc$36366$n5488
.sym 116325 picorv32.instr_sub
.sym 116326 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116327 $abc$36366$n5463
.sym 116328 $abc$36366$n5464
.sym 116329 picorv32.instr_sub
.sym 116330 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116331 $abc$36366$n5481
.sym 116332 $abc$36366$n5482
.sym 116333 picorv32.instr_sub
.sym 116334 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116335 $abc$36366$n4421
.sym 116336 $abc$36366$n4419_1
.sym 116337 basesoc_picorv327[18]
.sym 116338 basesoc_picorv328[18]
.sym 116339 basesoc_picorv327[4]
.sym 116340 $abc$36366$n3985_1
.sym 116341 $abc$36366$n3870
.sym 116343 $abc$36366$n5466
.sym 116344 $abc$36366$n5467
.sym 116345 picorv32.instr_sub
.sym 116346 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116347 $abc$36366$n3426
.sym 116348 picorv32.mem_wordsize[0]
.sym 116349 $abc$36366$n4721
.sym 116350 picorv32.mem_wordsize[2]
.sym 116351 $abc$36366$n4560
.sym 116352 $abc$36366$n4417_1
.sym 116353 $abc$36366$n4563_1
.sym 116355 $abc$36366$n5490
.sym 116356 $abc$36366$n5491
.sym 116357 picorv32.instr_sub
.sym 116358 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116359 $abc$36366$n2904
.sym 116360 $abc$36366$n3426
.sym 116361 basesoc_picorv327[1]
.sym 116363 $abc$36366$n5472
.sym 116364 $abc$36366$n5473
.sym 116365 picorv32.instr_sub
.sym 116366 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116367 $abc$36366$n4633_1
.sym 116368 $abc$36366$n4636_1
.sym 116369 $abc$36366$n4634
.sym 116371 $abc$36366$n5478
.sym 116372 $abc$36366$n5479
.sym 116373 picorv32.instr_sub
.sym 116374 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116375 picorv32.mem_rdata_q[11]
.sym 116376 $abc$36366$n3978_1
.sym 116377 $abc$36366$n2859
.sym 116379 $abc$36366$n4421
.sym 116380 $abc$36366$n4419_1
.sym 116381 basesoc_picorv327[27]
.sym 116382 basesoc_picorv328[27]
.sym 116383 picorv32.mem_rdata_latched[11]
.sym 116387 $abc$36366$n4421
.sym 116388 $abc$36366$n4419_1
.sym 116389 basesoc_picorv327[23]
.sym 116390 basesoc_picorv328[23]
.sym 116391 $abc$36366$n4638
.sym 116392 $abc$36366$n4641
.sym 116393 $abc$36366$n4639_1
.sym 116395 $abc$36366$n4658
.sym 116396 $abc$36366$n4661
.sym 116397 $abc$36366$n4659
.sym 116399 $abc$36366$n4420_1
.sym 116400 basesoc_picorv327[27]
.sym 116401 basesoc_picorv328[27]
.sym 116402 $abc$36366$n4660_1
.sym 116403 $abc$36366$n4420_1
.sym 116404 basesoc_picorv327[23]
.sym 116405 basesoc_picorv328[23]
.sym 116406 $abc$36366$n4640
.sym 116411 picorv32.mem_rdata_q[24]
.sym 116412 $abc$36366$n2841
.sym 116413 $abc$36366$n3109
.sym 116415 picorv32.instr_jal
.sym 116416 picorv32.decoded_imm_uj[4]
.sym 116417 $abc$36366$n3108
.sym 116419 picorv32.instr_jal
.sym 116420 picorv32.decoded_imm_uj[3]
.sym 116421 $abc$36366$n2841
.sym 116422 picorv32.mem_rdata_q[23]
.sym 116423 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 116424 picorv32.is_sb_sh_sw
.sym 116425 picorv32.mem_rdata_q[10]
.sym 116426 $abc$36366$n3106
.sym 116427 picorv32.is_sb_sh_sw
.sym 116428 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 116429 picorv32.mem_rdata_q[11]
.sym 116435 picorv32.mem_rdata_q[26]
.sym 116436 $abc$36366$n2921
.sym 116437 $abc$36366$n2859
.sym 116439 picorv32.mem_rdata_latched[29]
.sym 116443 picorv32.mem_rdata_latched[27]
.sym 116447 picorv32.mem_rdata_latched[19]
.sym 116451 picorv32.mem_rdata_latched[30]
.sym 116455 picorv32.mem_rdata_latched[25]
.sym 116456 picorv32.mem_rdata_latched[31]
.sym 116457 picorv32.mem_rdata_latched[29]
.sym 116458 picorv32.mem_rdata_latched[30]
.sym 116459 picorv32.instr_auipc
.sym 116460 picorv32.instr_lui
.sym 116461 picorv32.mem_rdata_q[24]
.sym 116462 $abc$36366$n3085
.sym 116463 picorv32.mem_rdata_q[29]
.sym 116464 $abc$36366$n2904
.sym 116465 $abc$36366$n2859
.sym 116467 picorv32.mem_rdata_q[27]
.sym 116468 $abc$36366$n2913
.sym 116469 $abc$36366$n2859
.sym 116471 picorv32.mem_rdata_latched[20]
.sym 116475 picorv32.mem_rdata_latched[30]
.sym 116479 $abc$36366$n3024
.sym 116480 $abc$36366$n5141
.sym 116481 $abc$36366$n4885
.sym 116482 $abc$36366$n5438
.sym 116483 picorv32.mem_rdata_q[7]
.sym 116484 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 116485 picorv32.instr_jal
.sym 116486 picorv32.decoded_imm_uj[11]
.sym 116487 $abc$36366$n3024
.sym 116488 $abc$36366$n5141
.sym 116489 $abc$36366$n4879
.sym 116490 $abc$36366$n4041_1
.sym 116491 picorv32.mem_rdata_latched[27]
.sym 116495 picorv32.mem_rdata_latched[29]
.sym 116499 $abc$36366$n3024
.sym 116500 $abc$36366$n5141
.sym 116501 $abc$36366$n4881
.sym 116502 $abc$36366$n5428_1
.sym 116504 basesoc_picorv327[0]
.sym 116505 picorv32.decoded_imm[0]
.sym 116508 basesoc_picorv327[1]
.sym 116509 picorv32.decoded_imm[1]
.sym 116510 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 116512 basesoc_picorv327[2]
.sym 116513 picorv32.decoded_imm[2]
.sym 116514 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 116516 basesoc_picorv327[3]
.sym 116517 picorv32.decoded_imm[3]
.sym 116518 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 116520 basesoc_picorv327[4]
.sym 116521 picorv32.decoded_imm[4]
.sym 116522 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 116524 basesoc_picorv327[5]
.sym 116525 picorv32.decoded_imm[5]
.sym 116526 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 116528 basesoc_picorv327[6]
.sym 116529 picorv32.decoded_imm[6]
.sym 116530 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 116532 basesoc_picorv327[7]
.sym 116533 picorv32.decoded_imm[7]
.sym 116534 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 116536 basesoc_picorv327[8]
.sym 116537 picorv32.decoded_imm[8]
.sym 116538 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 116540 basesoc_picorv327[9]
.sym 116541 picorv32.decoded_imm[9]
.sym 116542 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 116544 basesoc_picorv327[10]
.sym 116545 picorv32.decoded_imm[10]
.sym 116546 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 116548 basesoc_picorv327[11]
.sym 116549 picorv32.decoded_imm[11]
.sym 116550 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 116552 basesoc_picorv327[12]
.sym 116553 picorv32.decoded_imm[12]
.sym 116554 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 116556 basesoc_picorv327[13]
.sym 116557 picorv32.decoded_imm[13]
.sym 116558 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 116560 basesoc_picorv327[14]
.sym 116561 picorv32.decoded_imm[14]
.sym 116562 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 116564 basesoc_picorv327[15]
.sym 116565 picorv32.decoded_imm[15]
.sym 116566 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 116568 basesoc_picorv327[16]
.sym 116569 picorv32.decoded_imm[16]
.sym 116570 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 116572 basesoc_picorv327[17]
.sym 116573 picorv32.decoded_imm[17]
.sym 116574 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 116576 basesoc_picorv327[18]
.sym 116577 picorv32.decoded_imm[18]
.sym 116578 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 116580 basesoc_picorv327[19]
.sym 116581 picorv32.decoded_imm[19]
.sym 116582 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 116584 basesoc_picorv327[20]
.sym 116585 picorv32.decoded_imm[20]
.sym 116586 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 116588 basesoc_picorv327[21]
.sym 116589 picorv32.decoded_imm[21]
.sym 116590 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 116592 basesoc_picorv327[22]
.sym 116593 picorv32.decoded_imm[22]
.sym 116594 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 116596 basesoc_picorv327[23]
.sym 116597 picorv32.decoded_imm[23]
.sym 116598 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 116600 basesoc_picorv327[24]
.sym 116601 picorv32.decoded_imm[24]
.sym 116602 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 116604 basesoc_picorv327[25]
.sym 116605 picorv32.decoded_imm[25]
.sym 116606 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 116608 basesoc_picorv327[26]
.sym 116609 picorv32.decoded_imm[26]
.sym 116610 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 116612 basesoc_picorv327[27]
.sym 116613 picorv32.decoded_imm[27]
.sym 116614 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 116616 basesoc_picorv327[28]
.sym 116617 picorv32.decoded_imm[28]
.sym 116618 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 116620 basesoc_picorv327[29]
.sym 116621 picorv32.decoded_imm[29]
.sym 116622 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 116624 basesoc_picorv327[30]
.sym 116625 picorv32.decoded_imm[30]
.sym 116626 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 116628 basesoc_picorv327[31]
.sym 116629 picorv32.decoded_imm[31]
.sym 116630 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 116631 picorv32.decoded_imm_uj[27]
.sym 116632 picorv32.instr_jal
.sym 116633 $abc$36366$n3083_1
.sym 116634 $abc$36366$n3145_1
.sym 116635 picorv32.instr_auipc
.sym 116636 picorv32.instr_lui
.sym 116637 picorv32.mem_rdata_q[27]
.sym 116638 $abc$36366$n3085
.sym 116639 picorv32.decoded_imm_uj[24]
.sym 116640 picorv32.instr_jal
.sym 116641 $abc$36366$n3083_1
.sym 116642 $abc$36366$n3139_1
.sym 116643 picorv32.instr_jal
.sym 116644 picorv32.decoded_imm_uj[7]
.sym 116645 $abc$36366$n2840_1
.sym 116646 picorv32.mem_rdata_q[27]
.sym 116647 picorv32.decoded_imm_uj[20]
.sym 116648 picorv32.instr_jal
.sym 116649 $abc$36366$n3083_1
.sym 116650 $abc$36366$n3135
.sym 116651 picorv32.instr_auipc
.sym 116652 picorv32.instr_lui
.sym 116653 picorv32.mem_rdata_q[20]
.sym 116654 $abc$36366$n3085
.sym 116655 picorv32.instr_jal
.sym 116656 picorv32.decoded_imm_uj[6]
.sym 116657 $abc$36366$n2840_1
.sym 116658 picorv32.mem_rdata_q[26]
.sym 116659 picorv32.decoded_imm_uj[25]
.sym 116660 picorv32.instr_jal
.sym 116661 $abc$36366$n3083_1
.sym 116662 $abc$36366$n3141
.sym 116664 $abc$36366$n5773
.sym 116665 picorv32.decoded_imm_uj[1]
.sym 116668 $abc$36366$n5157
.sym 116669 picorv32.decoded_imm_uj[2]
.sym 116670 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 116672 $abc$36366$n5160
.sym 116673 picorv32.decoded_imm_uj[3]
.sym 116674 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 116676 $abc$36366$n5163
.sym 116677 picorv32.decoded_imm_uj[4]
.sym 116678 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 116680 $abc$36366$n5166
.sym 116681 picorv32.decoded_imm_uj[5]
.sym 116682 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 116684 $abc$36366$n5169
.sym 116685 picorv32.decoded_imm_uj[6]
.sym 116686 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 116688 $abc$36366$n5172
.sym 116689 picorv32.decoded_imm_uj[7]
.sym 116690 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 116692 $abc$36366$n5175
.sym 116693 picorv32.decoded_imm_uj[8]
.sym 116694 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 116696 $abc$36366$n5178
.sym 116697 picorv32.decoded_imm_uj[9]
.sym 116698 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 116700 $abc$36366$n5181
.sym 116701 picorv32.decoded_imm_uj[10]
.sym 116702 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 116704 $abc$36366$n5184
.sym 116705 picorv32.decoded_imm_uj[11]
.sym 116706 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 116708 $abc$36366$n5187
.sym 116709 picorv32.decoded_imm_uj[12]
.sym 116710 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 116712 $abc$36366$n5190
.sym 116713 picorv32.decoded_imm_uj[13]
.sym 116714 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 116716 $abc$36366$n5193
.sym 116717 picorv32.decoded_imm_uj[14]
.sym 116718 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 116720 $abc$36366$n5196
.sym 116721 picorv32.decoded_imm_uj[15]
.sym 116722 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 116724 $abc$36366$n5199
.sym 116725 picorv32.decoded_imm_uj[16]
.sym 116726 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 116728 $abc$36366$n5202
.sym 116729 picorv32.decoded_imm_uj[17]
.sym 116730 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 116732 $abc$36366$n5205
.sym 116733 picorv32.decoded_imm_uj[18]
.sym 116734 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 116736 $abc$36366$n5208
.sym 116737 picorv32.decoded_imm_uj[19]
.sym 116738 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 116740 $abc$36366$n5211
.sym 116741 picorv32.decoded_imm_uj[20]
.sym 116742 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 116744 $abc$36366$n5214
.sym 116745 picorv32.decoded_imm_uj[21]
.sym 116746 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 116748 $abc$36366$n5217
.sym 116749 picorv32.decoded_imm_uj[22]
.sym 116750 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 116752 $abc$36366$n5220
.sym 116753 picorv32.decoded_imm_uj[23]
.sym 116754 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 116756 $abc$36366$n5223
.sym 116757 picorv32.decoded_imm_uj[24]
.sym 116758 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 116760 $abc$36366$n5226
.sym 116761 picorv32.decoded_imm_uj[25]
.sym 116762 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 116764 $abc$36366$n5229
.sym 116765 picorv32.decoded_imm_uj[26]
.sym 116766 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 116768 $abc$36366$n5232
.sym 116769 picorv32.decoded_imm_uj[27]
.sym 116770 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 116772 $abc$36366$n5235
.sym 116773 picorv32.decoded_imm_uj[28]
.sym 116774 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 116776 $abc$36366$n5238
.sym 116777 picorv32.decoded_imm_uj[29]
.sym 116778 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 116780 $abc$36366$n5241
.sym 116781 picorv32.decoded_imm_uj[30]
.sym 116782 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 116784 $abc$36366$n5244
.sym 116785 picorv32.decoded_imm_uj[31]
.sym 116786 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 116787 $abc$36366$n3938_1
.sym 116788 $abc$36366$n5226
.sym 116789 $abc$36366$n3846_1
.sym 116803 $abc$36366$n3854_1
.sym 116804 $abc$36366$n5392
.sym 116805 $abc$36366$n3848_1
.sym 116806 $abc$36366$n5332
.sym 116807 $abc$36366$n3854_1
.sym 116808 $abc$36366$n5389
.sym 116809 $abc$36366$n3848_1
.sym 116810 $abc$36366$n5329
.sym 116815 $abc$36366$n3950_1
.sym 116816 $abc$36366$n5235
.sym 116817 $abc$36366$n3846_1
.sym 116831 user_btn0
.sym 116832 $abc$36366$n6412
.sym 116836 waittimer0_count[0]
.sym 116838 $PACKER_VCC_NET
.sym 116851 user_btn_n
.sym 116856 waittimer0_count[0]
.sym 116860 waittimer0_count[1]
.sym 116861 $PACKER_VCC_NET
.sym 116864 waittimer0_count[2]
.sym 116865 $PACKER_VCC_NET
.sym 116866 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 116868 waittimer0_count[3]
.sym 116869 $PACKER_VCC_NET
.sym 116870 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 116872 waittimer0_count[4]
.sym 116873 $PACKER_VCC_NET
.sym 116874 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 116876 waittimer0_count[5]
.sym 116877 $PACKER_VCC_NET
.sym 116878 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 116880 waittimer0_count[6]
.sym 116881 $PACKER_VCC_NET
.sym 116882 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 116884 waittimer0_count[7]
.sym 116885 $PACKER_VCC_NET
.sym 116886 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 116888 waittimer0_count[8]
.sym 116889 $PACKER_VCC_NET
.sym 116890 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 116892 waittimer0_count[9]
.sym 116893 $PACKER_VCC_NET
.sym 116894 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 116896 waittimer0_count[10]
.sym 116897 $PACKER_VCC_NET
.sym 116898 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 116900 waittimer0_count[11]
.sym 116901 $PACKER_VCC_NET
.sym 116902 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 116904 waittimer0_count[12]
.sym 116905 $PACKER_VCC_NET
.sym 116906 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 116908 waittimer0_count[13]
.sym 116909 $PACKER_VCC_NET
.sym 116910 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 116912 waittimer0_count[14]
.sym 116913 $PACKER_VCC_NET
.sym 116914 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 116916 waittimer0_count[15]
.sym 116917 $PACKER_VCC_NET
.sym 116918 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 116920 waittimer0_count[16]
.sym 116921 $PACKER_VCC_NET
.sym 116922 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 116923 user_btn0
.sym 116924 $abc$36366$n6428
.sym 116927 user_btn0
.sym 116928 $abc$36366$n6422
.sym 116931 user_btn0
.sym 116932 $abc$36366$n6430
.sym 116935 spiflash_counter[2]
.sym 116936 spiflash_counter[3]
.sym 116937 $abc$36366$n3368
.sym 116938 spiflash_counter[1]
.sym 116939 spiflash_counter[1]
.sym 116940 spiflash_counter[2]
.sym 116941 spiflash_counter[3]
.sym 116943 $abc$36366$n146
.sym 116947 user_btn0
.sym 116948 $abc$36366$n6438
.sym 116951 $abc$36366$n2814
.sym 116952 $abc$36366$n2812
.sym 116953 sys_rst
.sym 116955 $abc$36366$n2814
.sym 116956 spiflash_counter[0]
.sym 116963 sys_rst
.sym 116964 spiflash_counter[0]
.sym 116965 $abc$36366$n3384_1
.sym 116966 $abc$36366$n2964
.sym 116967 $abc$36366$n3373_1
.sym 116968 $abc$36366$n57
.sym 116971 $abc$36366$n3368
.sym 116972 $abc$36366$n2813
.sym 116975 $abc$36366$n3374
.sym 116976 spiflash_counter[1]
.sym 116979 spiflash_counter[0]
.sym 116980 $abc$36366$n2813
.sym 116991 eventmanager_status_w[0]
.sym 116992 eventsourceprocess0_old_trigger
.sym 116995 $abc$36366$n2826_1
.sym 116996 $abc$36366$n3376
.sym 116997 sys_rst
.sym 116998 $abc$36366$n3374
.sym 116999 adr[0]
.sym 117000 adr[1]
.sym 117007 adr[1]
.sym 117011 $abc$36366$n3374
.sym 117012 $abc$36366$n3376
.sym 117013 $abc$36366$n2826_1
.sym 117015 spiflash_bus_dat_r[7]
.sym 117016 csrbank2_bitbang0_w[0]
.sym 117017 csrbank2_bitbang_en0_w
.sym 117019 csrbank0_buttons_ev_enable0_w[0]
.sym 117020 $abc$36366$n3212
.sym 117021 $abc$36366$n5086
.sym 117023 $abc$36366$n4536
.sym 117024 $abc$36366$n4538
.sym 117025 $abc$36366$n4623
.sym 117026 sel_r
.sym 117027 $abc$36366$n4538
.sym 117028 $abc$36366$n4536
.sym 117029 $abc$36366$n4623
.sym 117030 sel_r
.sym 117031 basesoc_ctrl_reset_reset_r
.sym 117035 basesoc_dat_w[1]
.sym 117039 basesoc_we
.sym 117040 $abc$36366$n3333
.sym 117041 $abc$36366$n3212
.sym 117042 sys_rst
.sym 117043 $abc$36366$n4538
.sym 117044 $abc$36366$n4623
.sym 117045 sel_r
.sym 117046 $abc$36366$n4536
.sym 117047 $abc$36366$n2818
.sym 117048 $abc$36366$n3966_1
.sym 117049 $abc$36366$n3967_1
.sym 117051 csrbank0_buttons_ev_enable0_w[2]
.sym 117052 $abc$36366$n3212
.sym 117053 $abc$36366$n5092
.sym 117055 basesoc_bus_wishbone_dat_r[4]
.sym 117056 slave_sel_r[0]
.sym 117057 spiflash_bus_dat_r[4]
.sym 117058 slave_sel_r[1]
.sym 117059 basesoc_bus_wishbone_dat_r[5]
.sym 117060 slave_sel_r[0]
.sym 117061 spiflash_bus_dat_r[5]
.sym 117062 slave_sel_r[1]
.sym 117063 adr[2]
.sym 117067 basesoc_bus_wishbone_dat_r[6]
.sym 117068 slave_sel_r[0]
.sym 117069 spiflash_bus_dat_r[6]
.sym 117070 slave_sel_r[1]
.sym 117071 basesoc_bus_wishbone_dat_r[7]
.sym 117072 slave_sel_r[0]
.sym 117073 spiflash_bus_dat_r[7]
.sym 117074 slave_sel_r[1]
.sym 117075 csrbank0_buttons_ev_enable0_w[1]
.sym 117076 $abc$36366$n3212
.sym 117077 $abc$36366$n5089_1
.sym 117079 spiflash_bus_dat_r[12]
.sym 117080 array_muxed0[11]
.sym 117081 $abc$36366$n3380
.sym 117083 $abc$36366$n3373_1
.sym 117084 spiflash_bus_dat_r[5]
.sym 117085 array_muxed0[20]
.sym 117086 $abc$36366$n3380
.sym 117087 $abc$36366$n3373_1
.sym 117088 spiflash_bus_dat_r[4]
.sym 117089 array_muxed0[19]
.sym 117090 $abc$36366$n3380
.sym 117091 spiflash_bus_dat_r[14]
.sym 117092 array_muxed0[13]
.sym 117093 $abc$36366$n3380
.sym 117095 spiflash_bus_dat_r[13]
.sym 117096 array_muxed0[12]
.sym 117097 $abc$36366$n3380
.sym 117099 $abc$36366$n3373_1
.sym 117100 spiflash_bus_dat_r[6]
.sym 117101 array_muxed0[21]
.sym 117102 $abc$36366$n3380
.sym 117103 csrbank0_leds_out0_w[2]
.sym 117104 eventmanager_pending_w[2]
.sym 117105 adr[0]
.sym 117106 adr[1]
.sym 117107 spiflash_bus_dat_r[11]
.sym 117108 array_muxed0[10]
.sym 117109 $abc$36366$n3380
.sym 117111 basesoc_picorv323[2]
.sym 117119 basesoc_dat_w[1]
.sym 117120 $abc$36366$n3342_1
.sym 117121 sys_rst
.sym 117122 $abc$36366$n2911
.sym 117123 basesoc_picorv323[5]
.sym 117127 basesoc_picorv323[1]
.sym 117135 csrbank0_leds_out0_w[1]
.sym 117136 eventmanager_pending_w[1]
.sym 117137 adr[0]
.sym 117138 adr[1]
.sym 117139 $abc$36366$n2911
.sym 117143 basesoc_picorv327[0]
.sym 117144 basesoc_picorv327[1]
.sym 117145 basesoc_picorv323[1]
.sym 117146 basesoc_picorv323[0]
.sym 117147 basesoc_picorv328[15]
.sym 117151 basesoc_picorv328[8]
.sym 117155 basesoc_dat_w[2]
.sym 117156 $abc$36366$n3342_1
.sym 117157 sys_rst
.sym 117158 $abc$36366$n2924
.sym 117163 $abc$36366$n2924
.sym 117167 basesoc_picorv328[11]
.sym 117175 basesoc_picorv327[1]
.sym 117176 basesoc_picorv323[1]
.sym 117177 $abc$36366$n4419_1
.sym 117178 $abc$36366$n4459_1
.sym 117179 $abc$36366$n4417_1
.sym 117180 $abc$36366$n4426_1
.sym 117181 $abc$36366$n4458
.sym 117182 $abc$36366$n4460_1
.sym 117183 $abc$36366$n4420_1
.sym 117184 basesoc_picorv327[9]
.sym 117185 basesoc_picorv328[9]
.sym 117187 $abc$36366$n4553
.sym 117188 $abc$36366$n4556
.sym 117189 $abc$36366$n4558
.sym 117190 $abc$36366$n4557
.sym 117191 basesoc_picorv328[16]
.sym 117195 basesoc_picorv328[22]
.sym 117199 basesoc_picorv328[23]
.sym 117203 $abc$36366$n5400
.sym 117204 $abc$36366$n5401
.sym 117205 picorv32.instr_sub
.sym 117206 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117207 $abc$36366$n4421
.sym 117208 $abc$36366$n4419_1
.sym 117209 basesoc_picorv327[26]
.sym 117210 basesoc_picorv328[26]
.sym 117211 basesoc_picorv328[26]
.sym 117215 basesoc_picorv328[24]
.sym 117219 basesoc_picorv328[28]
.sym 117223 basesoc_picorv328[31]
.sym 117227 basesoc_picorv328[30]
.sym 117231 basesoc_picorv328[29]
.sym 117235 basesoc_picorv328[25]
.sym 117239 $abc$36366$n4420_1
.sym 117240 basesoc_picorv327[14]
.sym 117241 basesoc_picorv328[14]
.sym 117242 $abc$36366$n4593_1
.sym 117243 $abc$36366$n4421
.sym 117244 $abc$36366$n4419_1
.sym 117245 basesoc_picorv327[13]
.sym 117246 basesoc_picorv328[13]
.sym 117247 $abc$36366$n4582
.sym 117248 $abc$36366$n4585
.sym 117251 $abc$36366$n5427
.sym 117252 $abc$36366$n5428
.sym 117253 picorv32.instr_sub
.sym 117254 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117255 $abc$36366$n4421
.sym 117256 $abc$36366$n4419_1
.sym 117257 basesoc_picorv327[14]
.sym 117258 basesoc_picorv328[14]
.sym 117259 $abc$36366$n3165
.sym 117260 $abc$36366$n3166
.sym 117261 basesoc_picorv327[14]
.sym 117262 basesoc_picorv328[14]
.sym 117263 basesoc_picorv327[2]
.sym 117264 basesoc_picorv323[2]
.sym 117267 $abc$36366$n4420_1
.sym 117268 $abc$36366$n3166
.sym 117269 $abc$36366$n4587
.sym 117270 $abc$36366$n4586
.sym 117271 $abc$36366$n4420_1
.sym 117272 $abc$36366$n3181
.sym 117273 $abc$36366$n4631
.sym 117274 $abc$36366$n4630_1
.sym 117275 basesoc_picorv323[4]
.sym 117276 $abc$36366$n4555
.sym 117277 $abc$36366$n4604
.sym 117279 $abc$36366$n4420_1
.sym 117280 basesoc_picorv327[12]
.sym 117281 basesoc_picorv328[12]
.sym 117282 $abc$36366$n4579
.sym 117283 basesoc_picorv327[28]
.sym 117284 basesoc_picorv328[28]
.sym 117287 $abc$36366$n4421
.sym 117288 $abc$36366$n4419_1
.sym 117289 basesoc_picorv327[12]
.sym 117290 basesoc_picorv328[12]
.sym 117291 basesoc_picorv323[4]
.sym 117292 $abc$36366$n4539
.sym 117293 $abc$36366$n4604
.sym 117295 $abc$36366$n4421
.sym 117296 $abc$36366$n4419_1
.sym 117297 basesoc_picorv327[21]
.sym 117298 basesoc_picorv328[21]
.sym 117299 $abc$36366$n4421
.sym 117300 $abc$36366$n4419_1
.sym 117301 basesoc_picorv327[28]
.sym 117302 basesoc_picorv328[28]
.sym 117303 basesoc_picorv327[3]
.sym 117304 basesoc_picorv323[3]
.sym 117305 basesoc_picorv327[12]
.sym 117306 basesoc_picorv328[12]
.sym 117307 basesoc_picorv327[9]
.sym 117308 basesoc_picorv328[9]
.sym 117309 basesoc_picorv327[23]
.sym 117310 basesoc_picorv328[23]
.sym 117311 basesoc_picorv327[22]
.sym 117312 $abc$36366$n4021_1
.sym 117313 $abc$36366$n3870
.sym 117315 $abc$36366$n2870
.sym 117316 $abc$36366$n2818
.sym 117317 $abc$36366$n3681_1
.sym 117319 $abc$36366$n3168
.sym 117320 $abc$36366$n3163
.sym 117321 $abc$36366$n3169
.sym 117322 $abc$36366$n3170
.sym 117323 basesoc_picorv327[25]
.sym 117324 basesoc_picorv328[25]
.sym 117325 basesoc_picorv327[26]
.sym 117326 basesoc_picorv328[26]
.sym 117327 basesoc_picorv327[7]
.sym 117328 basesoc_picorv323[7]
.sym 117329 $abc$36366$n3164
.sym 117330 $abc$36366$n3167
.sym 117331 basesoc_picorv327[1]
.sym 117332 basesoc_picorv323[1]
.sym 117333 basesoc_picorv327[4]
.sym 117334 basesoc_picorv323[4]
.sym 117335 basesoc_picorv327[15]
.sym 117336 basesoc_picorv328[15]
.sym 117339 picorv32.mem_rdata_latched[7]
.sym 117351 $abc$36366$n4420_1
.sym 117352 $abc$36366$n3168
.sym 117353 $abc$36366$n4601_1
.sym 117354 $abc$36366$n4600_1
.sym 117355 $abc$36366$n4421
.sym 117356 $abc$36366$n4419_1
.sym 117357 basesoc_picorv327[15]
.sym 117358 basesoc_picorv328[15]
.sym 117359 $abc$36366$n4596_1
.sym 117360 $abc$36366$n4599_1
.sym 117363 picorv32.mem_rdata_q[7]
.sym 117364 $abc$36366$n3965_1
.sym 117365 $abc$36366$n2859
.sym 117379 picorv32.mem_rdata_latched[26]
.sym 117383 $abc$36366$n4648_1
.sym 117384 $abc$36366$n4649
.sym 117385 $abc$36366$n4650
.sym 117387 picorv32.mem_rdata_q[28]
.sym 117388 $abc$36366$n2917
.sym 117389 $abc$36366$n2859
.sym 117391 picorv32.mem_rdata_latched[31]
.sym 117395 $abc$36366$n4420_1
.sym 117396 basesoc_picorv327[25]
.sym 117397 basesoc_picorv328[25]
.sym 117398 $abc$36366$n4651_1
.sym 117399 picorv32.mem_rdata_latched[26]
.sym 117403 picorv32.mem_rdata_latched[26]
.sym 117404 $abc$36366$n2894
.sym 117407 picorv32.mem_rdata_latched[27]
.sym 117408 picorv32.mem_rdata_latched[28]
.sym 117411 picorv32.mem_rdata_latched[28]
.sym 117412 $abc$36366$n2947_1
.sym 117413 picorv32.mem_rdata_latched[27]
.sym 117414 $abc$36366$n2943
.sym 117415 picorv32.mem_rdata_latched[7]
.sym 117419 $abc$36366$n2943
.sym 117420 $abc$36366$n2947_1
.sym 117421 $abc$36366$n2945
.sym 117423 picorv32.mem_rdata_latched[27]
.sym 117424 picorv32.mem_rdata_latched[28]
.sym 117425 picorv32.mem_rdata_latched[26]
.sym 117427 $abc$36366$n2864
.sym 117428 $abc$36366$n2877_1
.sym 117429 $abc$36366$n2894
.sym 117430 $abc$36366$n2911_1
.sym 117431 picorv32.mem_rdata_latched[28]
.sym 117435 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 117436 picorv32.cpu_state[3]
.sym 117437 picorv32.cpu_state[2]
.sym 117439 $abc$36366$n2995
.sym 117440 basesoc_picorv327[9]
.sym 117443 $abc$36366$n3864
.sym 117447 picorv32.instr_auipc
.sym 117448 picorv32.instr_lui
.sym 117449 picorv32.mem_rdata_q[17]
.sym 117450 $abc$36366$n3085
.sym 117451 $abc$36366$n2841
.sym 117452 picorv32.mem_rdata_q[31]
.sym 117455 $abc$36366$n4037_1
.sym 117456 picorv32.cpuregs_rs1[10]
.sym 117457 $abc$36366$n4106_1
.sym 117459 $abc$36366$n4036_1
.sym 117460 basesoc_picorv327[11]
.sym 117461 $abc$36366$n4107_1
.sym 117462 $abc$36366$n3007_1
.sym 117463 $abc$36366$n3024
.sym 117464 $abc$36366$n5141
.sym 117465 $abc$36366$n4883
.sym 117466 $abc$36366$n4071_1
.sym 117467 $abc$36366$n3021
.sym 117468 $abc$36366$n4045
.sym 117469 basesoc_picorv327[2]
.sym 117470 $abc$36366$n5426
.sym 117471 $abc$36366$n3024
.sym 117472 $abc$36366$n5141
.sym 117473 $abc$36366$n4882
.sym 117474 $abc$36366$n5431_1
.sym 117475 $abc$36366$n4893
.sym 117476 $abc$36366$n5141
.sym 117477 $abc$36366$n5458_1
.sym 117479 picorv32.reg_pc[10]
.sym 117480 $abc$36366$n4053_1
.sym 117481 picorv32.cpu_state[2]
.sym 117482 $abc$36366$n4105_1
.sym 117483 $abc$36366$n3021
.sym 117484 $abc$36366$n4045
.sym 117485 basesoc_picorv327[10]
.sym 117486 $abc$36366$n5444
.sym 117487 $abc$36366$n3021
.sym 117488 $abc$36366$n4045
.sym 117489 basesoc_picorv327[4]
.sym 117490 $abc$36366$n5432
.sym 117491 $abc$36366$n3024
.sym 117492 $abc$36366$n5141
.sym 117493 $abc$36366$n4888
.sym 117494 $abc$36366$n5443_1
.sym 117495 $abc$36366$n3024
.sym 117496 $abc$36366$n5141
.sym 117497 $abc$36366$n4890
.sym 117498 $abc$36366$n4120
.sym 117499 $abc$36366$n3024
.sym 117500 $abc$36366$n5141
.sym 117501 $abc$36366$n4891
.sym 117502 $abc$36366$n4127
.sym 117503 picorv32.reg_next_pc[22]
.sym 117504 picorv32.reg_out[22]
.sym 117505 $abc$36366$n3836_1
.sym 117507 $abc$36366$n2995
.sym 117508 basesoc_picorv327[12]
.sym 117511 picorv32.instr_jal
.sym 117512 picorv32.decoded_imm_uj[9]
.sym 117513 $abc$36366$n2840_1
.sym 117514 picorv32.mem_rdata_q[29]
.sym 117515 picorv32.decoded_imm_uj[17]
.sym 117516 picorv32.instr_jal
.sym 117517 $abc$36366$n3083_1
.sym 117518 $abc$36366$n3129
.sym 117519 picorv32.instr_jal
.sym 117520 picorv32.decoded_imm_uj[8]
.sym 117521 $abc$36366$n2840_1
.sym 117522 picorv32.mem_rdata_q[28]
.sym 117523 $abc$36366$n4036_1
.sym 117524 basesoc_picorv327[14]
.sym 117525 $abc$36366$n4129
.sym 117526 $abc$36366$n3007_1
.sym 117527 picorv32.instr_auipc
.sym 117528 picorv32.instr_lui
.sym 117529 picorv32.mem_rdata_q[29]
.sym 117530 $abc$36366$n3085
.sym 117531 $abc$36366$n3024
.sym 117532 $abc$36366$n5141
.sym 117533 $abc$36366$n4896
.sym 117534 $abc$36366$n4160
.sym 117535 picorv32.instr_auipc
.sym 117536 picorv32.instr_lui
.sym 117537 picorv32.mem_rdata_q[14]
.sym 117538 $abc$36366$n3085
.sym 117539 picorv32.mem_rdata_latched[31]
.sym 117543 $abc$36366$n3024
.sym 117544 $abc$36366$n5141
.sym 117545 $abc$36366$n4897
.sym 117546 $abc$36366$n5469_1
.sym 117547 $abc$36366$n5141
.sym 117548 $abc$36366$n4894
.sym 117549 $abc$36366$n4148
.sym 117550 $abc$36366$n4150
.sym 117551 $PACKER_GND_NET
.sym 117555 $abc$36366$n4053_1
.sym 117556 picorv32.cpu_state[2]
.sym 117559 picorv32.reg_pc[19]
.sym 117560 $abc$36366$n4053_1
.sym 117561 picorv32.cpu_state[2]
.sym 117562 $abc$36366$n4166
.sym 117563 $abc$36366$n3021
.sym 117564 $abc$36366$n4045
.sym 117565 basesoc_picorv327[28]
.sym 117566 $abc$36366$n5488_1
.sym 117567 $abc$36366$n4037_1
.sym 117568 picorv32.cpuregs_rs1[19]
.sym 117569 $abc$36366$n4167
.sym 117571 $abc$36366$n3021
.sym 117572 $abc$36366$n4045
.sym 117573 basesoc_picorv327[30]
.sym 117574 $abc$36366$n5492
.sym 117575 picorv32.reg_pc[31]
.sym 117576 $abc$36366$n4080_1
.sym 117577 $abc$36366$n4909
.sym 117578 $abc$36366$n5141
.sym 117579 $abc$36366$n4037_1
.sym 117580 picorv32.cpuregs_rs1[31]
.sym 117581 $abc$36366$n3024
.sym 117582 $abc$36366$n4909
.sym 117583 $abc$36366$n4080_1
.sym 117584 picorv32.reg_pc[27]
.sym 117585 $abc$36366$n3024
.sym 117586 $abc$36366$n4905
.sym 117587 $abc$36366$n2995
.sym 117588 basesoc_picorv327[29]
.sym 117589 $abc$36366$n4036_1
.sym 117590 basesoc_picorv327[31]
.sym 117591 picorv32.instr_jal
.sym 117592 picorv32.decoded_imm_uj[31]
.sym 117593 $abc$36366$n3095
.sym 117595 picorv32.instr_auipc
.sym 117596 picorv32.instr_lui
.sym 117597 picorv32.mem_rdata_q[25]
.sym 117598 $abc$36366$n3085
.sym 117599 picorv32.decoded_imm_uj[12]
.sym 117600 picorv32.instr_jal
.sym 117601 $abc$36366$n3083_1
.sym 117602 $abc$36366$n3119
.sym 117603 picorv32.decoded_imm_uj[13]
.sym 117604 picorv32.instr_jal
.sym 117605 $abc$36366$n3083_1
.sym 117606 $abc$36366$n3121
.sym 117607 picorv32.decoded_imm_uj[28]
.sym 117608 picorv32.instr_jal
.sym 117609 $abc$36366$n3083_1
.sym 117610 $abc$36366$n3091_1
.sym 117611 picorv32.decoded_imm_uj[14]
.sym 117612 picorv32.instr_jal
.sym 117613 $abc$36366$n3083_1
.sym 117614 $abc$36366$n3123
.sym 117615 picorv32.decoded_imm_uj[29]
.sym 117616 picorv32.instr_jal
.sym 117617 $abc$36366$n3083_1
.sym 117618 $abc$36366$n3089_1
.sym 117619 picorv32.decoded_imm_uj[30]
.sym 117620 picorv32.instr_jal
.sym 117621 $abc$36366$n3083_1
.sym 117622 $abc$36366$n3093_1
.sym 117623 picorv32.instr_jal
.sym 117624 picorv32.instr_waitirq
.sym 117625 picorv32.decoder_trigger
.sym 117626 $abc$36366$n3849_1
.sym 117627 $abc$36366$n3799
.sym 117628 $abc$36366$n3065
.sym 117631 $abc$36366$n3799
.sym 117632 $abc$36366$n3065
.sym 117635 picorv32.mem_rdata_latched[14]
.sym 117639 $abc$36366$n3029_1
.sym 117640 picorv32.instr_jal
.sym 117641 picorv32.decoder_trigger
.sym 117642 $abc$36366$n5367
.sym 117643 picorv32.mem_rdata_latched[22]
.sym 117647 $abc$36366$n3030
.sym 117648 $abc$36366$n3848_1
.sym 117649 $abc$36366$n5160
.sym 117650 $abc$36366$n5157
.sym 117651 $abc$36366$n3854_1
.sym 117652 $abc$36366$n5371
.sym 117653 $abc$36366$n3848_1
.sym 117654 $abc$36366$n5311
.sym 117655 $abc$36366$n3840
.sym 117656 $abc$36366$n3841_1
.sym 117657 $abc$36366$n3797
.sym 117658 $abc$36366$n5157
.sym 117659 $abc$36366$n3854_1
.sym 117660 $abc$36366$n5377
.sym 117661 $abc$36366$n3848_1
.sym 117662 $abc$36366$n5317
.sym 117663 $abc$36366$n5366
.sym 117664 picorv32.instr_jal
.sym 117665 picorv32.decoder_trigger
.sym 117666 $abc$36366$n3065
.sym 117667 picorv32.decoder_trigger
.sym 117668 $abc$36366$n3065
.sym 117669 $abc$36366$n3797
.sym 117671 picorv32.instr_jal
.sym 117672 $abc$36366$n5366
.sym 117673 picorv32.decoder_trigger
.sym 117674 $abc$36366$n3065
.sym 117679 $abc$36366$n3854_1
.sym 117680 $abc$36366$n5370
.sym 117681 $abc$36366$n3848_1
.sym 117682 $abc$36366$n5310
.sym 117683 $abc$36366$n3926_1
.sym 117684 $abc$36366$n5217
.sym 117685 $abc$36366$n3846_1
.sym 117687 picorv32.mem_rdata_latched[31]
.sym 117695 $abc$36366$n3854_1
.sym 117696 $abc$36366$n5386
.sym 117697 $abc$36366$n3848_1
.sym 117698 $abc$36366$n5326
.sym 117707 picorv32.mem_rdata_latched[31]
.sym 117711 picorv32.mem_rdata_latched[31]
.sym 117715 $abc$36366$n3854_1
.sym 117716 $abc$36366$n5380
.sym 117717 $abc$36366$n3848_1
.sym 117718 $abc$36366$n5320
.sym 117727 picorv32.mem_rdata_latched[31]
.sym 117731 picorv32.mem_rdata_latched[31]
.sym 117739 picorv32.mem_rdata_latched[31]
.sym 117743 picorv32.mem_rdata_latched[31]
.sym 117815 $abc$36366$n136
.sym 117819 sys_rst
.sym 117820 $abc$36366$n6426
.sym 117821 user_btn0
.sym 117827 $abc$36366$n134
.sym 117831 $abc$36366$n3336
.sym 117832 $abc$36366$n3340_1
.sym 117833 $abc$36366$n134
.sym 117834 $abc$36366$n136
.sym 117835 sys_rst
.sym 117836 $abc$36366$n6424
.sym 117837 user_btn0
.sym 117839 $abc$36366$n144
.sym 117843 sys_rst
.sym 117844 $abc$36366$n6442
.sym 117845 user_btn0
.sym 117847 $abc$36366$n138
.sym 117851 $abc$36366$n138
.sym 117852 $abc$36366$n140
.sym 117853 $abc$36366$n142
.sym 117854 $abc$36366$n144
.sym 117855 sys_rst
.sym 117856 $abc$36366$n6432
.sym 117857 user_btn0
.sym 117859 sys_rst
.sym 117860 $abc$36366$n6440
.sym 117861 user_btn0
.sym 117863 sys_rst
.sym 117864 $abc$36366$n6436
.sym 117865 user_btn0
.sym 117867 $abc$36366$n140
.sym 117871 sys_rst
.sym 117872 $abc$36366$n6444
.sym 117873 user_btn0
.sym 117875 $abc$36366$n142
.sym 117887 $abc$36366$n57
.sym 117911 $abc$36366$n3373
.sym 117915 sys_rst
.sym 117916 basesoc_dat_w[5]
.sym 117935 $abc$36366$n57
.sym 117936 $abc$36366$n3373
.sym 117947 $abc$36366$n2898
.sym 117959 basesoc_ctrl_reset_reset_r
.sym 117960 $abc$36366$n3342_1
.sym 117961 sys_rst
.sym 117962 $abc$36366$n2898
.sym 117975 $abc$36366$n5246
.sym 117976 interface0_bank_bus_dat_r[4]
.sym 117977 interface1_bank_bus_dat_r[4]
.sym 117978 $abc$36366$n5247
.sym 117979 csrbank0_leds_out0_w[0]
.sym 117980 eventmanager_pending_w[0]
.sym 117981 adr[0]
.sym 117982 adr[1]
.sym 117983 $abc$36366$n3333
.sym 117984 $abc$36366$n3215
.sym 117985 basesoc_we
.sym 117991 $abc$36366$n3333
.sym 117992 $abc$36366$n2852
.sym 117993 csrbank0_leds_out0_w[4]
.sym 118007 eventmanager_status_w[1]
.sym 118011 $abc$36366$n2888
.sym 118012 $abc$36366$n2889
.sym 118015 $abc$36366$n2884_1
.sym 118016 $abc$36366$n2885_1
.sym 118019 $abc$36366$n2880
.sym 118020 $abc$36366$n2881_1
.sym 118031 $abc$36366$n2892
.sym 118032 $abc$36366$n2893_1
.sym 118035 $abc$36366$n2875_1
.sym 118036 $abc$36366$n2876
.sym 118039 slave_sel_r[1]
.sym 118040 spiflash_bus_dat_r[13]
.sym 118041 $abc$36366$n2818
.sym 118042 $abc$36366$n3427_1
.sym 118043 slave_sel_r[1]
.sym 118044 spiflash_bus_dat_r[14]
.sym 118045 $abc$36366$n2818
.sym 118046 $abc$36366$n3430
.sym 118051 eventmanager_status_w[1]
.sym 118052 eventsourceprocess1_old_trigger
.sym 118055 basesoc_picorv328[17]
.sym 118056 picorv32.mem_wordsize[2]
.sym 118057 picorv32.mem_wordsize[0]
.sym 118058 basesoc_picorv323[1]
.sym 118059 slave_sel_r[1]
.sym 118060 spiflash_bus_dat_r[12]
.sym 118061 $abc$36366$n2818
.sym 118062 $abc$36366$n3424
.sym 118067 basesoc_picorv328[15]
.sym 118068 basesoc_picorv323[7]
.sym 118069 $abc$36366$n4251_1
.sym 118079 basesoc_we
.sym 118080 $abc$36366$n3333
.sym 118081 $abc$36366$n2852
.sym 118082 sys_rst
.sym 118091 array_muxed1[4]
.sym 118099 $abc$36366$n3333
.sym 118100 $abc$36366$n2852
.sym 118101 csrbank0_leds_out0_w[3]
.sym 118111 basesoc_picorv327[4]
.sym 118112 basesoc_picorv327[3]
.sym 118113 basesoc_picorv323[0]
.sym 118115 basesoc_dat_w[3]
.sym 118120 basesoc_picorv327[0]
.sym 118121 $abc$36366$n6693
.sym 118122 $PACKER_VCC_NET
.sym 118127 basesoc_picorv323[0]
.sym 118140 basesoc_picorv323[0]
.sym 118141 basesoc_picorv327[0]
.sym 118143 $abc$36366$n4555
.sym 118144 $abc$36366$n4554
.sym 118145 basesoc_picorv323[4]
.sym 118146 $abc$36366$n4417_1
.sym 118151 $abc$36366$n5397
.sym 118152 $abc$36366$n5398
.sym 118153 picorv32.instr_sub
.sym 118154 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 118163 $abc$36366$n4442_1
.sym 118164 $abc$36366$n4427_1
.sym 118165 basesoc_picorv323[4]
.sym 118167 $abc$36366$n4584
.sym 118168 $abc$36366$n4583
.sym 118169 basesoc_picorv323[4]
.sym 118170 $abc$36366$n4417_1
.sym 118171 $abc$36366$n4518_1
.sym 118172 $abc$36366$n4516
.sym 118173 basesoc_picorv323[3]
.sym 118179 $abc$36366$n4516
.sym 118180 $abc$36366$n4515_1
.sym 118181 basesoc_picorv323[3]
.sym 118183 $abc$36366$n4517_1
.sym 118184 $abc$36366$n4514_1
.sym 118185 basesoc_picorv323[4]
.sym 118191 $abc$36366$n4519
.sym 118192 $abc$36366$n4518_1
.sym 118193 basesoc_picorv323[3]
.sym 118195 $abc$36366$n4456_1
.sym 118196 $abc$36366$n4519
.sym 118197 basesoc_picorv323[3]
.sym 118199 $abc$36366$n4421
.sym 118200 $abc$36366$n4419_1
.sym 118201 basesoc_picorv327[0]
.sym 118202 basesoc_picorv323[0]
.sym 118203 $abc$36366$n4568
.sym 118204 $abc$36366$n4573
.sym 118205 $abc$36366$n4571
.sym 118207 $abc$36366$n4420_1
.sym 118208 basesoc_picorv327[11]
.sym 118209 basesoc_picorv328[11]
.sym 118210 $abc$36366$n4572_1
.sym 118211 $abc$36366$n4420_1
.sym 118212 $abc$36366$n3186
.sym 118213 $abc$36366$n4424
.sym 118214 $abc$36366$n4423_1
.sym 118215 basesoc_picorv327[0]
.sym 118216 basesoc_picorv323[0]
.sym 118219 $abc$36366$n2819
.sym 118220 $abc$36366$n2821
.sym 118223 $abc$36366$n4421
.sym 118224 $abc$36366$n4419_1
.sym 118225 basesoc_picorv327[11]
.sym 118226 basesoc_picorv328[11]
.sym 118227 basesoc_picorv327[13]
.sym 118228 basesoc_picorv328[13]
.sym 118231 $abc$36366$n4584
.sym 118232 basesoc_picorv323[4]
.sym 118233 $abc$36366$n4604
.sym 118234 $abc$36366$n4667
.sym 118235 basesoc_picorv327[29]
.sym 118236 basesoc_picorv328[29]
.sym 118239 basesoc_picorv327[10]
.sym 118240 basesoc_picorv328[10]
.sym 118241 basesoc_picorv327[20]
.sym 118242 basesoc_picorv328[20]
.sym 118243 $abc$36366$n3175
.sym 118244 basesoc_picorv327[19]
.sym 118245 basesoc_picorv328[19]
.sym 118246 $abc$36366$n3172
.sym 118247 $abc$36366$n4420_1
.sym 118248 $abc$36366$n3178
.sym 118249 $abc$36366$n4669_1
.sym 118250 $abc$36366$n4668
.sym 118251 $abc$36366$n2887_1
.sym 118252 $abc$36366$n2818
.sym 118253 $abc$36366$n3681_1
.sym 118255 $abc$36366$n2818
.sym 118256 $abc$36366$n2879_1
.sym 118257 picorv32.mem_rdata_q[0]
.sym 118258 $abc$36366$n2859
.sym 118259 $abc$36366$n4421
.sym 118260 $abc$36366$n4419_1
.sym 118261 basesoc_picorv327[29]
.sym 118262 basesoc_picorv328[29]
.sym 118263 picorv32.mem_rdata_latched[0]
.sym 118267 $abc$36366$n3173
.sym 118268 basesoc_picorv327[16]
.sym 118269 basesoc_picorv328[16]
.sym 118270 $abc$36366$n3174
.sym 118271 $abc$36366$n2818
.sym 118272 $abc$36366$n2891
.sym 118273 picorv32.mem_rdata_q[3]
.sym 118274 $abc$36366$n2859
.sym 118275 $abc$36366$n3466_1
.sym 118276 picorv32.mem_rdata_q[0]
.sym 118277 picorv32.mem_rdata_q[1]
.sym 118278 picorv32.mem_rdata_q[3]
.sym 118279 picorv32.mem_rdata_q[2]
.sym 118280 picorv32.mem_rdata_q[4]
.sym 118281 picorv32.mem_rdata_q[5]
.sym 118282 picorv32.mem_rdata_q[6]
.sym 118283 $abc$36366$n2818
.sym 118284 $abc$36366$n2883
.sym 118285 picorv32.mem_rdata_q[1]
.sym 118286 $abc$36366$n2859
.sym 118287 picorv32.mem_rdata_latched[3]
.sym 118291 picorv32.mem_rdata_latched[1]
.sym 118295 $abc$36366$n2818
.sym 118296 $abc$36366$n2887_1
.sym 118297 picorv32.mem_rdata_q[2]
.sym 118298 $abc$36366$n2859
.sym 118299 $abc$36366$n2818
.sym 118300 $abc$36366$n2874
.sym 118301 picorv32.mem_rdata_q[4]
.sym 118302 $abc$36366$n2859
.sym 118303 picorv32.mem_rdata_latched[4]
.sym 118307 picorv32.mem_rdata_latched[2]
.sym 118308 picorv32.mem_rdata_latched[1]
.sym 118309 picorv32.mem_rdata_latched[0]
.sym 118310 picorv32.mem_rdata_latched[3]
.sym 118311 picorv32.mem_rdata_latched[2]
.sym 118315 picorv32.is_compare
.sym 118316 $abc$36366$n3159
.sym 118317 $abc$36366$n4386_1
.sym 118318 $abc$36366$n4422_1
.sym 118319 picorv32.mem_rdata_latched[0]
.sym 118320 picorv32.mem_rdata_latched[1]
.sym 118331 picorv32.mem_rdata_q[14]
.sym 118332 $abc$36366$n3429
.sym 118333 $abc$36366$n2859
.sym 118335 picorv32.mem_rdata_q[13]
.sym 118336 $abc$36366$n3426
.sym 118337 $abc$36366$n2859
.sym 118339 picorv32.mem_rdata_q[12]
.sym 118340 $abc$36366$n3423
.sym 118341 $abc$36366$n2859
.sym 118343 $abc$36366$n728
.sym 118347 picorv32.mem_rdata_latched[14]
.sym 118359 $abc$36366$n728
.sym 118360 $abc$36366$n2840_1
.sym 118363 picorv32.latched_stalu
.sym 118364 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118365 picorv32.cpu_state[3]
.sym 118367 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118368 picorv32.is_sb_sh_sw
.sym 118369 $abc$36366$n2841
.sym 118371 picorv32.mem_rdata_q[26]
.sym 118372 picorv32.mem_rdata_q[25]
.sym 118373 picorv32.mem_rdata_q[27]
.sym 118374 picorv32.mem_rdata_q[28]
.sym 118375 picorv32.mem_rdata_q[7]
.sym 118376 picorv32.is_sb_sh_sw
.sym 118377 picorv32.instr_jal
.sym 118378 picorv32.decoded_imm_uj[0]
.sym 118383 picorv32.mem_rdata_q[29]
.sym 118384 picorv32.mem_rdata_q[31]
.sym 118385 picorv32.mem_rdata_q[30]
.sym 118386 $abc$36366$n3465
.sym 118387 $abc$36366$n2864
.sym 118388 $abc$36366$n2877_1
.sym 118391 picorv32.instr_setq
.sym 118392 picorv32.cpu_state[2]
.sym 118393 picorv32.latched_rd[5]
.sym 118394 $abc$36366$n3149
.sym 118395 picorv32.instr_getq
.sym 118396 picorv32.instr_setq
.sym 118397 picorv32.instr_retirq
.sym 118398 picorv32.instr_maskirq
.sym 118399 $abc$36366$n3464_1
.sym 118400 picorv32.mem_rdata_q[25]
.sym 118403 picorv32.mem_rdata_q[27]
.sym 118404 picorv32.mem_rdata_q[28]
.sym 118405 $abc$36366$n3463
.sym 118406 picorv32.mem_rdata_q[26]
.sym 118407 picorv32.is_lui_auipc_jal
.sym 118408 picorv32.cpu_state[2]
.sym 118411 picorv32.mem_rdata_q[26]
.sym 118412 picorv32.mem_rdata_q[27]
.sym 118413 picorv32.mem_rdata_q[28]
.sym 118414 $abc$36366$n3463
.sym 118415 $abc$36366$n2841
.sym 118416 picorv32.mem_rdata_q[20]
.sym 118417 $abc$36366$n3099
.sym 118419 $abc$36366$n3464_1
.sym 118420 $abc$36366$n3457_1
.sym 118423 $abc$36366$n3021
.sym 118424 $abc$36366$n4045
.sym 118425 basesoc_picorv327[19]
.sym 118426 $abc$36366$n5470_1
.sym 118427 $abc$36366$n4036_1
.sym 118428 basesoc_picorv327[1]
.sym 118429 basesoc_picorv327[0]
.sym 118430 $abc$36366$n3008_1
.sym 118431 picorv32.cpuregs_rs1[0]
.sym 118432 $abc$36366$n4037_1
.sym 118433 $abc$36366$n5422_1
.sym 118434 picorv32.cpu_state[4]
.sym 118435 $abc$36366$n3020
.sym 118436 picorv32.cpu_state[3]
.sym 118439 $abc$36366$n3021
.sym 118440 $abc$36366$n4045
.sym 118441 basesoc_picorv327[5]
.sym 118442 $abc$36366$n5434_1
.sym 118443 $abc$36366$n208
.sym 118444 $abc$36366$n3010
.sym 118447 $abc$36366$n3023
.sym 118448 picorv32.cpu_state[2]
.sym 118451 $abc$36366$n3021
.sym 118452 basesoc_picorv327[9]
.sym 118453 $abc$36366$n4098_1
.sym 118455 $abc$36366$n4036_1
.sym 118456 basesoc_picorv327[10]
.sym 118457 $abc$36366$n4101_1
.sym 118458 $abc$36366$n3007_1
.sym 118459 $abc$36366$n2995
.sym 118460 basesoc_picorv327[14]
.sym 118463 $abc$36366$n4036_1
.sym 118464 basesoc_picorv327[16]
.sym 118465 $abc$36366$n4144
.sym 118466 $abc$36366$n3007_1
.sym 118467 $abc$36366$n3024
.sym 118468 $abc$36366$n5141
.sym 118469 $abc$36366$n4887
.sym 118470 $abc$36366$n4099_1
.sym 118471 picorv32.instr_lui
.sym 118472 picorv32.is_lui_auipc_jal
.sym 118475 picorv32.decoded_rd[5]
.sym 118476 $abc$36366$n3030
.sym 118477 picorv32.cpu_state[0]
.sym 118478 $abc$36366$n3155
.sym 118479 basesoc_picorv327[9]
.sym 118480 $abc$36366$n4045
.sym 118481 $abc$36366$n4100_1
.sym 118482 $abc$36366$n4102_1
.sym 118483 $abc$36366$n2995
.sym 118484 basesoc_picorv327[8]
.sym 118487 $abc$36366$n3021
.sym 118488 $abc$36366$n4045
.sym 118489 basesoc_picorv327[16]
.sym 118490 $abc$36366$n5460_1
.sym 118491 $abc$36366$n2995
.sym 118492 basesoc_picorv327[18]
.sym 118495 $abc$36366$n3021
.sym 118496 $abc$36366$n4045
.sym 118497 basesoc_picorv327[27]
.sym 118498 $abc$36366$n5486
.sym 118499 $abc$36366$n3021
.sym 118500 $abc$36366$n4045
.sym 118501 basesoc_picorv327[13]
.sym 118502 $abc$36366$n5453
.sym 118503 picorv32.is_sb_sh_sw
.sym 118504 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118505 picorv32.mem_rdata_q[31]
.sym 118507 $abc$36366$n4036_1
.sym 118508 basesoc_picorv327[20]
.sym 118509 $abc$36366$n4168
.sym 118510 $abc$36366$n3007_1
.sym 118511 picorv32.instr_auipc
.sym 118512 picorv32.instr_lui
.sym 118513 $abc$36366$n2840_1
.sym 118514 picorv32.mem_rdata_q[31]
.sym 118515 $abc$36366$n3021
.sym 118516 $abc$36366$n4045
.sym 118517 basesoc_picorv327[17]
.sym 118518 $abc$36366$n5462
.sym 118519 $abc$36366$n4036_1
.sym 118520 basesoc_picorv327[27]
.sym 118521 $abc$36366$n4214
.sym 118522 $abc$36366$n3007_1
.sym 118523 $abc$36366$n5141
.sym 118524 $abc$36366$n4905
.sym 118525 $abc$36366$n4219_1
.sym 118526 $abc$36366$n4221_1
.sym 118527 picorv32.irq_state[1]
.sym 118528 picorv32.irq_state[0]
.sym 118531 basesoc_picorv327[26]
.sym 118532 $abc$36366$n4045
.sym 118533 $abc$36366$n4213_1
.sym 118534 $abc$36366$n4215_1
.sym 118535 picorv32.cpuregs_rs1[27]
.sym 118536 $abc$36366$n4037_1
.sym 118537 $abc$36366$n4220
.sym 118538 $abc$36366$n3007_1
.sym 118539 $abc$36366$n5523
.sym 118543 $abc$36366$n3022
.sym 118544 $abc$36366$n3020
.sym 118547 $abc$36366$n2995
.sym 118548 basesoc_picorv327[25]
.sym 118555 $PACKER_GND_NET
.sym 118559 picorv32.instr_auipc
.sym 118560 picorv32.instr_lui
.sym 118561 picorv32.mem_rdata_q[12]
.sym 118562 $abc$36366$n3085
.sym 118563 picorv32.irq_state[1]
.sym 118564 picorv32.irq_state[0]
.sym 118567 picorv32.instr_auipc
.sym 118568 picorv32.instr_lui
.sym 118569 picorv32.mem_rdata_q[30]
.sym 118570 $abc$36366$n3085
.sym 118571 picorv32.instr_auipc
.sym 118572 picorv32.instr_lui
.sym 118573 picorv32.mem_rdata_q[13]
.sym 118574 $abc$36366$n3085
.sym 118575 $abc$36366$n208
.sym 118576 $abc$36366$n3147
.sym 118579 picorv32.instr_auipc
.sym 118580 picorv32.instr_lui
.sym 118581 picorv32.mem_rdata_q[28]
.sym 118582 $abc$36366$n3085
.sym 118583 picorv32.do_waitirq
.sym 118584 picorv32.decoder_trigger
.sym 118585 picorv32.irq_state[0]
.sym 118587 $abc$36366$n3798_1
.sym 118588 $abc$36366$n3030
.sym 118591 $abc$36366$n3810
.sym 118592 $abc$36366$n3797
.sym 118593 $abc$36366$n3811_1
.sym 118594 picorv32.cpu_state[0]
.sym 118595 picorv32.do_waitirq
.sym 118596 picorv32.decoder_trigger
.sym 118597 picorv32.instr_waitirq
.sym 118599 $abc$36366$n3147
.sym 118600 $abc$36366$n3798_1
.sym 118603 $abc$36366$n3031_1
.sym 118604 $abc$36366$n5523
.sym 118607 picorv32.decoder_trigger
.sym 118608 picorv32.instr_jal
.sym 118609 $abc$36366$n3065
.sym 118611 $abc$36366$n3032
.sym 118612 picorv32.irq_delay
.sym 118613 picorv32.irq_active
.sym 118614 picorv32.decoder_trigger
.sym 118751 array_muxed0[14]
.sym 118752 array_muxed1[6]
.sym 118755 spram_dataout00[12]
.sym 118756 spram_dataout10[12]
.sym 118757 array_muxed0[14]
.sym 118758 slave_sel_r[2]
.sym 118839 $abc$36366$n3209
.sym 118840 basesoc_ctrl_storage[2]
.sym 118841 $abc$36366$n3311
.sym 118842 basesoc_ctrl_bus_errors[2]
.sym 118847 basesoc_ctrl_bus_errors[22]
.sym 118848 $abc$36366$n3304
.sym 118849 $abc$36366$n5075_1
.sym 118850 $abc$36366$n5074
.sym 118851 basesoc_ctrl_bus_errors[11]
.sym 118852 $abc$36366$n3301
.sym 118853 $abc$36366$n3217
.sym 118854 basesoc_ctrl_storage[27]
.sym 118855 sys_rst
.sym 118856 basesoc_dat_w[3]
.sym 118863 $abc$36366$n3301
.sym 118864 basesoc_ctrl_bus_errors[13]
.sym 118865 $abc$36366$n88
.sym 118866 $abc$36366$n3209
.sym 118867 $abc$36366$n9
.sym 118871 $abc$36366$n3307
.sym 118872 basesoc_ctrl_bus_errors[31]
.sym 118873 $abc$36366$n3301
.sym 118874 basesoc_ctrl_bus_errors[15]
.sym 118879 $abc$36366$n3307
.sym 118880 basesoc_ctrl_bus_errors[30]
.sym 118891 $abc$36366$n5041
.sym 118892 $abc$36366$n5037_1
.sym 118893 $abc$36366$n2848
.sym 118895 $abc$36366$n5049
.sym 118896 $abc$36366$n5050
.sym 118897 $abc$36366$n5053_1
.sym 118898 $abc$36366$n2848
.sym 118915 $abc$36366$n3209
.sym 118916 basesoc_ctrl_storage[7]
.sym 118917 $abc$36366$n3311
.sym 118918 basesoc_ctrl_bus_errors[7]
.sym 118919 $abc$36366$n5065_1
.sym 118920 $abc$36366$n5061_1
.sym 118921 $abc$36366$n2848
.sym 118923 $abc$36366$n5079_1
.sym 118924 $abc$36366$n5080
.sym 118925 $abc$36366$n5083_1
.sym 118926 $abc$36366$n2848
.sym 118931 $abc$36366$n86
.sym 118932 $abc$36366$n3209
.sym 118933 $abc$36366$n3311
.sym 118934 basesoc_ctrl_bus_errors[4]
.sym 118935 $abc$36366$n2847
.sym 118936 $abc$36366$n3217
.sym 118937 sys_rst
.sym 118939 array_muxed1[5]
.sym 118947 $abc$36366$n5073_1
.sym 118948 $abc$36366$n5076
.sym 118949 $abc$36366$n5077_1
.sym 118950 $abc$36366$n2848
.sym 118959 $abc$36366$n2847
.sym 118960 $abc$36366$n3209
.sym 118961 sys_rst
.sym 118967 basesoc_ctrl_reset_reset_r
.sym 118971 basesoc_we
.sym 118972 $abc$36366$n3370
.sym 118973 $abc$36366$n3215
.sym 118974 sys_rst
.sym 118979 $abc$36366$n2867_1
.sym 118980 $abc$36366$n2868
.sym 118987 $abc$36366$n2826_1
.sym 118988 slave_sel[2]
.sym 119003 basesoc_uart_phy_rx_bitcount[1]
.sym 119004 basesoc_uart_phy_rx_bitcount[2]
.sym 119005 basesoc_uart_phy_rx_bitcount[0]
.sym 119006 basesoc_uart_phy_rx_bitcount[3]
.sym 119011 basesoc_ctrl_reset_reset_r
.sym 119015 basesoc_dat_w[1]
.sym 119019 basesoc_dat_w[2]
.sym 119023 basesoc_dat_w[4]
.sym 119027 basesoc_uart_phy_rx_bitcount[0]
.sym 119028 basesoc_uart_phy_rx_bitcount[1]
.sym 119029 basesoc_uart_phy_rx_bitcount[2]
.sym 119030 basesoc_uart_phy_rx_bitcount[3]
.sym 119031 basesoc_uart_phy_rx_bitcount[0]
.sym 119032 basesoc_uart_phy_rx_busy
.sym 119033 $abc$36366$n3256
.sym 119034 sys_rst
.sym 119035 basesoc_uart_tx_fifo_wrport_we
.sym 119036 sys_rst
.sym 119039 $abc$36366$n2850_1
.sym 119040 $abc$36366$n2847
.sym 119041 sys_rst
.sym 119051 basesoc_uart_phy_rx_busy
.sym 119052 $abc$36366$n6636
.sym 119055 $abc$36366$n2850_1
.sym 119056 $abc$36366$n2847
.sym 119057 sys_rst
.sym 119059 sys_rst
.sym 119060 $abc$36366$n3256
.sym 119063 basesoc_uart_phy_tx_reg[1]
.sym 119064 basesoc_uart_phy_sink_payload_data[0]
.sym 119065 $abc$36366$n2735
.sym 119067 basesoc_uart_phy_tx_reg[2]
.sym 119068 basesoc_uart_phy_sink_payload_data[1]
.sym 119069 $abc$36366$n2735
.sym 119071 $abc$36366$n2735
.sym 119072 basesoc_uart_phy_sink_payload_data[7]
.sym 119075 basesoc_uart_phy_tx_reg[7]
.sym 119076 basesoc_uart_phy_sink_payload_data[6]
.sym 119077 $abc$36366$n2735
.sym 119079 basesoc_uart_phy_tx_reg[6]
.sym 119080 basesoc_uart_phy_sink_payload_data[5]
.sym 119081 $abc$36366$n2735
.sym 119083 basesoc_uart_phy_tx_reg[5]
.sym 119084 basesoc_uart_phy_sink_payload_data[4]
.sym 119085 $abc$36366$n2735
.sym 119087 basesoc_uart_phy_tx_reg[4]
.sym 119088 basesoc_uart_phy_sink_payload_data[3]
.sym 119089 $abc$36366$n2735
.sym 119091 basesoc_uart_phy_tx_reg[3]
.sym 119092 basesoc_uart_phy_sink_payload_data[2]
.sym 119093 $abc$36366$n2735
.sym 119095 $abc$36366$n4439_1
.sym 119096 $abc$36366$n4436_1
.sym 119097 basesoc_picorv323[2]
.sym 119099 $abc$36366$n4443
.sym 119100 $abc$36366$n4435_1
.sym 119101 basesoc_picorv323[3]
.sym 119103 $abc$36366$n4450_1
.sym 119104 $abc$36366$n4443
.sym 119105 basesoc_picorv323[3]
.sym 119107 $abc$36366$n4432_1
.sym 119108 $abc$36366$n4429_1
.sym 119109 basesoc_picorv323[2]
.sym 119111 basesoc_picorv327[20]
.sym 119112 basesoc_picorv327[19]
.sym 119113 basesoc_picorv323[0]
.sym 119115 $abc$36366$n4435_1
.sym 119116 $abc$36366$n4428
.sym 119117 basesoc_picorv323[3]
.sym 119119 basesoc_picorv327[12]
.sym 119120 basesoc_picorv327[11]
.sym 119121 basesoc_picorv323[0]
.sym 119123 $abc$36366$n4436_1
.sym 119124 $abc$36366$n4432_1
.sym 119125 basesoc_picorv323[2]
.sym 119127 $abc$36366$n4451_1
.sym 119128 $abc$36366$n4447_1
.sym 119129 basesoc_picorv323[2]
.sym 119131 $abc$36366$n4539
.sym 119132 $abc$36366$n4536_1
.sym 119133 basesoc_picorv323[4]
.sym 119134 $abc$36366$n4417_1
.sym 119139 $abc$36366$n4541
.sym 119140 $abc$36366$n4540
.sym 119141 basesoc_picorv323[3]
.sym 119143 $abc$36366$n4454_1
.sym 119144 $abc$36366$n4451_1
.sym 119145 basesoc_picorv323[2]
.sym 119147 $abc$36366$n4456_1
.sym 119148 $abc$36366$n4450_1
.sym 119149 basesoc_picorv323[3]
.sym 119151 sys_rst
.sym 119152 basesoc_uart_tx_fifo_do_read
.sym 119155 $abc$36366$n4541
.sym 119156 $abc$36366$n4537
.sym 119157 basesoc_picorv323[3]
.sym 119159 basesoc_picorv323[3]
.sym 119160 $abc$36366$n4456_1
.sym 119161 $abc$36366$n4540
.sym 119175 $abc$36366$n4420_1
.sym 119176 $abc$36366$n3187
.sym 119179 $abc$36366$n4598_1
.sym 119180 $abc$36366$n4597_1
.sym 119181 basesoc_picorv323[4]
.sym 119182 $abc$36366$n4417_1
.sym 119183 $abc$36366$n4420_1
.sym 119184 basesoc_picorv327[16]
.sym 119185 basesoc_picorv328[16]
.sym 119186 $abc$36366$n4606
.sym 119191 $abc$36366$n2821
.sym 119192 $abc$36366$n2819
.sym 119193 $abc$36366$n2825_1
.sym 119194 $abc$36366$n2826_1
.sym 119195 basesoc_picorv327[21]
.sym 119196 basesoc_picorv328[21]
.sym 119199 $abc$36366$n4421
.sym 119200 $abc$36366$n4419_1
.sym 119201 basesoc_picorv327[24]
.sym 119202 basesoc_picorv328[24]
.sym 119203 $abc$36366$n3181
.sym 119204 basesoc_picorv327[22]
.sym 119205 basesoc_picorv328[22]
.sym 119206 $abc$36366$n3182
.sym 119211 $abc$36366$n3178
.sym 119212 basesoc_picorv327[18]
.sym 119213 basesoc_picorv328[18]
.sym 119214 $abc$36366$n3179
.sym 119215 basesoc_picorv327[24]
.sym 119216 basesoc_picorv328[24]
.sym 119217 basesoc_picorv327[27]
.sym 119218 basesoc_picorv328[27]
.sym 119219 $abc$36366$n3162
.sym 119220 $abc$36366$n3171
.sym 119221 $abc$36366$n3176
.sym 119222 $abc$36366$n3185
.sym 119223 basesoc_picorv323[4]
.sym 119224 $abc$36366$n4570
.sym 119225 $abc$36366$n4604
.sym 119227 picorv32.mem_rdata_latched[6]
.sym 119231 $abc$36366$n4604
.sym 119232 $abc$36366$n4597_1
.sym 119233 $abc$36366$n4676
.sym 119235 picorv32.mem_rdata_latched[5]
.sym 119239 $abc$36366$n2818
.sym 119240 $abc$36366$n2870
.sym 119241 picorv32.mem_rdata_q[5]
.sym 119242 $abc$36366$n2859
.sym 119243 $abc$36366$n4421
.sym 119244 $abc$36366$n4419_1
.sym 119245 basesoc_picorv327[22]
.sym 119246 basesoc_picorv328[22]
.sym 119247 $abc$36366$n2818
.sym 119248 $abc$36366$n2866
.sym 119249 picorv32.mem_rdata_q[6]
.sym 119250 $abc$36366$n2859
.sym 119251 basesoc_picorv327[31]
.sym 119252 basesoc_picorv328[31]
.sym 119255 picorv32.mem_rdata_latched[6]
.sym 119256 picorv32.mem_rdata_latched[5]
.sym 119257 picorv32.mem_rdata_latched[4]
.sym 119259 picorv32.mem_rdata_latched[6]
.sym 119260 picorv32.mem_rdata_latched[5]
.sym 119261 picorv32.mem_rdata_latched[4]
.sym 119263 picorv32.mem_rdata_latched[3]
.sym 119264 $abc$36366$n3434
.sym 119267 picorv32.mem_rdata_latched[4]
.sym 119268 picorv32.mem_rdata_latched[5]
.sym 119269 picorv32.mem_rdata_latched[6]
.sym 119271 picorv32.mem_rdata_latched[6]
.sym 119272 picorv32.mem_rdata_latched[4]
.sym 119273 picorv32.mem_rdata_latched[5]
.sym 119274 $abc$36366$n3432
.sym 119275 picorv32.mem_rdata_latched[6]
.sym 119276 picorv32.mem_rdata_latched[5]
.sym 119277 picorv32.mem_rdata_latched[4]
.sym 119279 $abc$36366$n3432
.sym 119280 $abc$36366$n3437
.sym 119283 $abc$36366$n3434
.sym 119284 $abc$36366$n3441
.sym 119285 picorv32.mem_rdata_latched[2]
.sym 119286 picorv32.mem_rdata_latched[3]
.sym 119291 $abc$36366$n4418
.sym 119292 $abc$36366$n4420_1
.sym 119293 $abc$36366$n4421
.sym 119295 $abc$36366$n208
.sym 119296 picorv32.instr_jal
.sym 119297 $abc$36366$n3409
.sym 119299 picorv32.mem_rdata_latched[12]
.sym 119300 picorv32.mem_rdata_latched[13]
.sym 119301 picorv32.mem_rdata_latched[14]
.sym 119302 $abc$36366$n3441
.sym 119303 picorv32.mem_rdata_latched[13]
.sym 119307 picorv32.mem_rdata_q[13]
.sym 119308 picorv32.mem_rdata_q[12]
.sym 119309 picorv32.mem_rdata_q[14]
.sym 119311 picorv32.mem_rdata_latched[2]
.sym 119312 $abc$36366$n3433
.sym 119315 $abc$36366$n3433
.sym 119316 picorv32.mem_rdata_latched[2]
.sym 119323 $abc$36366$n3444_1
.sym 119324 $abc$36366$n3435
.sym 119327 $abc$36366$n3444_1
.sym 119328 $abc$36366$n3437
.sym 119331 picorv32.instr_jal
.sym 119332 picorv32.instr_auipc
.sym 119333 picorv32.instr_lui
.sym 119335 $abc$36366$n728
.sym 119336 picorv32.instr_jalr
.sym 119339 $PACKER_GND_NET
.sym 119347 $abc$36366$n3444_1
.sym 119348 $abc$36366$n3507_1
.sym 119351 $abc$36366$n4884
.sym 119352 $abc$36366$n5141
.sym 119353 $abc$36366$n5436_1
.sym 119355 $abc$36366$n3021
.sym 119356 $abc$36366$n4045
.sym 119357 basesoc_picorv327[1]
.sym 119358 $abc$36366$n5424_1
.sym 119359 $abc$36366$n3021
.sym 119360 $abc$36366$n4045
.sym 119361 basesoc_picorv327[6]
.sym 119362 $abc$36366$n4078_1
.sym 119367 $abc$36366$n4884
.sym 119368 $abc$36366$n3024
.sym 119369 $abc$36366$n4081_1
.sym 119370 $abc$36366$n4079_1
.sym 119371 $abc$36366$n3021
.sym 119372 $abc$36366$n4045
.sym 119373 basesoc_picorv327[7]
.sym 119374 $abc$36366$n5439_1
.sym 119379 $abc$36366$n5449_1
.sym 119380 $abc$36366$n5451_1
.sym 119383 picorv32.instr_jalr
.sym 119384 picorv32.is_lb_lh_lw_lbu_lhu
.sym 119385 picorv32.is_alu_reg_imm
.sym 119387 $abc$36366$n3432
.sym 119388 $abc$36366$n2864
.sym 119395 $abc$36366$n3017
.sym 119396 $abc$36366$n3020
.sym 119397 $abc$36366$n3019
.sym 119399 $abc$36366$n208
.sym 119400 $abc$36366$n3018
.sym 119403 picorv32.mem_rdata_latched[12]
.sym 119407 $abc$36366$n3021
.sym 119408 $abc$36366$n4045
.sym 119409 basesoc_picorv327[11]
.sym 119410 $abc$36366$n4113
.sym 119415 $abc$36366$n4036_1
.sym 119416 basesoc_picorv327[12]
.sym 119417 $abc$36366$n4116
.sym 119418 $abc$36366$n3007_1
.sym 119419 $abc$36366$n4889
.sym 119420 $abc$36366$n3024
.sym 119421 $abc$36366$n4115
.sym 119422 $abc$36366$n4114
.sym 119423 picorv32.mem_rdata_latched[12]
.sym 119427 picorv32.irq_active
.sym 119428 picorv32.irq_mask[1]
.sym 119429 $abc$36366$n3068
.sym 119435 picorv32.mem_rdata_latched[28]
.sym 119439 $abc$36366$n3008_1
.sym 119440 $abc$36366$n5546
.sym 119441 basesoc_picorv327[31]
.sym 119442 $abc$36366$n2995
.sym 119443 $abc$36366$n3021
.sym 119444 $abc$36366$n4045
.sym 119445 basesoc_picorv327[12]
.sym 119446 $abc$36366$n5450
.sym 119447 $abc$36366$n5547
.sym 119448 picorv32.cpu_state[4]
.sym 119449 $abc$36366$n5496_1
.sym 119450 $abc$36366$n5497_1
.sym 119455 $abc$36366$n3021
.sym 119456 basesoc_picorv327[26]
.sym 119457 $abc$36366$n4211
.sym 119459 $abc$36366$n208
.sym 119460 picorv32.cpu_state[0]
.sym 119463 basesoc_picorv327[25]
.sym 119464 $abc$36366$n4045
.sym 119465 $abc$36366$n4207_1
.sym 119466 $abc$36366$n4209_1
.sym 119471 $abc$36366$n3024
.sym 119472 $abc$36366$n5141
.sym 119473 $abc$36366$n4903
.sym 119474 $abc$36366$n4206_1
.sym 119475 picorv32.cpu_state[4]
.sym 119476 $abc$36366$n3008_1
.sym 119477 $abc$36366$n4038_1
.sym 119479 picorv32.irq_state[0]
.sym 119480 $abc$36366$n3097
.sym 119481 picorv32.irq_active
.sym 119482 picorv32.cpu_state[0]
.sym 119487 $abc$36366$n3021
.sym 119488 $abc$36366$n4038_1
.sym 119489 basesoc_picorv327[31]
.sym 119490 $abc$36366$n4249_1
.sym 119491 picorv32.instr_retirq
.sym 119492 picorv32.cpu_state[2]
.sym 119503 $abc$36366$n208
.sym 119504 picorv32.cpu_state[0]
.sym 119505 picorv32.cpu_state[2]
.sym 119507 $abc$36366$n3024
.sym 119508 $abc$36366$n5141
.sym 119509 $abc$36366$n4904
.sym 119510 $abc$36366$n4212_1
.sym 119551 $abc$36366$n3065
.sym 119552 $abc$36366$n3030
.sym 119555 $abc$36366$n3409
.sym 119556 $abc$36366$n208
.sym 119563 picorv32.irq_active
.sym 119567 count[0]
.sym 119568 $abc$36366$n178
.sym 119569 $abc$36366$n2820
.sym 119747 adr[0]
.sym 119767 basesoc_dat_w[1]
.sym 119783 basesoc_ctrl_reset_reset_r
.sym 119799 basesoc_ctrl_reset_reset_r
.sym 119807 csrbank2_bitbang0_w[2]
.sym 119808 $abc$36366$n176
.sym 119809 csrbank2_bitbang_en0_w
.sym 119811 basesoc_dat_w[2]
.sym 119815 basesoc_dat_w[3]
.sym 119819 basesoc_ctrl_storage[26]
.sym 119820 $abc$36366$n3217
.sym 119821 $abc$36366$n5052
.sym 119822 $abc$36366$n5051
.sym 119823 $abc$36366$n84
.sym 119824 $abc$36366$n3209
.sym 119825 $abc$36366$n5057_1
.sym 119827 basesoc_ctrl_bus_errors[16]
.sym 119828 $abc$36366$n3304
.sym 119829 $abc$36366$n3217
.sym 119830 basesoc_ctrl_storage[24]
.sym 119831 basesoc_ctrl_storage[16]
.sym 119832 $abc$36366$n3214
.sym 119833 $abc$36366$n5039_1
.sym 119835 $abc$36366$n100
.sym 119836 $abc$36366$n3214
.sym 119837 $abc$36366$n94
.sym 119838 $abc$36366$n3211
.sym 119839 basesoc_ctrl_storage[0]
.sym 119840 $abc$36366$n3209
.sym 119841 $abc$36366$n5038
.sym 119842 $abc$36366$n5040
.sym 119843 $abc$36366$n9
.sym 119851 basesoc_ctrl_bus_errors[25]
.sym 119852 $abc$36366$n3307
.sym 119853 $abc$36366$n3209
.sym 119854 basesoc_ctrl_storage[1]
.sym 119855 basesoc_ctrl_bus_errors[27]
.sym 119856 $abc$36366$n3307
.sym 119857 $abc$36366$n5056_1
.sym 119859 $abc$36366$n5
.sym 119867 basesoc_uart_phy_rx
.sym 119871 $abc$36366$n5055
.sym 119872 $abc$36366$n5058_1
.sym 119873 $abc$36366$n5059_1
.sym 119874 $abc$36366$n2848
.sym 119887 $abc$36366$n5043
.sym 119888 $abc$36366$n5046
.sym 119889 $abc$36366$n5047
.sym 119890 $abc$36366$n2848
.sym 119891 $abc$36366$n5067_1
.sym 119892 $abc$36366$n5070
.sym 119893 $abc$36366$n5071_1
.sym 119894 $abc$36366$n2848
.sym 119899 basesoc_dat_w[2]
.sym 119903 adr[0]
.sym 119904 adr[1]
.sym 119911 $abc$36366$n3217
.sym 119912 basesoc_ctrl_storage[30]
.sym 119913 $abc$36366$n90
.sym 119914 $abc$36366$n3209
.sym 119919 $abc$36366$n2848
.sym 119920 basesoc_we
.sym 119923 $abc$36366$n2847
.sym 119924 $abc$36366$n3214
.sym 119925 sys_rst
.sym 119927 $abc$36366$n7
.sym 119935 $abc$36366$n11
.sym 119939 $abc$36366$n2871_1
.sym 119940 $abc$36366$n2872
.sym 119983 array_muxed0[3]
.sym 119992 basesoc_uart_tx_fifo_produce[0]
.sym 119997 basesoc_uart_tx_fifo_produce[1]
.sym 120001 basesoc_uart_tx_fifo_produce[2]
.sym 120002 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 120005 basesoc_uart_tx_fifo_produce[3]
.sym 120006 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 120008 $PACKER_VCC_NET
.sym 120009 basesoc_uart_tx_fifo_produce[0]
.sym 120011 basesoc_picorv323[4]
.sym 120016 $PACKER_VCC_NET
.sym 120017 basesoc_uart_phy_rx_bitcount[0]
.sym 120023 $abc$36366$n4431
.sym 120024 $abc$36366$n4430_1
.sym 120025 basesoc_picorv323[1]
.sym 120027 basesoc_picorv327[2]
.sym 120028 basesoc_picorv327[1]
.sym 120029 basesoc_picorv323[0]
.sym 120031 basesoc_picorv327[10]
.sym 120032 basesoc_picorv327[9]
.sym 120033 basesoc_picorv323[0]
.sym 120035 basesoc_uart_tx_fifo_wrport_we
.sym 120036 basesoc_uart_tx_fifo_produce[0]
.sym 120037 sys_rst
.sym 120039 basesoc_uart_tx_fifo_wrport_we
.sym 120043 basesoc_picorv328[12]
.sym 120047 basesoc_uart_tx_fifo_produce[1]
.sym 120051 $abc$36366$n4438_1
.sym 120052 $abc$36366$n4437
.sym 120053 basesoc_picorv323[1]
.sym 120055 regs0
.sym 120059 $abc$36366$n4444_1
.sym 120060 $abc$36366$n4439_1
.sym 120061 basesoc_picorv323[2]
.sym 120063 $abc$36366$n4421
.sym 120064 $abc$36366$n4419_1
.sym 120065 basesoc_picorv327[9]
.sym 120066 basesoc_picorv328[9]
.sym 120067 $abc$36366$n4421
.sym 120068 $abc$36366$n4420_1
.sym 120069 basesoc_picorv327[1]
.sym 120070 basesoc_picorv323[1]
.sym 120071 basesoc_picorv328[20]
.sym 120075 $abc$36366$n4449
.sym 120076 $abc$36366$n4448_1
.sym 120077 basesoc_picorv323[1]
.sym 120079 $abc$36366$n4446
.sym 120080 $abc$36366$n4445_1
.sym 120081 basesoc_picorv323[1]
.sym 120083 $abc$36366$n4447_1
.sym 120084 $abc$36366$n4444_1
.sym 120085 basesoc_picorv323[2]
.sym 120087 basesoc_picorv327[26]
.sym 120088 basesoc_picorv327[25]
.sym 120089 basesoc_picorv323[0]
.sym 120091 basesoc_picorv327[28]
.sym 120092 basesoc_picorv327[27]
.sym 120093 basesoc_picorv323[0]
.sym 120095 basesoc_picorv323[3]
.sym 120096 $abc$36366$n4537
.sym 120097 $abc$36366$n4538_1
.sym 120099 $abc$36366$n4456_1
.sym 120100 $abc$36366$n4454_1
.sym 120101 basesoc_picorv323[2]
.sym 120103 $abc$36366$n4453_1
.sym 120104 $abc$36366$n4452
.sym 120105 basesoc_picorv323[1]
.sym 120107 basesoc_uart_tx_fifo_do_read
.sym 120108 basesoc_uart_tx_fifo_consume[0]
.sym 120109 sys_rst
.sym 120111 $abc$36366$n4452
.sym 120112 $abc$36366$n4449
.sym 120113 basesoc_picorv323[1]
.sym 120115 basesoc_picorv327[24]
.sym 120116 basesoc_picorv327[23]
.sym 120117 basesoc_picorv323[0]
.sym 120119 $abc$36366$n4421
.sym 120120 $abc$36366$n4419_1
.sym 120121 basesoc_picorv327[16]
.sym 120122 basesoc_picorv328[16]
.sym 120123 basesoc_picorv327[9]
.sym 120127 $abc$36366$n4570
.sym 120128 $abc$36366$n4569_1
.sym 120129 basesoc_picorv323[4]
.sym 120130 $abc$36366$n4417_1
.sym 120131 basesoc_uart_tx_fifo_consume[1]
.sym 120135 basesoc_picorv327[6]
.sym 120136 basesoc_picorv323[6]
.sym 120139 $abc$36366$n3186
.sym 120140 $abc$36366$n3187
.sym 120141 basesoc_picorv327[5]
.sym 120142 basesoc_picorv323[5]
.sym 120143 $abc$36366$n4456_1
.sym 120144 $abc$36366$n4493
.sym 120145 basesoc_picorv323[3]
.sym 120147 basesoc_picorv327[11]
.sym 120151 basesoc_picorv327[10]
.sym 120155 basesoc_picorv327[4]
.sym 120159 basesoc_picorv327[17]
.sym 120160 basesoc_picorv328[17]
.sym 120161 basesoc_picorv327[30]
.sym 120162 basesoc_picorv328[30]
.sym 120163 $abc$36366$n3177
.sym 120164 $abc$36366$n3180
.sym 120165 $abc$36366$n3183
.sym 120166 $abc$36366$n3184
.sym 120167 basesoc_picorv327[9]
.sym 120168 $abc$36366$n3995_1
.sym 120169 $abc$36366$n3870
.sym 120171 $abc$36366$n4420_1
.sym 120172 basesoc_picorv327[24]
.sym 120173 basesoc_picorv328[24]
.sym 120174 $abc$36366$n4645_1
.sym 120175 basesoc_picorv327[8]
.sym 120176 basesoc_picorv328[8]
.sym 120177 basesoc_picorv327[11]
.sym 120178 basesoc_picorv328[11]
.sym 120179 basesoc_picorv327[12]
.sym 120183 $abc$36366$n4420_1
.sym 120184 basesoc_picorv327[10]
.sym 120185 basesoc_picorv328[10]
.sym 120187 basesoc_picorv323[4]
.sym 120188 $abc$36366$n4456_1
.sym 120189 $abc$36366$n4417_1
.sym 120191 $abc$36366$n4420_1
.sym 120192 $abc$36366$n3173
.sym 120193 $abc$36366$n4678_1
.sym 120194 $abc$36366$n4677
.sym 120195 $abc$36366$n4564
.sym 120196 $abc$36366$n4566_1
.sym 120197 $abc$36366$n4565
.sym 120199 basesoc_picorv323[4]
.sym 120200 $abc$36366$n4489
.sym 120201 $abc$36366$n4604
.sym 120203 $abc$36366$n4421
.sym 120204 $abc$36366$n4419_1
.sym 120205 basesoc_picorv327[31]
.sym 120206 basesoc_picorv328[31]
.sym 120207 basesoc_picorv327[23]
.sym 120211 $abc$36366$n4420_1
.sym 120212 basesoc_picorv327[22]
.sym 120213 basesoc_picorv328[22]
.sym 120214 $abc$36366$n4635
.sym 120215 basesoc_picorv327[26]
.sym 120223 $abc$36366$n3432
.sym 120224 $abc$36366$n3435
.sym 120227 basesoc_picorv327[27]
.sym 120231 basesoc_picorv327[24]
.sym 120239 $abc$36366$n4421
.sym 120240 $abc$36366$n4419_1
.sym 120241 basesoc_picorv327[10]
.sym 120242 basesoc_picorv328[10]
.sym 120247 $abc$36366$n3006
.sym 120248 $abc$36366$n208
.sym 120263 picorv32.is_compare
.sym 120264 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 120265 $abc$36366$n4419_1
.sym 120267 $abc$36366$n3432
.sym 120268 $abc$36366$n3441
.sym 120271 $abc$36366$n4421
.sym 120272 $abc$36366$n4419_1
.sym 120273 basesoc_picorv327[25]
.sym 120274 basesoc_picorv328[25]
.sym 120279 picorv32.mem_rdata_q[29]
.sym 120280 picorv32.mem_rdata_q[31]
.sym 120281 $abc$36366$n3457_1
.sym 120282 picorv32.mem_rdata_q[30]
.sym 120283 picorv32.mem_rdata_q[29]
.sym 120284 picorv32.mem_rdata_q[31]
.sym 120285 picorv32.mem_rdata_q[30]
.sym 120286 $abc$36366$n3457_1
.sym 120295 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 120296 $abc$36366$n2996
.sym 120297 $abc$36366$n3008
.sym 120311 basesoc_picorv327[11]
.sym 120312 $abc$36366$n3007_1
.sym 120313 $abc$36366$n2995
.sym 120314 $abc$36366$n5448_1
.sym 120315 picorv32.mem_rdata_q[13]
.sym 120316 picorv32.mem_rdata_q[12]
.sym 120317 picorv32.is_alu_reg_imm
.sym 120318 picorv32.instr_jalr
.sym 120327 picorv32.instr_srl
.sym 120328 picorv32.instr_srli
.sym 120329 basesoc_picorv327[13]
.sym 120330 $abc$36366$n2995
.sym 120331 $abc$36366$n4036_1
.sym 120332 basesoc_picorv327[7]
.sym 120333 $abc$36366$n4082_1
.sym 120334 $abc$36366$n3007_1
.sym 120335 $abc$36366$n2995
.sym 120336 basesoc_picorv327[5]
.sym 120339 $abc$36366$n2995
.sym 120340 picorv32.instr_srl
.sym 120341 picorv32.instr_srli
.sym 120343 $abc$36366$n3021
.sym 120344 $abc$36366$n4038_1
.sym 120345 basesoc_picorv327[0]
.sym 120346 $abc$36366$n5423
.sym 120347 $abc$36366$n5465
.sym 120348 $abc$36366$n5467_1
.sym 120351 $abc$36366$n4889
.sym 120352 $abc$36366$n5141
.sym 120353 $abc$36366$n5446_1
.sym 120355 basesoc_picorv327[17]
.sym 120356 $abc$36366$n3007_1
.sym 120357 $abc$36366$n2995
.sym 120358 $abc$36366$n5464_1
.sym 120359 $abc$36366$n5476_1
.sym 120360 $abc$36366$n5478_1
.sym 120363 picorv32.instr_srl
.sym 120364 picorv32.instr_srli
.sym 120365 basesoc_picorv327[19]
.sym 120366 $abc$36366$n2995
.sym 120367 picorv32.instr_srli
.sym 120368 picorv32.instr_srl
.sym 120369 basesoc_picorv327[30]
.sym 120370 $abc$36366$n2995
.sym 120371 $abc$36366$n3021
.sym 120372 basesoc_picorv327[25]
.sym 120373 $abc$36366$n4205
.sym 120375 $abc$36366$n4036_1
.sym 120376 basesoc_picorv327[9]
.sym 120377 $abc$36366$n4096_1
.sym 120378 $abc$36366$n3007_1
.sym 120379 $abc$36366$n2995
.sym 120380 basesoc_picorv327[7]
.sym 120383 picorv32.irq_active
.sym 120384 picorv32.irq_mask[1]
.sym 120385 $abc$36366$n3068
.sym 120386 picorv32.cpu_state[1]
.sym 120387 $abc$36366$n2995
.sym 120388 basesoc_picorv327[10]
.sym 120391 $abc$36366$n3021
.sym 120392 $abc$36366$n4045
.sym 120393 basesoc_picorv327[18]
.sym 120394 $abc$36366$n5466_1
.sym 120395 picorv32.mem_rdata_latched[20]
.sym 120399 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 120400 picorv32.cpu_state[3]
.sym 120401 $abc$36366$n2994
.sym 120402 picorv32.cpu_state[2]
.sym 120403 $abc$36366$n3078
.sym 120404 $abc$36366$n208
.sym 120407 picorv32.instr_jal
.sym 120408 $abc$36366$n3409
.sym 120409 $abc$36366$n3027
.sym 120411 picorv32.instr_retirq
.sym 120412 picorv32.instr_jalr
.sym 120419 $abc$36366$n2995
.sym 120420 basesoc_picorv327[24]
.sym 120423 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 120424 picorv32.instr_jalr
.sym 120425 picorv32.cpu_state[3]
.sym 120427 $abc$36366$n4036_1
.sym 120428 basesoc_picorv327[26]
.sym 120429 $abc$36366$n4208
.sym 120430 $abc$36366$n3007_1
.sym 120431 picorv32.cpu_state[0]
.sym 120432 $abc$36366$n3019
.sym 120435 $abc$36366$n3021
.sym 120436 $abc$36366$n4045
.sym 120437 basesoc_picorv327[21]
.sym 120438 $abc$36366$n5477
.sym 120439 $abc$36366$n3067
.sym 120440 $abc$36366$n3069
.sym 120441 $abc$36366$n208
.sym 120442 $abc$36366$n3071
.sym 120447 picorv32.instr_retirq
.sym 120448 picorv32.latched_branch
.sym 120449 picorv32.cpu_state[2]
.sym 120450 $abc$36366$n3192
.sym 120451 $abc$36366$n3157
.sym 120452 $abc$36366$n3158
.sym 120453 $abc$36366$n3191
.sym 120455 picorv32.cpu_state[4]
.sym 120456 $abc$36366$n3008_1
.sym 120457 $abc$36366$n3072_1
.sym 120459 $abc$36366$n2995
.sym 120460 basesoc_picorv327[28]
.sym 120463 $abc$36366$n2995
.sym 120464 basesoc_picorv327[26]
.sym 120465 $abc$36366$n4036_1
.sym 120466 basesoc_picorv327[28]
.sym 120467 $abc$36366$n4036_1
.sym 120468 basesoc_picorv327[30]
.sym 120469 $abc$36366$n4234_1
.sym 120470 $abc$36366$n3007_1
.sym 120471 $abc$36366$n3065
.sym 120472 $abc$36366$n3147
.sym 120473 picorv32.instr_jal
.sym 120474 picorv32.decoder_trigger
.sym 120479 picorv32.cpu_state[5]
.sym 120480 picorv32.cpu_state[1]
.sym 120481 picorv32.cpu_state[2]
.sym 120482 picorv32.latched_store
.sym 120483 $abc$36366$n3849_1
.sym 120484 $abc$36366$n3147
.sym 120485 $abc$36366$n3072_1
.sym 120486 $abc$36366$n4287_1
.sym 120487 picorv32.cpu_state[0]
.sym 120488 picorv32.cpu_state[1]
.sym 120489 picorv32.cpu_state[3]
.sym 120491 $abc$36366$n3158
.sym 120492 $abc$36366$n4288_1
.sym 120493 $abc$36366$n4286_1
.sym 120499 picorv32.cpu_state[5]
.sym 120500 picorv32.cpu_state[2]
.sym 120501 $abc$36366$n4038_1
.sym 120503 $abc$36366$n3029_1
.sym 120504 picorv32.cpu_state[0]
.sym 120505 picorv32.decoder_trigger
.sym 120511 picorv32.mem_rdata_latched[13]
.sym 120515 $abc$36366$n3030
.sym 120516 picorv32.cpu_state[0]
.sym 120519 $abc$36366$n3029_1
.sym 120520 picorv32.decoder_trigger
.sym 120523 picorv32.mem_rdata_latched[31]
.sym 120527 picorv32.instr_waitirq
.sym 120528 picorv32.decoder_trigger
.sym 120529 picorv32.instr_jal
.sym 120555 picorv32.instr_jal
.sym 120556 $abc$36366$n3028
.sym 120557 picorv32.cpu_state[0]
.sym 120558 $abc$36366$n3066_1
.sym 120567 $abc$36366$n154
.sym 120575 $abc$36366$n150
.sym 120583 eventmanager_status_w[1]
.sym 120584 sys_rst
.sym 120585 user_btn1
.sym 120587 sys_rst
.sym 120588 $abc$36366$n6391
.sym 120589 user_btn1
.sym 120599 $abc$36366$n152
.sym 120600 $abc$36366$n154
.sym 120601 $abc$36366$n156
.sym 120602 $abc$36366$n158
.sym 120603 $abc$36366$n158
.sym 120607 sys_rst
.sym 120608 $abc$36366$n6407
.sym 120609 user_btn1
.sym 120611 sys_rst
.sym 120612 $abc$36366$n6405
.sym 120613 user_btn1
.sym 120615 sys_rst
.sym 120616 $abc$36366$n6397
.sym 120617 user_btn1
.sym 120619 $abc$36366$n156
.sym 120623 $abc$36366$n152
.sym 120627 sys_rst
.sym 120628 $abc$36366$n6401
.sym 120629 user_btn1
.sym 120687 array_muxed0[14]
.sym 120688 array_muxed1[6]
.sym 120707 array_muxed1[2]
.sym 120719 array_muxed1[6]
.sym 120727 basesoc_ctrl_bus_errors[4]
.sym 120728 basesoc_ctrl_bus_errors[5]
.sym 120729 basesoc_ctrl_bus_errors[6]
.sym 120730 basesoc_ctrl_bus_errors[7]
.sym 120731 $abc$36366$n3227
.sym 120732 $abc$36366$n3228
.sym 120733 $abc$36366$n3229
.sym 120734 $abc$36366$n3230
.sym 120735 basesoc_ctrl_bus_errors[0]
.sym 120736 basesoc_ctrl_bus_errors[1]
.sym 120737 basesoc_ctrl_bus_errors[2]
.sym 120738 basesoc_ctrl_bus_errors[3]
.sym 120739 basesoc_ctrl_bus_errors[12]
.sym 120740 basesoc_ctrl_bus_errors[13]
.sym 120741 basesoc_ctrl_bus_errors[14]
.sym 120742 basesoc_ctrl_bus_errors[15]
.sym 120743 basesoc_ctrl_bus_errors[1]
.sym 120747 $abc$36366$n3301
.sym 120748 basesoc_ctrl_bus_errors[14]
.sym 120749 $abc$36366$n3311
.sym 120750 basesoc_ctrl_bus_errors[6]
.sym 120751 $abc$36366$n3301
.sym 120752 basesoc_ctrl_bus_errors[9]
.sym 120753 $abc$36366$n3311
.sym 120754 basesoc_ctrl_bus_errors[1]
.sym 120763 basesoc_ctrl_bus_errors[16]
.sym 120764 basesoc_ctrl_bus_errors[17]
.sym 120765 basesoc_ctrl_bus_errors[18]
.sym 120766 basesoc_ctrl_bus_errors[19]
.sym 120767 $abc$36366$n3304
.sym 120768 basesoc_ctrl_bus_errors[18]
.sym 120775 $abc$36366$n3226
.sym 120776 $abc$36366$n3221
.sym 120777 $abc$36366$n2818
.sym 120779 basesoc_ctrl_bus_errors[20]
.sym 120780 basesoc_ctrl_bus_errors[21]
.sym 120781 basesoc_ctrl_bus_errors[22]
.sym 120782 basesoc_ctrl_bus_errors[23]
.sym 120783 $abc$36366$n3222
.sym 120784 $abc$36366$n3223
.sym 120785 $abc$36366$n3224
.sym 120786 $abc$36366$n3225
.sym 120787 $abc$36366$n3307
.sym 120788 basesoc_ctrl_bus_errors[24]
.sym 120789 $abc$36366$n3311
.sym 120790 basesoc_ctrl_bus_errors[0]
.sym 120791 basesoc_ctrl_bus_errors[28]
.sym 120792 basesoc_ctrl_bus_errors[29]
.sym 120793 basesoc_ctrl_bus_errors[30]
.sym 120794 basesoc_ctrl_bus_errors[31]
.sym 120795 basesoc_ctrl_bus_errors[5]
.sym 120796 $abc$36366$n3311
.sym 120797 $abc$36366$n5069_1
.sym 120798 $abc$36366$n5068
.sym 120799 $abc$36366$n104
.sym 120800 $abc$36366$n3214
.sym 120801 $abc$36366$n3211
.sym 120802 basesoc_ctrl_storage[13]
.sym 120803 basesoc_dat_w[5]
.sym 120807 basesoc_ctrl_bus_errors[24]
.sym 120808 basesoc_ctrl_bus_errors[25]
.sym 120809 basesoc_ctrl_bus_errors[26]
.sym 120810 basesoc_ctrl_bus_errors[27]
.sym 120811 $abc$36366$n3307
.sym 120812 basesoc_ctrl_bus_errors[29]
.sym 120813 $abc$36366$n3304
.sym 120814 basesoc_ctrl_bus_errors[21]
.sym 120815 $abc$36366$n3307
.sym 120816 basesoc_ctrl_bus_errors[26]
.sym 120817 $abc$36366$n3301
.sym 120818 basesoc_ctrl_bus_errors[10]
.sym 120819 $abc$36366$n3211
.sym 120820 basesoc_ctrl_storage[11]
.sym 120821 $abc$36366$n3311
.sym 120822 basesoc_ctrl_bus_errors[3]
.sym 120823 basesoc_ctrl_bus_errors[17]
.sym 120824 $abc$36366$n3304
.sym 120825 $abc$36366$n5044
.sym 120827 basesoc_ctrl_bus_errors[28]
.sym 120828 $abc$36366$n3307
.sym 120829 $abc$36366$n5062_1
.sym 120830 $abc$36366$n5064
.sym 120831 $abc$36366$n3304
.sym 120832 basesoc_ctrl_bus_errors[20]
.sym 120833 $abc$36366$n102
.sym 120834 $abc$36366$n3214
.sym 120835 $abc$36366$n106
.sym 120836 $abc$36366$n3217
.sym 120837 $abc$36366$n5045
.sym 120839 $abc$36366$n7
.sym 120843 $abc$36366$n3301
.sym 120844 basesoc_ctrl_bus_errors[12]
.sym 120845 $abc$36366$n108
.sym 120846 $abc$36366$n3217
.sym 120847 $abc$36366$n96
.sym 120848 $abc$36366$n3211
.sym 120849 $abc$36366$n5063_1
.sym 120851 $abc$36366$n13
.sym 120855 $abc$36366$n2847
.sym 120856 $abc$36366$n3211
.sym 120857 sys_rst
.sym 120863 $abc$36366$n13
.sym 120867 $abc$36366$n3214
.sym 120868 basesoc_ctrl_storage[17]
.sym 120869 $abc$36366$n92
.sym 120870 $abc$36366$n3211
.sym 120871 $abc$36366$n3217
.sym 120872 basesoc_ctrl_storage[29]
.sym 120875 $abc$36366$n5
.sym 120883 $abc$36366$n7
.sym 120888 basesoc_uart_phy_rx_bitcount[0]
.sym 120893 basesoc_uart_phy_rx_bitcount[1]
.sym 120897 basesoc_uart_phy_rx_bitcount[2]
.sym 120898 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 120901 basesoc_uart_phy_rx_bitcount[3]
.sym 120902 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 120903 $abc$36366$n7
.sym 120923 basesoc_uart_phy_rx_busy
.sym 120924 $abc$36366$n6642
.sym 120947 basesoc_uart_phy_rx_busy
.sym 120948 $abc$36366$n6640
.sym 120979 basesoc_uart_phy_rx_bitcount[1]
.sym 120980 basesoc_uart_phy_rx_busy
.sym 120983 $abc$36366$n4437
.sym 120984 $abc$36366$n4434
.sym 120985 basesoc_picorv323[1]
.sym 120991 basesoc_picorv327[6]
.sym 120992 basesoc_picorv327[5]
.sym 120993 basesoc_picorv323[0]
.sym 120995 $abc$36366$n4433_1
.sym 120996 $abc$36366$n4430_1
.sym 120997 basesoc_picorv323[1]
.sym 120999 $abc$36366$n4485
.sym 121000 $abc$36366$n4484_1
.sym 121001 basesoc_picorv323[2]
.sym 121003 $abc$36366$n4487
.sym 121004 $abc$36366$n4485
.sym 121005 basesoc_picorv323[3]
.sym 121006 basesoc_picorv323[2]
.sym 121007 $abc$36366$n4434
.sym 121008 $abc$36366$n4433_1
.sym 121009 basesoc_picorv323[1]
.sym 121011 basesoc_picorv327[8]
.sym 121012 basesoc_picorv327[7]
.sym 121013 basesoc_picorv323[0]
.sym 121015 $abc$36366$n4445_1
.sym 121016 $abc$36366$n4441_1
.sym 121017 basesoc_picorv323[1]
.sym 121019 $abc$36366$n4488_1
.sym 121020 $abc$36366$n4487
.sym 121021 basesoc_picorv323[2]
.sym 121023 basesoc_picorv327[14]
.sym 121024 basesoc_picorv327[13]
.sym 121025 basesoc_picorv323[0]
.sym 121027 $abc$36366$n4448_1
.sym 121028 $abc$36366$n4446
.sym 121029 basesoc_picorv323[1]
.sym 121031 $abc$36366$n4440
.sym 121032 $abc$36366$n4438_1
.sym 121033 basesoc_picorv323[1]
.sym 121035 basesoc_picorv327[16]
.sym 121036 basesoc_picorv327[15]
.sym 121037 basesoc_picorv323[0]
.sym 121039 $abc$36366$n4441_1
.sym 121040 $abc$36366$n4440
.sym 121041 basesoc_picorv323[1]
.sym 121043 basesoc_picorv327[22]
.sym 121044 basesoc_picorv327[21]
.sym 121045 basesoc_picorv323[0]
.sym 121047 $abc$36366$n4457_1
.sym 121048 $abc$36366$n4453_1
.sym 121049 basesoc_picorv323[1]
.sym 121051 basesoc_picorv327[7]
.sym 121055 basesoc_picorv327[30]
.sym 121056 basesoc_picorv327[29]
.sym 121057 basesoc_picorv323[0]
.sym 121059 $abc$36366$n4495
.sym 121060 $abc$36366$n4492_1
.sym 121061 basesoc_picorv323[2]
.sym 121063 $abc$36366$n4456_1
.sym 121064 $abc$36366$n4455
.sym 121065 $abc$36366$n4457_1
.sym 121066 basesoc_picorv323[1]
.sym 121067 $abc$36366$n4491
.sym 121068 $abc$36366$n4488_1
.sym 121069 basesoc_picorv323[2]
.sym 121071 basesoc_picorv327[6]
.sym 121075 $abc$36366$n4492_1
.sym 121076 $abc$36366$n4491
.sym 121077 basesoc_picorv323[2]
.sym 121079 basesoc_picorv323[0]
.sym 121080 basesoc_picorv327[31]
.sym 121083 $abc$36366$n4486_1
.sym 121084 $abc$36366$n4493
.sym 121085 basesoc_picorv323[3]
.sym 121086 basesoc_picorv323[4]
.sym 121087 basesoc_picorv323[1]
.sym 121088 $abc$36366$n4455
.sym 121089 $abc$36366$n4456_1
.sym 121091 $abc$36366$n4495
.sym 121092 $abc$36366$n4494_1
.sym 121093 basesoc_picorv323[2]
.sym 121095 $abc$36366$n4493
.sym 121096 $abc$36366$n4490_1
.sym 121097 basesoc_picorv323[3]
.sym 121099 $abc$36366$n4483
.sym 121100 $abc$36366$n4490_1
.sym 121101 basesoc_picorv323[3]
.sym 121102 $abc$36366$n5500_1
.sym 121103 $abc$36366$n4490_1
.sym 121104 $abc$36366$n4486_1
.sym 121105 basesoc_picorv323[3]
.sym 121107 basesoc_picorv323[2]
.sym 121108 $abc$36366$n4456_1
.sym 121109 $abc$36366$n4494_1
.sym 121112 basesoc_uart_tx_fifo_consume[0]
.sym 121117 basesoc_uart_tx_fifo_consume[1]
.sym 121121 basesoc_uart_tx_fifo_consume[2]
.sym 121122 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 121125 basesoc_uart_tx_fifo_consume[3]
.sym 121126 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 121127 basesoc_picorv327[15]
.sym 121132 $PACKER_VCC_NET
.sym 121133 basesoc_uart_tx_fifo_consume[0]
.sym 121135 basesoc_picorv327[14]
.sym 121139 basesoc_picorv327[13]
.sym 121143 basesoc_picorv327[21]
.sym 121147 basesoc_picorv327[16]
.sym 121151 basesoc_picorv327[22]
.sym 121155 basesoc_picorv327[8]
.sym 121159 basesoc_picorv327[20]
.sym 121163 basesoc_picorv327[29]
.sym 121167 basesoc_picorv327[19]
.sym 121191 picorv32.mem_do_prefetch
.sym 121192 picorv32.mem_do_rinst
.sym 121195 basesoc_picorv327[31]
.sym 121199 basesoc_picorv327[25]
.sym 121203 basesoc_picorv327[28]
.sym 121207 $abc$36366$n3456_1
.sym 121208 $abc$36366$n3480
.sym 121211 picorv32.instr_addi
.sym 121212 picorv32.instr_add
.sym 121213 picorv32.instr_sub
.sym 121215 picorv32.mem_rdata_q[14]
.sym 121216 picorv32.mem_rdata_q[12]
.sym 121217 picorv32.mem_rdata_q[13]
.sym 121218 picorv32.is_alu_reg_reg
.sym 121219 $abc$36366$n3459_1
.sym 121220 $abc$36366$n3480
.sym 121227 picorv32.mem_rdata_q[14]
.sym 121228 picorv32.mem_rdata_q[12]
.sym 121229 picorv32.mem_rdata_q[13]
.sym 121230 picorv32.is_alu_reg_imm
.sym 121231 basesoc_picorv327[30]
.sym 121239 picorv32.instr_srai
.sym 121240 picorv32.instr_sra
.sym 121241 basesoc_picorv327[31]
.sym 121243 picorv32.instr_or
.sym 121244 picorv32.instr_ori
.sym 121251 $abc$36366$n2990
.sym 121252 $abc$36366$n2992
.sym 121259 $abc$36366$n3159
.sym 121260 picorv32.cpu_state[3]
.sym 121261 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 121263 $abc$36366$n2858_1
.sym 121264 $abc$36366$n2935
.sym 121265 picorv32.mem_do_rinst
.sym 121267 $abc$36366$n3456_1
.sym 121268 $abc$36366$n3458
.sym 121275 $abc$36366$n5141
.sym 121276 $abc$36366$n3024
.sym 121277 $abc$36366$n4878
.sym 121278 $abc$36366$n4032_1
.sym 121279 $abc$36366$n3021
.sym 121280 $abc$36366$n4045
.sym 121281 basesoc_picorv327[3]
.sym 121282 $abc$36366$n5429
.sym 121287 picorv32.cpu_state[0]
.sym 121288 picorv32.cpu_state[4]
.sym 121289 picorv32.cpu_state[3]
.sym 121290 picorv32.cpu_state[2]
.sym 121291 $abc$36366$n3008_1
.sym 121292 picorv32.cpu_state[4]
.sym 121295 $abc$36366$n208
.sym 121296 $abc$36366$n3008
.sym 121300 basesoc_picorv327[0]
.sym 121301 picorv32.decoded_imm[0]
.sym 121303 $abc$36366$n3017
.sym 121304 $abc$36366$n3024
.sym 121307 picorv32.cpu_state[0]
.sym 121308 picorv32.instr_lh
.sym 121309 picorv32.latched_is_lh
.sym 121310 $abc$36366$n3019
.sym 121311 picorv32.instr_srl
.sym 121312 picorv32.instr_srli
.sym 121313 basesoc_picorv327[22]
.sym 121314 $abc$36366$n2995
.sym 121315 picorv32.cpu_state[0]
.sym 121316 picorv32.is_lbu_lhu_lw
.sym 121317 picorv32.latched_is_lu
.sym 121318 $abc$36366$n3019
.sym 121319 $abc$36366$n208
.sym 121320 $abc$36366$n2858_1
.sym 121323 $abc$36366$n3021
.sym 121324 $abc$36366$n208
.sym 121325 $abc$36366$n3018
.sym 121326 $abc$36366$n3020_1
.sym 121327 basesoc_picorv327[20]
.sym 121328 $abc$36366$n3007_1
.sym 121329 $abc$36366$n2995
.sym 121330 $abc$36366$n5475_1
.sym 121335 $abc$36366$n2857_1
.sym 121336 picorv32.mem_do_rinst
.sym 121339 picorv32.cpu_state[1]
.sym 121340 picorv32.mem_do_prefetch
.sym 121341 $abc$36366$n2857_1
.sym 121342 $abc$36366$n3829_1
.sym 121343 picorv32.cpu_state[5]
.sym 121344 $abc$36366$n3020_1
.sym 121347 $abc$36366$n2988_1
.sym 121348 picorv32.cpu_state[2]
.sym 121351 $abc$36366$n5134
.sym 121352 $abc$36366$n3006
.sym 121353 $abc$36366$n3158
.sym 121354 $abc$36366$n3830
.sym 121355 $abc$36366$n2857_1
.sym 121356 picorv32.mem_do_prefetch
.sym 121357 picorv32.mem_do_wdata
.sym 121358 picorv32.cpu_state[5]
.sym 121359 picorv32.cpu_state[0]
.sym 121360 picorv32.cpu_state[1]
.sym 121361 picorv32.cpu_state[4]
.sym 121362 picorv32.cpu_state[2]
.sym 121363 picorv32.cpu_state[1]
.sym 121364 picorv32.cpu_state[4]
.sym 121365 picorv32.cpu_state[3]
.sym 121366 picorv32.cpu_state[2]
.sym 121367 $abc$36366$n5134
.sym 121371 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 121372 picorv32.is_lui_auipc_jal
.sym 121373 $abc$36366$n3083
.sym 121375 picorv32.is_slli_srli_srai
.sym 121376 picorv32.cpu_state[2]
.sym 121377 $abc$36366$n3007_1
.sym 121378 $abc$36366$n208
.sym 121379 picorv32.decoder_pseudo_trigger
.sym 121380 picorv32.decoder_trigger
.sym 121383 picorv32.mem_do_rinst
.sym 121384 $abc$36366$n2987
.sym 121385 $abc$36366$n3814_1
.sym 121387 picorv32.is_lui_auipc_jal
.sym 121388 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 121389 $abc$36366$n2987
.sym 121391 picorv32.is_lui_auipc_jal
.sym 121392 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 121393 picorv32.mem_do_prefetch
.sym 121394 $abc$36366$n3005_1
.sym 121395 $abc$36366$n3815_1
.sym 121396 $abc$36366$n2986_1
.sym 121397 $abc$36366$n3813
.sym 121398 picorv32.cpu_state[2]
.sym 121399 picorv32.cpu_state[3]
.sym 121400 $abc$36366$n3070_1
.sym 121401 $abc$36366$n2858_1
.sym 121411 $abc$36366$n208
.sym 121412 picorv32.cpu_state[2]
.sym 121415 picorv32.mem_do_rinst
.sym 121416 picorv32.mem_do_prefetch
.sym 121417 $abc$36366$n3008_1
.sym 121418 picorv32.cpu_state[4]
.sym 121419 $abc$36366$n5141
.sym 121423 $abc$36366$n5141
.sym 121424 $abc$36366$n3027
.sym 121427 picorv32.cpu_state[5]
.sym 121428 picorv32.cpu_state[6]
.sym 121429 picorv32.mem_do_prefetch
.sym 121431 $abc$36366$n3158
.sym 121432 $abc$36366$n3407
.sym 121443 $abc$36366$n208
.sym 121444 $abc$36366$n3158
.sym 121451 $abc$36366$n3027
.sym 121452 picorv32.cpu_state[0]
.sym 121453 picorv32.cpu_state[4]
.sym 121454 picorv32.cpu_state[2]
.sym 121459 $abc$36366$n3812_1
.sym 121460 $abc$36366$n3796
.sym 121461 $abc$36366$n3816_1
.sym 121462 $abc$36366$n3027
.sym 121528 waittimer1_count[0]
.sym 121532 waittimer1_count[1]
.sym 121533 $PACKER_VCC_NET
.sym 121536 waittimer1_count[2]
.sym 121537 $PACKER_VCC_NET
.sym 121538 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 121540 waittimer1_count[3]
.sym 121541 $PACKER_VCC_NET
.sym 121542 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 121544 waittimer1_count[4]
.sym 121545 $PACKER_VCC_NET
.sym 121546 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 121548 waittimer1_count[5]
.sym 121549 $PACKER_VCC_NET
.sym 121550 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 121552 waittimer1_count[6]
.sym 121553 $PACKER_VCC_NET
.sym 121554 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 121556 waittimer1_count[7]
.sym 121557 $PACKER_VCC_NET
.sym 121558 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 121560 waittimer1_count[8]
.sym 121561 $PACKER_VCC_NET
.sym 121562 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 121564 waittimer1_count[9]
.sym 121565 $PACKER_VCC_NET
.sym 121566 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 121568 waittimer1_count[10]
.sym 121569 $PACKER_VCC_NET
.sym 121570 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 121572 waittimer1_count[11]
.sym 121573 $PACKER_VCC_NET
.sym 121574 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 121576 waittimer1_count[12]
.sym 121577 $PACKER_VCC_NET
.sym 121578 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 121580 waittimer1_count[13]
.sym 121581 $PACKER_VCC_NET
.sym 121582 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 121584 waittimer1_count[14]
.sym 121585 $PACKER_VCC_NET
.sym 121586 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 121588 waittimer1_count[15]
.sym 121589 $PACKER_VCC_NET
.sym 121590 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 121592 waittimer1_count[16]
.sym 121593 $PACKER_VCC_NET
.sym 121594 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 121595 user_btn1
.sym 121596 $abc$36366$n6395
.sym 121615 user_btn1
.sym 121616 $abc$36366$n6381
.sym 121619 user_btn1
.sym 121620 $abc$36366$n6399
.sym 121623 array_muxed2[1]
.sym 121624 array_muxed0[14]
.sym 121627 array_muxed0[14]
.sym 121628 array_muxed2[1]
.sym 121631 array_muxed2[0]
.sym 121632 array_muxed0[14]
.sym 121639 array_muxed0[14]
.sym 121640 array_muxed1[15]
.sym 121643 spram_dataout00[11]
.sym 121644 spram_dataout10[11]
.sym 121645 array_muxed0[14]
.sym 121646 slave_sel_r[2]
.sym 121647 array_muxed0[14]
.sym 121648 array_muxed1[15]
.sym 121651 array_muxed0[14]
.sym 121652 array_muxed2[0]
.sym 121656 basesoc_ctrl_bus_errors[0]
.sym 121661 basesoc_ctrl_bus_errors[1]
.sym 121665 basesoc_ctrl_bus_errors[2]
.sym 121666 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 121669 basesoc_ctrl_bus_errors[3]
.sym 121670 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 121673 basesoc_ctrl_bus_errors[4]
.sym 121674 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 121677 basesoc_ctrl_bus_errors[5]
.sym 121678 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 121681 basesoc_ctrl_bus_errors[6]
.sym 121682 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 121685 basesoc_ctrl_bus_errors[7]
.sym 121686 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 121689 basesoc_ctrl_bus_errors[8]
.sym 121690 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 121693 basesoc_ctrl_bus_errors[9]
.sym 121694 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 121697 basesoc_ctrl_bus_errors[10]
.sym 121698 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 121701 basesoc_ctrl_bus_errors[11]
.sym 121702 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 121705 basesoc_ctrl_bus_errors[12]
.sym 121706 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 121709 basesoc_ctrl_bus_errors[13]
.sym 121710 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 121713 basesoc_ctrl_bus_errors[14]
.sym 121714 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 121717 basesoc_ctrl_bus_errors[15]
.sym 121718 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 121721 basesoc_ctrl_bus_errors[16]
.sym 121722 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 121725 basesoc_ctrl_bus_errors[17]
.sym 121726 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 121729 basesoc_ctrl_bus_errors[18]
.sym 121730 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 121733 basesoc_ctrl_bus_errors[19]
.sym 121734 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 121737 basesoc_ctrl_bus_errors[20]
.sym 121738 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 121741 basesoc_ctrl_bus_errors[21]
.sym 121742 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 121745 basesoc_ctrl_bus_errors[22]
.sym 121746 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 121749 basesoc_ctrl_bus_errors[23]
.sym 121750 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 121753 basesoc_ctrl_bus_errors[24]
.sym 121754 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 121757 basesoc_ctrl_bus_errors[25]
.sym 121758 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 121761 basesoc_ctrl_bus_errors[26]
.sym 121762 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 121765 basesoc_ctrl_bus_errors[27]
.sym 121766 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 121769 basesoc_ctrl_bus_errors[28]
.sym 121770 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 121773 basesoc_ctrl_bus_errors[29]
.sym 121774 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 121777 basesoc_ctrl_bus_errors[30]
.sym 121778 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 121781 basesoc_ctrl_bus_errors[31]
.sym 121782 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 121783 basesoc_ctrl_storage[31]
.sym 121784 $abc$36366$n3217
.sym 121785 $abc$36366$n5082
.sym 121786 $abc$36366$n5081_1
.sym 121787 basesoc_ctrl_bus_errors[19]
.sym 121788 $abc$36366$n3304
.sym 121789 $abc$36366$n3214
.sym 121790 basesoc_ctrl_storage[19]
.sym 121791 basesoc_ctrl_bus_errors[23]
.sym 121792 $abc$36366$n3304
.sym 121793 $abc$36366$n3214
.sym 121794 basesoc_ctrl_storage[23]
.sym 121795 basesoc_dat_w[3]
.sym 121799 basesoc_dat_w[7]
.sym 121811 basesoc_ctrl_reset_reset_r
.sym 121823 basesoc_dat_w[6]
.sym 121839 $abc$36366$n3214
.sym 121840 basesoc_ctrl_storage[22]
.sym 121841 $abc$36366$n98
.sym 121842 $abc$36366$n3211
.sym 121843 basesoc_dat_w[1]
.sym 121851 basesoc_dat_w[6]
.sym 121859 basesoc_dat_w[5]
.sym 121867 $abc$36366$n5096
.sym 121868 $abc$36366$n5284
.sym 121875 array_muxed2[0]
.sym 121876 array_muxed2[1]
.sym 121877 array_muxed2[2]
.sym 121878 array_muxed2[3]
.sym 121879 basesoc_picorv323[5]
.sym 121899 picorv32.mem_wordsize[2]
.sym 121900 basesoc_picorv328[9]
.sym 121901 $abc$36366$n4270_1
.sym 121907 picorv32.mem_wordsize[2]
.sym 121908 picorv32.mem_wordsize[0]
.sym 121911 $abc$36366$n3684_1
.sym 121912 array_muxed2[1]
.sym 121913 $abc$36366$n3199
.sym 121914 $abc$36366$n3392
.sym 121919 basesoc_picorv327[0]
.sym 121920 picorv32.mem_wordsize[2]
.sym 121921 basesoc_picorv327[1]
.sym 121922 picorv32.mem_wordsize[0]
.sym 121935 $abc$36366$n3687_1
.sym 121936 array_muxed2[2]
.sym 121937 $abc$36366$n3199
.sym 121938 $abc$36366$n3392
.sym 121939 $abc$36366$n3681_1
.sym 121940 array_muxed2[0]
.sym 121941 $abc$36366$n3199
.sym 121942 $abc$36366$n3392
.sym 121951 basesoc_counter[1]
.sym 121952 basesoc_counter[0]
.sym 121959 slave_sel[0]
.sym 121960 $abc$36366$n2826_1
.sym 121961 $abc$36366$n2709
.sym 121962 basesoc_counter[0]
.sym 121967 basesoc_counter[0]
.sym 121975 picorv32.mem_wordsize[2]
.sym 121976 basesoc_picorv323[4]
.sym 121977 basesoc_picorv328[28]
.sym 121978 picorv32.mem_wordsize[0]
.sym 121979 basesoc_picorv327[0]
.sym 121980 picorv32.mem_wordsize[0]
.sym 121981 picorv32.mem_wordsize[2]
.sym 121982 basesoc_picorv327[1]
.sym 121983 picorv32.mem_wordsize[2]
.sym 121984 basesoc_picorv323[1]
.sym 121985 basesoc_picorv328[25]
.sym 121986 picorv32.mem_wordsize[0]
.sym 121987 picorv32.mem_wordsize[0]
.sym 121988 $abc$36366$n3688_1
.sym 121991 basesoc_picorv327[18]
.sym 121992 basesoc_picorv327[17]
.sym 121993 basesoc_picorv323[0]
.sym 121995 picorv32.mem_wordsize[2]
.sym 121996 basesoc_picorv328[12]
.sym 121997 $abc$36366$n4276_1
.sym 122008 basesoc_picorv323[0]
.sym 122009 $abc$36366$n6758
.sym 122012 basesoc_picorv323[1]
.sym 122013 $abc$36366$n6759
.sym 122016 basesoc_picorv323[2]
.sym 122017 $abc$36366$n6760
.sym 122020 basesoc_picorv323[3]
.sym 122021 $abc$36366$n6761
.sym 122024 basesoc_picorv323[4]
.sym 122025 $abc$36366$n6762
.sym 122028 basesoc_picorv323[5]
.sym 122029 $abc$36366$n6763
.sym 122032 basesoc_picorv323[6]
.sym 122033 $abc$36366$n6764
.sym 122036 basesoc_picorv323[7]
.sym 122037 $abc$36366$n6765
.sym 122040 basesoc_picorv328[8]
.sym 122041 $abc$36366$n6766
.sym 122044 basesoc_picorv328[9]
.sym 122045 $abc$36366$n6767
.sym 122048 basesoc_picorv328[10]
.sym 122049 $abc$36366$n6768
.sym 122052 basesoc_picorv328[11]
.sym 122053 $abc$36366$n6769
.sym 122056 basesoc_picorv328[12]
.sym 122057 $abc$36366$n6770
.sym 122060 basesoc_picorv328[13]
.sym 122061 $abc$36366$n6771
.sym 122064 basesoc_picorv328[14]
.sym 122065 $abc$36366$n6772
.sym 122068 basesoc_picorv328[15]
.sym 122069 $abc$36366$n6751
.sym 122072 basesoc_picorv328[16]
.sym 122073 $abc$36366$n6752
.sym 122076 basesoc_picorv328[17]
.sym 122077 $abc$36366$n6773
.sym 122080 basesoc_picorv328[18]
.sym 122081 $abc$36366$n6774
.sym 122084 basesoc_picorv328[19]
.sym 122085 $abc$36366$n6775
.sym 122088 basesoc_picorv328[20]
.sym 122089 $abc$36366$n6753
.sym 122092 basesoc_picorv328[21]
.sym 122093 $abc$36366$n6776
.sym 122096 basesoc_picorv328[22]
.sym 122097 $abc$36366$n6754
.sym 122100 basesoc_picorv328[23]
.sym 122101 $abc$36366$n6755
.sym 122104 basesoc_picorv328[24]
.sym 122105 $abc$36366$n6777
.sym 122108 basesoc_picorv328[25]
.sym 122109 $abc$36366$n6756
.sym 122112 basesoc_picorv328[26]
.sym 122113 $abc$36366$n6778
.sym 122116 basesoc_picorv328[27]
.sym 122117 $abc$36366$n6779
.sym 122120 basesoc_picorv328[28]
.sym 122121 $abc$36366$n6780
.sym 122124 basesoc_picorv328[29]
.sym 122125 $abc$36366$n6781
.sym 122128 basesoc_picorv328[30]
.sym 122129 $abc$36366$n6782
.sym 122132 $PACKER_VCC_NET
.sym 122134 $nextpnr_ICESTORM_LC_11$I3
.sym 122136 basesoc_picorv328[31]
.sym 122137 $abc$36366$n6757
.sym 122138 $nextpnr_ICESTORM_LC_11$COUT
.sym 122142 $nextpnr_ICESTORM_LC_12$I3
.sym 122143 $abc$36366$n3691_1
.sym 122144 array_muxed2[3]
.sym 122145 $abc$36366$n3199
.sym 122146 $abc$36366$n3392
.sym 122147 basesoc_picorv327[18]
.sym 122151 basesoc_picorv327[17]
.sym 122155 picorv32.mem_do_rinst
.sym 122156 picorv32.mem_do_rdata
.sym 122157 picorv32.mem_do_prefetch
.sym 122158 $abc$36366$n2861_1
.sym 122159 basesoc_picorv327[0]
.sym 122160 picorv32.mem_wordsize[2]
.sym 122161 basesoc_picorv327[1]
.sym 122162 picorv32.mem_wordsize[0]
.sym 122163 $abc$36366$n3161
.sym 122164 $abc$36366$n7338
.sym 122165 $abc$36366$n7339
.sym 122166 $abc$36366$n7341
.sym 122171 picorv32.instr_bge
.sym 122172 picorv32.instr_bne
.sym 122173 picorv32.instr_beq
.sym 122174 $abc$36366$n2992
.sym 122175 $abc$36366$n6792
.sym 122176 $abc$36366$n3190
.sym 122177 picorv32.instr_bne
.sym 122178 picorv32.instr_bgeu
.sym 122179 $abc$36366$n3458
.sym 122180 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122183 picorv32.instr_bgeu
.sym 122184 picorv32.instr_beq
.sym 122185 $abc$36366$n3189
.sym 122186 $abc$36366$n3161
.sym 122187 picorv32.mem_rdata_q[14]
.sym 122188 picorv32.mem_rdata_q[12]
.sym 122189 picorv32.mem_rdata_q[13]
.sym 122190 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122191 picorv32.is_alu_reg_imm
.sym 122192 picorv32.mem_rdata_q[14]
.sym 122193 picorv32.mem_rdata_q[12]
.sym 122194 picorv32.mem_rdata_q[13]
.sym 122195 picorv32.instr_bge
.sym 122196 picorv32.is_slti_blt_slt
.sym 122197 $abc$36366$n3160
.sym 122198 $abc$36366$n3188
.sym 122199 $abc$36366$n3470
.sym 122200 picorv32.mem_rdata_q[14]
.sym 122201 picorv32.mem_rdata_q[12]
.sym 122202 picorv32.mem_rdata_q[13]
.sym 122203 picorv32.instr_sra
.sym 122204 picorv32.instr_srai
.sym 122205 picorv32.instr_andi
.sym 122206 picorv32.instr_ori
.sym 122207 picorv32.mem_rdata_q[12]
.sym 122208 picorv32.mem_rdata_q[14]
.sym 122209 picorv32.is_alu_reg_imm
.sym 122210 picorv32.mem_rdata_q[13]
.sym 122211 picorv32.instr_and
.sym 122212 picorv32.instr_andi
.sym 122215 picorv32.mem_rdata_q[12]
.sym 122216 picorv32.mem_rdata_q[13]
.sym 122217 picorv32.mem_rdata_q[14]
.sym 122218 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122219 picorv32.mem_rdata_q[12]
.sym 122220 picorv32.mem_rdata_q[14]
.sym 122221 $abc$36366$n3470
.sym 122222 picorv32.mem_rdata_q[13]
.sym 122223 $abc$36366$n3455
.sym 122224 picorv32.is_alu_reg_reg
.sym 122227 picorv32.instr_bgeu
.sym 122228 picorv32.instr_waitirq
.sym 122229 picorv32.instr_and
.sym 122230 picorv32.instr_or
.sym 122231 $abc$36366$n2998
.sym 122232 $abc$36366$n3001
.sym 122233 $abc$36366$n3002_1
.sym 122234 $abc$36366$n3003
.sym 122235 picorv32.instr_slti
.sym 122236 picorv32.instr_blt
.sym 122237 picorv32.instr_slt
.sym 122239 $abc$36366$n2990
.sym 122240 $abc$36366$n2991
.sym 122241 $abc$36366$n2993_1
.sym 122242 $abc$36366$n2996
.sym 122243 picorv32.instr_lhu
.sym 122244 picorv32.instr_blt
.sym 122245 $abc$36366$n2999
.sym 122246 $abc$36366$n3000
.sym 122247 picorv32.mem_wordsize[0]
.sym 122248 $abc$36366$n3015
.sym 122249 $abc$36366$n3074
.sym 122250 $abc$36366$n3076
.sym 122251 $abc$36366$n2999
.sym 122252 $abc$36366$n5141
.sym 122253 picorv32.cpu_state[0]
.sym 122254 $abc$36366$n2935
.sym 122255 $abc$36366$n5141
.sym 122256 $abc$36366$n2935
.sym 122257 picorv32.instr_sh
.sym 122259 picorv32.mem_wordsize[2]
.sym 122260 $abc$36366$n3015
.sym 122261 $abc$36366$n3025
.sym 122262 $abc$36366$n3022_1
.sym 122267 picorv32.instr_lbu
.sym 122268 picorv32.instr_lw
.sym 122269 $abc$36366$n2994
.sym 122270 $abc$36366$n2995
.sym 122271 $abc$36366$n2989
.sym 122272 $abc$36366$n2997
.sym 122275 picorv32.instr_lbu
.sym 122276 $abc$36366$n2935
.sym 122277 $abc$36366$n3075
.sym 122278 $abc$36366$n5140
.sym 122279 picorv32.instr_lhu
.sym 122280 picorv32.instr_lh
.sym 122281 picorv32.instr_lb
.sym 122283 picorv32.instr_lhu
.sym 122284 picorv32.instr_lbu
.sym 122285 picorv32.instr_lw
.sym 122287 picorv32.mem_do_prefetch
.sym 122288 $abc$36366$n2857_1
.sym 122289 picorv32.mem_do_rdata
.sym 122291 picorv32.instr_lh
.sym 122292 picorv32.instr_lhu
.sym 122293 $abc$36366$n5140
.sym 122294 $abc$36366$n2935
.sym 122295 $abc$36366$n5140
.sym 122307 $abc$36366$n2988_1
.sym 122308 picorv32.is_slli_srli_srai
.sym 122309 $abc$36366$n2994
.sym 122311 picorv32.mem_do_prefetch
.sym 122312 $abc$36366$n2857_1
.sym 122313 picorv32.mem_do_wdata
.sym 122314 picorv32.cpu_state[5]
.sym 122319 $abc$36366$n2988_1
.sym 122320 picorv32.is_lb_lh_lw_lbu_lhu
.sym 122323 $abc$36366$n5140
.sym 122324 $abc$36366$n3027
.sym 122327 picorv32.is_sb_sh_sw
.sym 122328 picorv32.is_sll_srl_sra
.sym 122329 $abc$36366$n2985
.sym 122330 $abc$36366$n3012_1
.sym 122331 $abc$36366$n3027
.sym 122332 picorv32.cpu_state[3]
.sym 122333 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122334 $abc$36366$n3011
.sym 122335 $abc$36366$n3005_1
.sym 122336 $abc$36366$n3083
.sym 122337 $abc$36366$n2986_1
.sym 122339 $abc$36366$n2985
.sym 122340 picorv32.is_sll_srl_sra
.sym 122341 $abc$36366$n3006_1
.sym 122343 $abc$36366$n2985
.sym 122344 picorv32.is_sb_sh_sw
.sym 122345 $abc$36366$n3421
.sym 122351 picorv32.mem_do_prefetch
.sym 122352 $abc$36366$n2858_1
.sym 122353 $abc$36366$n208
.sym 122354 picorv32.cpu_state[5]
.sym 122355 picorv32.mem_do_prefetch
.sym 122356 picorv32.mem_do_rinst
.sym 122357 picorv32.is_sb_sh_sw
.sym 122358 picorv32.is_sll_srl_sra
.sym 122367 picorv32.mem_do_prefetch
.sym 122368 $abc$36366$n2858_1
.sym 122369 $abc$36366$n208
.sym 122370 picorv32.cpu_state[6]
.sym 122371 $abc$36366$n208
.sym 122372 $abc$36366$n2858_1
.sym 122379 $abc$36366$n3005_1
.sym 122380 $abc$36366$n3083
.sym 122381 $abc$36366$n3419
.sym 122392 count[0]
.sym 122394 $PACKER_VCC_NET
.sym 122403 $abc$36366$n2816_1
.sym 122404 $abc$36366$n6276
.sym 122423 $abc$36366$n2816_1
.sym 122424 $abc$36366$n6290
.sym 122427 $abc$36366$n2816_1
.sym 122428 $abc$36366$n6286
.sym 122431 $abc$36366$n2816_1
.sym 122432 $abc$36366$n6284
.sym 122435 $abc$36366$n2816_1
.sym 122436 $abc$36366$n6282
.sym 122439 $abc$36366$n2816_1
.sym 122440 $abc$36366$n6280
.sym 122443 $abc$36366$n2822_1
.sym 122444 $abc$36366$n2823
.sym 122445 $abc$36366$n2824
.sym 122447 count[5]
.sym 122448 count[6]
.sym 122449 count[7]
.sym 122450 count[8]
.sym 122451 count[1]
.sym 122452 count[2]
.sym 122453 count[3]
.sym 122454 count[4]
.sym 122455 $abc$36366$n2816_1
.sym 122456 $abc$36366$n6298
.sym 122463 count[13]
.sym 122464 count[14]
.sym 122465 count[15]
.sym 122467 $abc$36366$n2816_1
.sym 122468 $abc$36366$n6292
.sym 122471 $abc$36366$n2816_1
.sym 122472 $abc$36366$n6302
.sym 122475 $abc$36366$n2816_1
.sym 122476 $abc$36366$n6296
.sym 122479 $abc$36366$n2816_1
.sym 122480 $abc$36366$n6306
.sym 122483 count[9]
.sym 122484 count[10]
.sym 122485 count[11]
.sym 122486 count[12]
.sym 122487 user_btn1
.sym 122488 $abc$36366$n6385
.sym 122491 user_btn1
.sym 122492 $abc$36366$n6393
.sym 122495 user_btn1
.sym 122496 $abc$36366$n6383
.sym 122499 user_btn1
.sym 122500 $abc$36366$n6387
.sym 122503 waittimer1_count[3]
.sym 122504 waittimer1_count[4]
.sym 122505 waittimer1_count[5]
.sym 122506 waittimer1_count[8]
.sym 122507 user_btn1
.sym 122508 $abc$36366$n6403
.sym 122519 waittimer1_count[0]
.sym 122520 eventmanager_status_w[1]
.sym 122521 sys_rst
.sym 122522 user_btn1
.sym 122523 waittimer1_count[0]
.sym 122524 waittimer1_count[1]
.sym 122525 waittimer1_count[2]
.sym 122526 $abc$36366$n160
.sym 122527 $abc$36366$n148
.sym 122531 waittimer1_count[9]
.sym 122532 waittimer1_count[11]
.sym 122533 waittimer1_count[13]
.sym 122535 sys_rst
.sym 122536 $abc$36366$n6389
.sym 122537 user_btn1
.sym 122539 $abc$36366$n3348
.sym 122540 $abc$36366$n3349
.sym 122541 $abc$36366$n3350
.sym 122543 $abc$36366$n3347
.sym 122544 $abc$36366$n3351_1
.sym 122545 $abc$36366$n148
.sym 122546 $abc$36366$n150
.sym 122547 sys_rst
.sym 122548 $abc$36366$n6409
.sym 122549 user_btn1
.sym 122559 $abc$36366$n160
.sym 122571 user_btn1
.sym 122572 $abc$36366$n6377
.sym 122576 waittimer1_count[0]
.sym 122578 $PACKER_VCC_NET
.sym 122583 spram_dataout00[7]
.sym 122584 spram_dataout10[7]
.sym 122585 array_muxed0[14]
.sym 122586 slave_sel_r[2]
.sym 122587 spram_dataout00[9]
.sym 122588 spram_dataout10[9]
.sym 122589 array_muxed0[14]
.sym 122590 slave_sel_r[2]
.sym 122591 array_muxed0[14]
.sym 122592 array_muxed1[10]
.sym 122595 array_muxed0[14]
.sym 122596 array_muxed1[4]
.sym 122599 spram_dataout00[6]
.sym 122600 spram_dataout10[6]
.sym 122601 array_muxed0[14]
.sym 122602 slave_sel_r[2]
.sym 122603 array_muxed0[14]
.sym 122604 array_muxed1[4]
.sym 122607 spram_dataout00[5]
.sym 122608 spram_dataout10[5]
.sym 122609 array_muxed0[14]
.sym 122610 slave_sel_r[2]
.sym 122611 array_muxed0[14]
.sym 122612 array_muxed1[10]
.sym 122615 array_muxed0[14]
.sym 122616 array_muxed1[14]
.sym 122620 $PACKER_VCC_NET
.sym 122621 basesoc_ctrl_bus_errors[0]
.sym 122623 array_muxed0[14]
.sym 122624 array_muxed1[3]
.sym 122627 array_muxed0[14]
.sym 122628 array_muxed1[3]
.sym 122631 array_muxed0[14]
.sym 122632 array_muxed1[14]
.sym 122635 array_muxed0[14]
.sym 122636 array_muxed1[2]
.sym 122639 array_muxed0[14]
.sym 122640 array_muxed1[2]
.sym 122651 array_muxed1[0]
.sym 122655 $abc$36366$n3220
.sym 122656 basesoc_ctrl_bus_errors[0]
.sym 122657 sys_rst
.sym 122667 basesoc_ctrl_bus_errors[8]
.sym 122668 basesoc_ctrl_bus_errors[9]
.sym 122669 basesoc_ctrl_bus_errors[10]
.sym 122670 basesoc_ctrl_bus_errors[11]
.sym 122671 $abc$36366$n3220
.sym 122672 sys_rst
.sym 122699 array_muxed1[1]
.sym 122711 basesoc_dat_w[7]
.sym 122719 basesoc_ctrl_reset_reset_r
.sym 122723 basesoc_ctrl_bus_errors[8]
.sym 122724 $abc$36366$n3301
.sym 122725 $abc$36366$n3211
.sym 122726 basesoc_ctrl_storage[8]
.sym 122731 $abc$36366$n3211
.sym 122732 basesoc_ctrl_storage[15]
.sym 122739 basesoc_dat_w[3]
.sym 122743 basesoc_dat_w[7]
.sym 122779 $abc$36366$n11
.sym 122807 $abc$36366$n5096
.sym 122808 basesoc_counter[1]
.sym 122809 basesoc_counter[0]
.sym 122823 array_muxed1[3]
.sym 122831 array_muxed1[7]
.sym 122835 spram_bus_ack
.sym 122836 $abc$36366$n5284
.sym 122839 basesoc_picorv323[3]
.sym 122843 basesoc_picorv323[7]
.sym 122851 basesoc_picorv328[9]
.sym 122852 basesoc_picorv323[1]
.sym 122853 $abc$36366$n4251_1
.sym 122855 basesoc_picorv323[0]
.sym 122859 basesoc_picorv328[11]
.sym 122860 basesoc_picorv323[3]
.sym 122861 $abc$36366$n4251_1
.sym 122863 basesoc_picorv323[1]
.sym 122867 basesoc_picorv328[8]
.sym 122868 basesoc_picorv323[0]
.sym 122869 $abc$36366$n4251_1
.sym 122871 basesoc_picorv323[2]
.sym 122875 basesoc_picorv323[4]
.sym 122879 basesoc_picorv328[14]
.sym 122880 basesoc_picorv323[6]
.sym 122881 $abc$36366$n4251_1
.sym 122883 basesoc_picorv328[10]
.sym 122884 basesoc_picorv323[2]
.sym 122885 $abc$36366$n4251_1
.sym 122891 spram_bus_ack
.sym 122892 basesoc_bus_wishbone_ack
.sym 122893 spiflash_bus_ack
.sym 122895 basesoc_picorv328[13]
.sym 122896 basesoc_picorv323[5]
.sym 122897 $abc$36366$n4251_1
.sym 122903 basesoc_counter[1]
.sym 122904 basesoc_counter[0]
.sym 122919 sys_rst
.sym 122920 basesoc_counter[1]
.sym 122939 basesoc_picorv32_trap
.sym 122940 $abc$36366$n3392
.sym 122955 basesoc_picorv328[12]
.sym 122956 basesoc_picorv323[4]
.sym 122957 $abc$36366$n4251_1
.sym 122971 basesoc_picorv327[1]
.sym 122975 basesoc_picorv327[3]
.sym 122983 basesoc_picorv327[2]
.sym 122987 basesoc_picorv327[0]
.sym 122991 basesoc_picorv327[5]
.sym 123000 basesoc_picorv323[0]
.sym 123001 $abc$36366$n6758
.sym 123004 basesoc_picorv323[1]
.sym 123005 $abc$36366$n6759
.sym 123008 basesoc_picorv323[2]
.sym 123009 $abc$36366$n6760
.sym 123012 basesoc_picorv323[3]
.sym 123013 $abc$36366$n6761
.sym 123016 basesoc_picorv323[4]
.sym 123017 $abc$36366$n6762
.sym 123020 basesoc_picorv323[5]
.sym 123021 $abc$36366$n6763
.sym 123024 basesoc_picorv323[6]
.sym 123025 $abc$36366$n6764
.sym 123028 basesoc_picorv323[7]
.sym 123029 $abc$36366$n6765
.sym 123032 basesoc_picorv328[8]
.sym 123033 $abc$36366$n6766
.sym 123036 basesoc_picorv328[9]
.sym 123037 $abc$36366$n6767
.sym 123040 basesoc_picorv328[10]
.sym 123041 $abc$36366$n6768
.sym 123044 basesoc_picorv328[11]
.sym 123045 $abc$36366$n6769
.sym 123048 basesoc_picorv328[12]
.sym 123049 $abc$36366$n6770
.sym 123052 basesoc_picorv328[13]
.sym 123053 $abc$36366$n6771
.sym 123056 basesoc_picorv328[14]
.sym 123057 $abc$36366$n6772
.sym 123060 basesoc_picorv328[15]
.sym 123061 $abc$36366$n6751
.sym 123064 basesoc_picorv328[16]
.sym 123065 $abc$36366$n6752
.sym 123068 basesoc_picorv328[17]
.sym 123069 $abc$36366$n6773
.sym 123072 basesoc_picorv328[18]
.sym 123073 $abc$36366$n6774
.sym 123076 basesoc_picorv328[19]
.sym 123077 $abc$36366$n6775
.sym 123080 basesoc_picorv328[20]
.sym 123081 $abc$36366$n6753
.sym 123084 basesoc_picorv328[21]
.sym 123085 $abc$36366$n6776
.sym 123088 basesoc_picorv328[22]
.sym 123089 $abc$36366$n6754
.sym 123092 basesoc_picorv328[23]
.sym 123093 $abc$36366$n6755
.sym 123096 basesoc_picorv328[24]
.sym 123097 $abc$36366$n6777
.sym 123100 basesoc_picorv328[25]
.sym 123101 $abc$36366$n6756
.sym 123104 basesoc_picorv328[26]
.sym 123105 $abc$36366$n6778
.sym 123108 basesoc_picorv328[27]
.sym 123109 $abc$36366$n6779
.sym 123112 basesoc_picorv328[28]
.sym 123113 $abc$36366$n6780
.sym 123116 basesoc_picorv328[29]
.sym 123117 $abc$36366$n6781
.sym 123120 basesoc_picorv328[30]
.sym 123121 $abc$36366$n6782
.sym 123124 basesoc_picorv328[31]
.sym 123125 $abc$36366$n6757
.sym 123128 $PACKER_VCC_NET
.sym 123130 $nextpnr_ICESTORM_LC_0$I3
.sym 123131 picorv32.is_slti_blt_slt
.sym 123132 picorv32.instr_bge
.sym 123133 picorv32.instr_beq
.sym 123134 $nextpnr_ICESTORM_LC_0$COUT
.sym 123135 picorv32.mem_rdata_q[14]
.sym 123136 picorv32.mem_rdata_q[13]
.sym 123137 picorv32.mem_rdata_q[12]
.sym 123139 picorv32.mem_do_rinst
.sym 123140 picorv32.mem_do_wdata
.sym 123141 picorv32.mem_do_rdata
.sym 123142 $abc$36366$n2861_1
.sym 123143 $abc$36366$n2862
.sym 123144 picorv32.mem_do_rinst
.sym 123145 $abc$36366$n2859
.sym 123146 $abc$36366$n2860
.sym 123151 picorv32.mem_rdata_q[14]
.sym 123152 picorv32.mem_rdata_q[12]
.sym 123153 picorv32.mem_rdata_q[13]
.sym 123154 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123155 $abc$36366$n3478
.sym 123156 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123159 picorv32.mem_rdata_q[12]
.sym 123160 picorv32.mem_rdata_q[13]
.sym 123161 picorv32.is_alu_reg_imm
.sym 123162 picorv32.mem_rdata_q[14]
.sym 123163 $abc$36366$n3459_1
.sym 123164 picorv32.is_alu_reg_reg
.sym 123167 picorv32.instr_xor
.sym 123168 picorv32.instr_xori
.sym 123171 picorv32.mem_rdata_q[14]
.sym 123172 picorv32.mem_rdata_q[12]
.sym 123173 $abc$36366$n3470
.sym 123174 picorv32.mem_rdata_q[13]
.sym 123175 picorv32.mem_rdata_q[14]
.sym 123176 picorv32.is_alu_reg_imm
.sym 123177 picorv32.mem_rdata_q[12]
.sym 123178 picorv32.mem_rdata_q[13]
.sym 123179 picorv32.mem_rdata_q[14]
.sym 123180 $abc$36366$n3470
.sym 123181 picorv32.mem_rdata_q[12]
.sym 123182 picorv32.mem_rdata_q[13]
.sym 123183 picorv32.mem_rdata_q[12]
.sym 123184 picorv32.mem_rdata_q[13]
.sym 123185 $abc$36366$n3470
.sym 123186 picorv32.mem_rdata_q[14]
.sym 123187 picorv32.instr_slti
.sym 123188 picorv32.instr_sltiu
.sym 123189 picorv32.instr_slt
.sym 123190 picorv32.instr_sltu
.sym 123191 picorv32.instr_sll
.sym 123192 picorv32.instr_slli
.sym 123195 picorv32.mem_rdata_q[14]
.sym 123196 picorv32.mem_rdata_q[12]
.sym 123197 picorv32.is_alu_reg_imm
.sym 123198 picorv32.mem_rdata_q[13]
.sym 123199 picorv32.instr_srl
.sym 123200 picorv32.instr_xor
.sym 123201 picorv32.instr_srli
.sym 123202 picorv32.instr_xori
.sym 123203 picorv32.mem_rdata_q[12]
.sym 123204 picorv32.mem_rdata_q[14]
.sym 123205 picorv32.mem_rdata_q[13]
.sym 123206 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123207 $abc$36366$n3470
.sym 123208 $abc$36366$n3478
.sym 123211 $abc$36366$n3470
.sym 123212 $abc$36366$n3458
.sym 123215 picorv32.mem_rdata_q[13]
.sym 123216 picorv32.mem_rdata_q[12]
.sym 123217 $abc$36366$n3459_1
.sym 123218 $abc$36366$n3455
.sym 123219 picorv32.instr_sh
.sym 123220 picorv32.instr_sb
.sym 123223 $abc$36366$n3454_1
.sym 123224 picorv32.is_alu_reg_imm
.sym 123227 picorv32.mem_rdata_q[14]
.sym 123228 picorv32.mem_rdata_q[12]
.sym 123229 picorv32.mem_rdata_q[13]
.sym 123230 picorv32.is_sb_sh_sw
.sym 123231 picorv32.instr_sw
.sym 123232 picorv32.instr_lh
.sym 123233 picorv32.instr_lb
.sym 123234 picorv32.instr_bltu
.sym 123235 picorv32.mem_rdata_q[14]
.sym 123236 picorv32.mem_rdata_q[12]
.sym 123237 picorv32.mem_rdata_q[13]
.sym 123238 picorv32.is_sb_sh_sw
.sym 123239 picorv32.mem_rdata_q[12]
.sym 123240 picorv32.mem_rdata_q[13]
.sym 123241 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123242 picorv32.mem_rdata_q[14]
.sym 123243 picorv32.mem_rdata_q[14]
.sym 123244 picorv32.mem_rdata_q[12]
.sym 123245 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123246 picorv32.mem_rdata_q[13]
.sym 123247 $abc$36366$n3458
.sym 123248 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123251 $abc$36366$n3478
.sym 123252 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123255 $abc$36366$n3454_1
.sym 123256 picorv32.is_alu_reg_reg
.sym 123283 picorv32.mem_rdata_q[14]
.sym 123284 picorv32.mem_rdata_q[12]
.sym 123285 picorv32.mem_rdata_q[13]
.sym 123286 picorv32.is_lb_lh_lw_lbu_lhu
.sym 123351 sys_rst
.sym 123352 $abc$36366$n2816_1
.sym 123353 count[0]
.sym 123375 count[1]
.sym 123376 $abc$36366$n2816_1
.sym 123384 count[0]
.sym 123388 count[1]
.sym 123389 $PACKER_VCC_NET
.sym 123392 count[2]
.sym 123393 $PACKER_VCC_NET
.sym 123394 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 123396 count[3]
.sym 123397 $PACKER_VCC_NET
.sym 123398 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 123400 count[4]
.sym 123401 $PACKER_VCC_NET
.sym 123402 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 123404 count[5]
.sym 123405 $PACKER_VCC_NET
.sym 123406 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 123408 count[6]
.sym 123409 $PACKER_VCC_NET
.sym 123410 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 123412 count[7]
.sym 123413 $PACKER_VCC_NET
.sym 123414 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 123416 count[8]
.sym 123417 $PACKER_VCC_NET
.sym 123418 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 123420 count[9]
.sym 123421 $PACKER_VCC_NET
.sym 123422 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 123424 count[10]
.sym 123425 $PACKER_VCC_NET
.sym 123426 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 123428 count[11]
.sym 123429 $PACKER_VCC_NET
.sym 123430 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 123432 count[12]
.sym 123433 $PACKER_VCC_NET
.sym 123434 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 123436 count[13]
.sym 123437 $PACKER_VCC_NET
.sym 123438 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 123440 count[14]
.sym 123441 $PACKER_VCC_NET
.sym 123442 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 123444 count[15]
.sym 123445 $PACKER_VCC_NET
.sym 123446 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 123448 count[16]
.sym 123449 $PACKER_VCC_NET
.sym 123450 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 123455 sys_rst
.sym 123456 $abc$36366$n6308
.sym 123457 $abc$36366$n2816_1
.sym 123475 $abc$36366$n178
.sym 123491 waittimer1_count[1]
.sym 123492 user_btn1
.sym 123543 spram_dataout00[0]
.sym 123544 spram_dataout10[0]
.sym 123545 array_muxed0[14]
.sym 123546 slave_sel_r[2]
.sym 123547 spram_dataout00[4]
.sym 123548 spram_dataout10[4]
.sym 123549 array_muxed0[14]
.sym 123550 slave_sel_r[2]
.sym 123551 spram_dataout00[13]
.sym 123552 spram_dataout10[13]
.sym 123553 array_muxed0[14]
.sym 123554 slave_sel_r[2]
.sym 123555 spram_dataout00[10]
.sym 123556 spram_dataout10[10]
.sym 123557 array_muxed0[14]
.sym 123558 slave_sel_r[2]
.sym 123559 spram_dataout00[14]
.sym 123560 spram_dataout10[14]
.sym 123561 array_muxed0[14]
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout00[3]
.sym 123564 spram_dataout10[3]
.sym 123565 array_muxed0[14]
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout00[2]
.sym 123568 spram_dataout10[2]
.sym 123569 array_muxed0[14]
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout00[15]
.sym 123572 spram_dataout10[15]
.sym 123573 array_muxed0[14]
.sym 123574 slave_sel_r[2]
.sym 123575 array_muxed0[14]
.sym 123576 array_muxed1[8]
.sym 123579 array_muxed0[14]
.sym 123580 array_muxed1[0]
.sym 123583 array_muxed0[14]
.sym 123584 array_muxed1[1]
.sym 123587 spram_dataout00[8]
.sym 123588 spram_dataout10[8]
.sym 123589 array_muxed0[14]
.sym 123590 slave_sel_r[2]
.sym 123591 array_muxed0[14]
.sym 123592 array_muxed1[8]
.sym 123595 array_muxed0[14]
.sym 123596 array_muxed1[1]
.sym 123599 array_muxed0[14]
.sym 123600 array_muxed1[0]
.sym 123603 spram_dataout00[1]
.sym 123604 spram_dataout10[1]
.sym 123605 array_muxed0[14]
.sym 123606 slave_sel_r[2]
.sym 123607 array_muxed0[14]
.sym 123608 array_muxed1[13]
.sym 123611 array_muxed0[14]
.sym 123612 array_muxed1[5]
.sym 123615 array_muxed0[14]
.sym 123616 array_muxed1[12]
.sym 123619 array_muxed0[14]
.sym 123620 array_muxed1[7]
.sym 123623 array_muxed0[14]
.sym 123624 array_muxed1[13]
.sym 123627 array_muxed0[14]
.sym 123628 array_muxed1[12]
.sym 123631 array_muxed0[14]
.sym 123632 array_muxed1[5]
.sym 123635 array_muxed0[14]
.sym 123636 array_muxed1[7]
.sym 123639 array_muxed0[14]
.sym 123640 array_muxed1[9]
.sym 123647 array_muxed0[14]
.sym 123648 array_muxed1[11]
.sym 123655 array_muxed0[14]
.sym 123656 array_muxed1[9]
.sym 123663 array_muxed0[14]
.sym 123664 array_muxed1[11]
.sym 123907 $abc$36366$n208
.sym 123908 basesoc_picorv32_trap
.sym 123967 $abc$36366$n3870
.sym 123991 grant
.sym 123992 basesoc_picorv32_mem_instr
.sym 123993 basesoc_picorv32_mem_valid
.sym 123995 $abc$36366$n2817_1
.sym 123996 grant
.sym 123997 basesoc_picorv32_mem_instr
.sym 124003 $abc$36366$n2818
.sym 124004 $abc$36366$n2825_1
.sym 124007 grant
.sym 124008 basesoc_picorv32_mem_instr
.sym 124009 basesoc_picorv32_mem_valid
.sym 124011 $abc$36366$n2817_1
.sym 124012 $abc$36366$n2826_1
.sym 124023 $abc$36366$n208
.sym 124024 basesoc_picorv32_trap
.sym 124027 $abc$36366$n3200
.sym 124028 $abc$36366$n2859
.sym 124029 $abc$36366$n3203
.sym 124030 $abc$36366$n3202
.sym 124031 picorv32.mem_state[1]
.sym 124032 picorv32.mem_do_rdata
.sym 124033 picorv32.mem_do_rinst
.sym 124034 picorv32.mem_state[0]
.sym 124035 $abc$36366$n3203
.sym 124036 $abc$36366$n3199
.sym 124037 $abc$36366$n2984
.sym 124039 $abc$36366$n2859
.sym 124040 picorv32.mem_do_rinst
.sym 124041 picorv32.mem_state[1]
.sym 124042 picorv32.mem_state[0]
.sym 124043 $abc$36366$n208
.sym 124044 $abc$36366$n3203
.sym 124047 picorv32.mem_do_rinst
.sym 124048 $abc$36366$n2859
.sym 124049 picorv32.mem_state[0]
.sym 124050 picorv32.mem_state[1]
.sym 124051 $abc$36366$n3199
.sym 124052 picorv32.mem_do_wdata
.sym 124053 $abc$36366$n3200
.sym 124054 $abc$36366$n5420
.sym 124055 $abc$36366$n2861_1
.sym 124056 $abc$36366$n3205
.sym 124057 $abc$36366$n3206
.sym 124058 $abc$36366$n3199
.sym 124059 $abc$36366$n2862
.sym 124060 $abc$36366$n3205
.sym 124061 $abc$36366$n208
.sym 124062 basesoc_picorv32_trap
.sym 124063 $abc$36366$n2861_1
.sym 124064 picorv32.mem_do_wdata
.sym 124071 basesoc_picorv32_mem_valid
.sym 124072 $abc$36366$n3203
.sym 124073 $abc$36366$n2862
.sym 124075 picorv32.mem_state[1]
.sym 124076 picorv32.mem_state[0]
.sym 124079 picorv32.mem_state[1]
.sym 124080 picorv32.mem_state[0]
.sym 124083 $abc$36366$n2984
.sym 124139 $abc$36366$n3455
.sym 124140 picorv32.is_alu_reg_imm
.sym 124151 $abc$36366$n3478
.sym 124152 picorv32.is_sb_sh_sw
.sym 124171 $abc$36366$n3459_1
.sym 124172 $abc$36366$n3478
.sym 124173 picorv32.is_alu_reg_imm
.sym 124175 $abc$36366$n3459_1
.sym 124176 $abc$36366$n3458
.sym 124177 picorv32.is_alu_reg_imm
.sym 124239 picorv32.cpu_state[1]
.sym 124355 $abc$36366$n2816_1
.sym 124356 $abc$36366$n6288
.sym 124375 $abc$36366$n2816_1
.sym 124376 $abc$36366$n6304
.sym 124379 $abc$36366$n2816_1
.sym 124380 $abc$36366$n6300
.sym 124403 $abc$36366$n2816_1
.sym 124404 $abc$36366$n6294
