{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640375966181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640375966189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 20:59:25 2021 " "Processing started: Fri Dec 24 20:59:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640375966189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375966189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CASE_4 -c CASE_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CASE_4 -c CASE_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375966189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640375978150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640375978150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/embedded_computer_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/embedded_computer_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_computer_system-rtl " "Found design unit 1: embedded_computer_system-rtl" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992476 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system " "Found entity 1: embedded_computer_system" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_computer_system_rst_controller-rtl " "Found design unit 1: embedded_computer_system_rst_controller-rtl" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992487 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_rst_controller " "Found entity 1: embedded_computer_system_rst_controller" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_computer_system_rst_controller_001-rtl " "Found design unit 1: embedded_computer_system_rst_controller_001-rtl" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992500 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_rst_controller_001 " "Found entity 1: embedded_computer_system_rst_controller_001" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_computer_system_rst_controller_002-rtl " "Found design unit 1: embedded_computer_system_rst_controller_002-rtl" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992510 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_rst_controller_002 " "Found entity 1: embedded_computer_system_rst_controller_002" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embedded_computer_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_irq_mapper " "Found entity 1: embedded_computer_system_irq_mapper" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_irq_mapper.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0 " "Found entity 1: embedded_computer_system_mm_interconnect_0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010 " "Found entity 1: embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 " "Found entity 1: embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: embedded_computer_system_mm_interconnect_0_avalon_st_adapter" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "embedded_computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: embedded_computer_system_mm_interconnect_0_rsp_mux_001" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992762 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_rsp_mux " "Found entity 1: embedded_computer_system_mm_interconnect_0_rsp_mux" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: embedded_computer_system_mm_interconnect_0_rsp_demux_007" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_rsp_demux " "Found entity 1: embedded_computer_system_mm_interconnect_0_rsp_demux" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: embedded_computer_system_mm_interconnect_0_cmd_mux_007" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_cmd_mux " "Found entity 1: embedded_computer_system_mm_interconnect_0_cmd_mux" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: embedded_computer_system_mm_interconnect_0_cmd_demux_001" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_cmd_demux " "Found entity 1: embedded_computer_system_mm_interconnect_0_cmd_demux" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992911 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992911 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992911 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992911 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375992934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "embedded_computer_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375992969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "embedded_computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "embedded_computer_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_computer_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375992991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_computer_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375992991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_router_012_default_decode " "Found entity 1: embedded_computer_system_mm_interconnect_0_router_012_default_decode" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992995 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_mm_interconnect_0_router_012 " "Found entity 2: embedded_computer_system_mm_interconnect_0_router_012" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375992995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375992995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_computer_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_computer_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: embedded_computer_system_mm_interconnect_0_router_009_default_decode" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993005 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_mm_interconnect_0_router_009 " "Found entity 2: embedded_computer_system_mm_interconnect_0_router_009" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_computer_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_computer_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: embedded_computer_system_mm_interconnect_0_router_005_default_decode" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993014 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_mm_interconnect_0_router_005 " "Found entity 2: embedded_computer_system_mm_interconnect_0_router_005" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_computer_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_computer_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: embedded_computer_system_mm_interconnect_0_router_002_default_decode" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993023 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_mm_interconnect_0_router_002 " "Found entity 2: embedded_computer_system_mm_interconnect_0_router_002" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_computer_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_computer_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: embedded_computer_system_mm_interconnect_0_router_001_default_decode" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993041 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_mm_interconnect_0_router_001 " "Found entity 2: embedded_computer_system_mm_interconnect_0_router_001" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_computer_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_computer_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at embedded_computer_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_mm_interconnect_0_router_default_decode " "Found entity 1: embedded_computer_system_mm_interconnect_0_router_default_decode" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993061 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_mm_interconnect_0_router " "Found entity 2: embedded_computer_system_mm_interconnect_0_router" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_sysid_qsys_0 " "Found entity 1: embedded_computer_system_sysid_qsys_0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sysid_qsys_0.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_sdram_controller_input_efifo_module " "Found entity 1: embedded_computer_system_sdram_controller_input_efifo_module" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993186 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_sdram_controller " "Found entity 2: embedded_computer_system_sdram_controller" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_pll_dffpipe_l2c " "Found entity 1: embedded_computer_system_pll_dffpipe_l2c" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993212 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_pll_stdsync_sv6 " "Found entity 2: embedded_computer_system_pll_stdsync_sv6" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993212 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_computer_system_pll_altpll_82g2 " "Found entity 3: embedded_computer_system_pll_altpll_82g2" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993212 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_computer_system_pll " "Found entity 4: embedded_computer_system_pll" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_onchip_ram " "Found entity 1: embedded_computer_system_onchip_ram" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_jtag_uart_sim_scfifo_w " "Found entity 1: embedded_computer_system_jtag_uart_sim_scfifo_w" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993246 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_jtag_uart_scfifo_w " "Found entity 2: embedded_computer_system_jtag_uart_scfifo_w" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993246 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_computer_system_jtag_uart_sim_scfifo_r " "Found entity 3: embedded_computer_system_jtag_uart_sim_scfifo_r" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993246 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_computer_system_jtag_uart_scfifo_r " "Found entity 4: embedded_computer_system_jtag_uart_scfifo_r" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993246 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_computer_system_jtag_uart " "Found entity 5: embedded_computer_system_jtag_uart" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_computer_system_filter_0-rtl " "Found design unit 1: embedded_computer_system_filter_0-rtl" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993257 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_filter_0 " "Found entity 1: embedded_computer_system_filter_0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file embedded_computer_system/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (embedded_computer_system) " "Found design unit 1: dspba_library_package (embedded_computer_system)" {  } { { "embedded_computer_system/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "embedded_computer_system/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993270 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "embedded_computer_system/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993270 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "embedded_computer_system/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993270 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "embedded_computer_system/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993270 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "embedded_computer_system/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993270 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "embedded_computer_system/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_ll_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ll_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ll_ram_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "embedded_computer_system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_valid_fifo_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "embedded_computer_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "embedded_computer_system/synthesis/submodules/acl_staging_reg.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_staging_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/hld_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "embedded_computer_system/synthesis/submodules/hld_fifo.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/hld_fifo.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993343 ""} { "Info" "ISGN_ENTITY_NAME" "2 earliness_delay " "Found entity 2: earliness_delay" {  } { { "embedded_computer_system/synthesis/submodules/hld_fifo.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/hld_fifo.sv" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "embedded_computer_system/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/hld_fifo_zero_width.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_high_speed_fifo.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993363 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_high_speed_fifo.sv" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_low_latency_fifo.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "embedded_computer_system/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_zero_latency_fifo.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "embedded_computer_system/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "embedded_computer_system/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_std_synchronizer_nocut.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "embedded_computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993411 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "embedded_computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "embedded_computer_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv 3 3 " "Found 3 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993435 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender " "Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993435 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_reset_pulse_extender " "Found entity 3: acl_reset_pulse_extender" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "embedded_computer_system/synthesis/submodules/acl_lfsr.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_lfsr.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993456 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "embedded_computer_system/synthesis/submodules/acl_lfsr.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_lfsr.sv" 1622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993456 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "embedded_computer_system/synthesis/submodules/acl_lfsr.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_lfsr.sv" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(55) " "Verilog HDL Declaration information at acl_pop.v(55): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/acl_pop.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pop.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "embedded_computer_system/synthesis/submodules/acl_pop.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pop.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(93) " "Verilog HDL warning at acl_push.v(93): extended using \"x\" or \"z\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640375993471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "embedded_computer_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_token_fifo_counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "embedded_computer_system/synthesis/submodules/acl_pipeline.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pipeline.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "embedded_computer_system/synthesis/submodules/acl_dspba_buffer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "embedded_computer_system/synthesis/submodules/acl_enable_sink.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_enable_sink.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(132) " "Verilog HDL Declaration information at st_top.v(132): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/st_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_VAL init_val st_top.v(131) " "Verilog HDL Declaration information at st_top.v(131): object \"INIT_VAL\" differs only in case from object \"init_val\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/st_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(299) " "Verilog HDL Declaration information at st_top.v(299): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/st_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375993514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/st_top.v 3 3 " "Found 3 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_reg " "Found entity 1: init_reg" {  } { { "embedded_computer_system/synthesis/submodules/st_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/st_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993525 ""} { "Info" "ISGN_ENTITY_NAME" "2 st_read " "Found entity 2: st_read" {  } { { "embedded_computer_system/synthesis/submodules/st_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/st_top.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993525 ""} { "Info" "ISGN_ENTITY_NAME" "3 st_write " "Found entity 3: st_write" {  } { { "embedded_computer_system/synthesis/submodules/st_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/st_top.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "embedded_computer_system/synthesis/submodules/acl_full_detector.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_wire.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_function_wrapper-normal " "Found design unit 1: fir_filter_function_wrapper-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993551 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_function_wrapper " "Found entity 1: fir_filter_function_wrapper" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_function-normal " "Found design unit 1: fir_filter_function-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993566 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_function " "Found entity 1: fir_filter_function" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_fir_filter_b0_runonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_fir_filter_b0_runonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_fir_filter_B0_runOnce-normal " "Found design unit 1: bb_fir_filter_B0_runOnce-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993573 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_fir_filter_B0_runOnce " "Found entity 1: bb_fir_filter_B0_runOnce" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_fir_filter_b0_runonce_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_fir_filter_b0_runonce_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_fir_filter_B0_runOnce_stall_region-normal " "Found design unit 1: bb_fir_filter_B0_runOnce_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993586 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_fir_filter_B0_runOnce_stall_region " "Found entity 1: bb_fir_filter_B0_runOnce_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_b0_runonce_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_b0_runonce_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_B0_runOnce_merge_reg-normal " "Found design unit 1: fir_filter_B0_runOnce_merge_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993598 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_B0_runOnce_merge_reg " "Found entity 1: fir_filter_B0_runOnce_merge_reg" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_fir_filter0-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_fir_filter0-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993610 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_fir_filter0 " "Found entity 1: i_acl_pop_i1_wt_limpop_fir_filter0" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_fir_filter_reg-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_fir_filter_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993618 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_fir_filter_reg " "Found entity 1: i_acl_pop_i1_wt_limpop_fir_filter_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_fir_filter2-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_fir_filter2-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993629 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_fir_filter2 " "Found entity 1: i_acl_push_i1_wt_limpush_fir_filter2" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_fir_filter_reg-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_fir_filter_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993637 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_fir_filter_reg " "Found entity 1: i_acl_push_i1_wt_limpush_fir_filter_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_b0_runonce_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_b0_runonce_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_B0_runOnce_branch-normal " "Found design unit 1: fir_filter_B0_runOnce_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_branch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993643 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_B0_runOnce_branch " "Found entity 1: fir_filter_B0_runOnce_branch" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_b0_runonce_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_b0_runonce_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_B0_runOnce_merge-normal " "Found design unit 1: fir_filter_B0_runOnce_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993650 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_B0_runOnce_merge " "Found entity 1: fir_filter_B0_runOnce_merge" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_fir_filter_b1_start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_fir_filter_b1_start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_fir_filter_B1_start-normal " "Found design unit 1: bb_fir_filter_B1_start-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993662 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_fir_filter_B1_start " "Found entity 1: bb_fir_filter_B1_start" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_fir_filter_b1_start_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_fir_filter_b1_start_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_fir_filter_B1_start_stall_region-normal " "Found design unit 1: bb_fir_filter_B1_start_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993673 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_fir_filter_B1_start_stall_region " "Found entity 1: bb_fir_filter_B1_start_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_b1_start_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_b1_start_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_B1_start_merge_reg-normal " "Found design unit 1: fir_filter_B1_start_merge_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993680 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_B1_start_merge_reg " "Found entity 1: fir_filter_B1_start_merge_reg" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13-normal " "Found design unit 1: i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993691 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13 " "Found entity 1: i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171-normal " "Found design unit 1: i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993702 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171 " "Found entity 1: i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter-normal " "Found design unit 1: i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993714 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter " "Found entity 1: i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_fir_filter_c0a0zxit_fir_filter10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_fir_filter_c0a0zxit_fir_filter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10-normal " "Found design unit 1: i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_fir_filter_c0A0Zxit_fir_filter10.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_fir_filter_c0A0Zxit_fir_filter10.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993726 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10 " "Found entity 1: i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_fir_filter_c0A0Zxit_fir_filter10.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_fir_filter_c0A0Zxit_fir_filter10.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4-normal " "Found design unit 1: i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993739 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4 " "Found entity 1: i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_fir_filter6-normal " "Found design unit 1: i_acl_pipeline_keep_going_fir_filter6-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter6.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter6.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993752 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_fir_filter6 " "Found entity 1: i_acl_pipeline_keep_going_fir_filter6" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter6.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter6.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_fir_filter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_fir_filter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond_fir_filter8-normal " "Found design unit 1: i_acl_push_i1_notexitcond_fir_filter8-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_fir_filter8.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_fir_filter8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993763 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond_fir_filter8 " "Found entity 1: i_acl_push_i1_notexitcond_fir_filter8" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_fir_filter8.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_fir_filter8.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter-normal " "Found design unit 1: i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993775 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter " "Found entity 1: i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1a0zit_fir_filter170.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1a0zit_fir_filter170.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993785 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170 " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1a0zter173_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1a0zter173_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zter173_data_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zter173_data_fifo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993796 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zter173_data_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zter173_data_fifo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1a0zer_full_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1a0zer_full_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zer_full_detector.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zer_full_detector.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993803 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zer_full_detector.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zer_full_detector.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_ena0zter_fir_filter14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_ena0zter_fir_filter14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14-normal " "Found design unit 1: i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993826 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14 " "Found entity 1: i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp33_fir_filter82.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp33_fir_filter82.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp33_fir_filter82.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp33_fir_filter82.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993841 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp33_fir_filter82.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp33_fir_filter82.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp23_fir_filter42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp23_fir_filter42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp23_fir_filter42.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp23_fir_filter42.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993854 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp23_fir_filter42.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp23_fir_filter42.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp22_fir_filter38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp22_fir_filter38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp22_fir_filter38.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp22_fir_filter38.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993867 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp22_fir_filter38.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp22_fir_filter38.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp21_fir_filter34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp21_fir_filter34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp21_fir_filter34.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp21_fir_filter34.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993877 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp21_fir_filter34.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp21_fir_filter34.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp20_fir_filter30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp20_fir_filter30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp20_fir_filter30.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp20_fir_filter30.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993888 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp20_fir_filter30.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp20_fir_filter30.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp19_fir_filter26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp19_fir_filter26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp19_fir_filter26.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp19_fir_filter26.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993899 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp19_fir_filter26.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp19_fir_filter26.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp18_fir_filter22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp18_fir_filter22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp18_fir_filter22.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp18_fir_filter22.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993912 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp18_fir_filter22.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp18_fir_filter22.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp32_fir_filter78.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp32_fir_filter78.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp32_fir_filter78.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp32_fir_filter78.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993925 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp32_fir_filter78.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp32_fir_filter78.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp31_fir_filter74.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp31_fir_filter74.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp31_fir_filter74.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp31_fir_filter74.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993939 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp31_fir_filter74.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp31_fir_filter74.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp30_fir_filter70.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp30_fir_filter70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp30_fir_filter70.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp30_fir_filter70.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993953 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp30_fir_filter70.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp30_fir_filter70.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp29_fir_filter66.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp29_fir_filter66.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp29_fir_filter66.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp29_fir_filter66.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993963 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp29_fir_filter66.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp29_fir_filter66.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp28_fir_filter62.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp28_fir_filter62.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp28_fir_filter62.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp28_fir_filter62.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993975 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp28_fir_filter62.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp28_fir_filter62.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp27_fir_filter58.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp27_fir_filter58.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp27_fir_filter58.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp27_fir_filter58.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993986 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp27_fir_filter58.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp27_fir_filter58.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp26_fir_filter54.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp26_fir_filter54.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp26_fir_filter54.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp26_fir_filter54.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993997 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp26_fir_filter54.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp26_fir_filter54.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375993997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375993997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp25_fir_filter50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp25_fir_filter50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp25_fir_filter50.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp25_fir_filter50.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994008 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp25_fir_filter50.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp25_fir_filter50.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp24_fir_filter46.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_a0zp24_fir_filter46.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46-normal " "Found design unit 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp24_fir_filter46.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp24_fir_filter46.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994020 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46 " "Found entity 1: i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp24_fir_filter46.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp24_fir_filter46.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z17_fir_filter122.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z17_fir_filter122.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z17_fir_filter122.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z17_fir_filter122.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994033 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z17_fir_filter122.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z17_fir_filter122.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp7_fir_filter102.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp7_fir_filter102.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp7_fir_filter102.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp7_fir_filter102.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994045 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp7_fir_filter102.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp7_fir_filter102.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp6_fir_filter100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp6_fir_filter100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp6_fir_filter100.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp6_fir_filter100.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994066 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp6_fir_filter100.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp6_fir_filter100.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zop5_fir_filter98.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zop5_fir_filter98.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop5_fir_filter98.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop5_fir_filter98.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994081 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop5_fir_filter98.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop5_fir_filter98.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zop4_fir_filter96.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zop4_fir_filter96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop4_fir_filter96.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop4_fir_filter96.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994097 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop4_fir_filter96.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop4_fir_filter96.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zop3_fir_filter94.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zop3_fir_filter94.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop3_fir_filter94.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop3_fir_filter94.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994108 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop3_fir_filter94.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop3_fir_filter94.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z16_fir_filter120.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z16_fir_filter120.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z16_fir_filter120.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z16_fir_filter120.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994119 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z16_fir_filter120.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z16_fir_filter120.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z15_fir_filter118.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z15_fir_filter118.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z15_fir_filter118.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z15_fir_filter118.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994131 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z15_fir_filter118.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z15_fir_filter118.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z14_fir_filter116.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z14_fir_filter116.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z14_fir_filter116.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z14_fir_filter116.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994144 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z14_fir_filter116.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z14_fir_filter116.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z13_fir_filter114.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z13_fir_filter114.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z13_fir_filter114.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z13_fir_filter114.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994160 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z13_fir_filter114.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z13_fir_filter114.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z12_fir_filter112.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z12_fir_filter112.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z12_fir_filter112.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z12_fir_filter112.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994172 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z12_fir_filter112.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z12_fir_filter112.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z11_fir_filter110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z11_fir_filter110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z11_fir_filter110.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z11_fir_filter110.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994184 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z11_fir_filter110.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z11_fir_filter110.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z10_fir_filter108.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0z10_fir_filter108.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z10_fir_filter108.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z10_fir_filter108.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994195 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z10_fir_filter108.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z10_fir_filter108.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp9_fir_filter106.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp9_fir_filter106.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp9_fir_filter106.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp9_fir_filter106.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994207 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp9_fir_filter106.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp9_fir_filter106.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp8_fir_filter104.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fia0zp8_fir_filter104.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104-normal " "Found design unit 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp8_fir_filter104.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp8_fir_filter104.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994217 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104 " "Found entity 1: i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp8_fir_filter104.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp8_fir_filter104.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pa0zp34_fir_filter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pa0zp34_fir_filter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16-normal " "Found design unit 1: i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pA0Zp34_fir_filter16.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pA0Zp34_fir_filter16.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994228 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16 " "Found entity 1: i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pA0Zp34_fir_filter16.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pA0Zp34_fir_filter16.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh33_fir_filter84.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh33_fir_filter84.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh33_fir_filter84.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh33_fir_filter84.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994242 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh33_fir_filter84.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh33_fir_filter84.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh23_fir_filter44.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh23_fir_filter44.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh23_fir_filter44.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh23_fir_filter44.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994255 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh23_fir_filter44.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh23_fir_filter44.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh22_fir_filter40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh22_fir_filter40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh22_fir_filter40.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh22_fir_filter40.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994270 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh22_fir_filter40.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh22_fir_filter40.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh21_fir_filter36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh21_fir_filter36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh21_fir_filter36.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh21_fir_filter36.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994283 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh21_fir_filter36.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh21_fir_filter36.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh20_fir_filter32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh20_fir_filter32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh20_fir_filter32.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh20_fir_filter32.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994293 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh20_fir_filter32.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh20_fir_filter32.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh19_fir_filter28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh19_fir_filter28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh19_fir_filter28.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh19_fir_filter28.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994307 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh19_fir_filter28.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh19_fir_filter28.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh18_fir_filter24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh18_fir_filter24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh18_fir_filter24.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh18_fir_filter24.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994317 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh18_fir_filter24.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh18_fir_filter24.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh32_fir_filter80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh32_fir_filter80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh32_fir_filter80.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh32_fir_filter80.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994328 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh32_fir_filter80.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh32_fir_filter80.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh31_fir_filter76.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh31_fir_filter76.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh31_fir_filter76.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh31_fir_filter76.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994340 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh31_fir_filter76.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh31_fir_filter76.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh30_fir_filter72.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh30_fir_filter72.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh30_fir_filter72.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh30_fir_filter72.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994352 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh30_fir_filter72.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh30_fir_filter72.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh29_fir_filter68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh29_fir_filter68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh29_fir_filter68.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh29_fir_filter68.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994363 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh29_fir_filter68.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh29_fir_filter68.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh28_fir_filter64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh28_fir_filter64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh28_fir_filter64.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh28_fir_filter64.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994377 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh28_fir_filter64.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh28_fir_filter64.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh27_fir_filter60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh27_fir_filter60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh27_fir_filter60.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh27_fir_filter60.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994389 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh27_fir_filter60.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh27_fir_filter60.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh26_fir_filter56.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh26_fir_filter56.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh26_fir_filter56.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh26_fir_filter56.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994401 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh26_fir_filter56.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh26_fir_filter56.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh25_fir_filter52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh25_fir_filter52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh25_fir_filter52.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh25_fir_filter52.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994412 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh25_fir_filter52.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh25_fir_filter52.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh24_fir_filter48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_aca0zh24_fir_filter48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48-normal " "Found design unit 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh24_fir_filter48.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh24_fir_filter48.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994424 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48 " "Found entity 1: i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh24_fir_filter48.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh24_fir_filter48.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z17_fir_filter124.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z17_fir_filter124.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z17_fir_filter124.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z17_fir_filter124.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994435 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z17_fir_filter124.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z17_fir_filter124.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh7_fir_filter144.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh7_fir_filter144.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh7_fir_filter144.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh7_fir_filter144.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994447 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh7_fir_filter144.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh7_fir_filter144.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh6_fir_filter146.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh6_fir_filter146.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh6_fir_filter146.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh6_fir_filter146.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994460 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh6_fir_filter146.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh6_fir_filter146.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh5_fir_filter148.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh5_fir_filter148.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh5_fir_filter148.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh5_fir_filter148.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994475 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh5_fir_filter148.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh5_fir_filter148.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh4_fir_filter150.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh4_fir_filter150.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh4_fir_filter150.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh4_fir_filter150.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994488 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh4_fir_filter150.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh4_fir_filter150.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh3_fir_filter152.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh3_fir_filter152.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh3_fir_filter152.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh3_fir_filter152.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994501 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh3_fir_filter152.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh3_fir_filter152.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z16_fir_filter126.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z16_fir_filter126.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z16_fir_filter126.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z16_fir_filter126.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994511 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z16_fir_filter126.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z16_fir_filter126.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z15_fir_filter128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z15_fir_filter128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z15_fir_filter128.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z15_fir_filter128.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994524 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z15_fir_filter128.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z15_fir_filter128.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z14_fir_filter130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z14_fir_filter130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z14_fir_filter130.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z14_fir_filter130.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994536 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z14_fir_filter130.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z14_fir_filter130.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z13_fir_filter132.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z13_fir_filter132.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z13_fir_filter132.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z13_fir_filter132.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994547 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z13_fir_filter132.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z13_fir_filter132.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z12_fir_filter134.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z12_fir_filter134.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z12_fir_filter134.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z12_fir_filter134.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994559 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z12_fir_filter134.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z12_fir_filter134.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z11_fir_filter136.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z11_fir_filter136.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z11_fir_filter136.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z11_fir_filter136.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994573 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z11_fir_filter136.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z11_fir_filter136.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z10_fir_filter138.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0z10_fir_filter138.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z10_fir_filter138.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z10_fir_filter138.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994587 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z10_fir_filter138.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z10_fir_filter138.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh9_fir_filter140.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh9_fir_filter140.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh9_fir_filter140.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh9_fir_filter140.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994601 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh9_fir_filter140.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh9_fir_filter140.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh8_fir_filter142.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fa0zh8_fir_filter142.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142-normal " "Found design unit 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh8_fir_filter142.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh8_fir_filter142.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994612 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142 " "Found entity 1: i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh8_fir_filter142.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh8_fir_filter142.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i32_s1_fir_filter_4ia_addr_0_a0zh34_fir_filter90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i32_s1_fir_filter_4ia_addr_0_a0zh34_fir_filter90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90-normal " "Found design unit 1: i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_s1_fir_filter_4ia_addr_0_A0Zh34_fir_filter90.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_s1_fir_filter_4ia_addr_0_A0Zh34_fir_filter90.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994624 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90 " "Found entity 1: i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_s1_fir_filter_4ia_addr_0_A0Zh34_fir_filter90.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_s1_fir_filter_4ia_addr_0_A0Zh34_fir_filter90.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_fir_filter1_fir_filter12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_fir_filter1_fir_filter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_do_unnamed_fir_filter1_fir_filter12-normal " "Found design unit 1: i_iord_bl_do_unnamed_fir_filter1_fir_filter12-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_fir_filter1_fir_filter12.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_fir_filter1_fir_filter12.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994631 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_do_unnamed_fir_filter1_fir_filter12 " "Found entity 1: i_iord_bl_do_unnamed_fir_filter1_fir_filter12" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_fir_filter1_fir_filter12.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_fir_filter1_fir_filter12.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_fir_filter4_fir_filter172.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_fir_filter4_fir_filter172.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_return_unnamed_fir_filter4_fir_filter172-normal " "Found design unit 1: i_iowr_bl_return_unnamed_fir_filter4_fir_filter172-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_fir_filter4_fir_filter172.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_fir_filter4_fir_filter172.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994638 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_return_unnamed_fir_filter4_fir_filter172 " "Found entity 1: i_iowr_bl_return_unnamed_fir_filter4_fir_filter172" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_fir_filter4_fir_filter172.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_fir_filter4_fir_filter172.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_b1_start_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_b1_start_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_B1_start_branch-normal " "Found design unit 1: fir_filter_B1_start_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B1_start_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_branch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994644 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_B1_start_branch " "Found entity 1: fir_filter_B1_start_branch" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B1_start_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_b1_start_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_b1_start_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_B1_start_merge-normal " "Found design unit 1: fir_filter_B1_start_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994651 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_B1_start_merge " "Found entity 1: fir_filter_B1_start_merge" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_fir_filter_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going_fir_filter_sr-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_sr.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994657 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_fir_filter_sr " "Found entity 1: i_acl_pipeline_keep_going_fir_filter_sr" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_sr.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_fir_filter_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going_fir_filter_valid_fifo-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_valid_fifo.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994664 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_fir_filter_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going_fir_filter_valid_fifo" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_valid_fifo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/fir_filter_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/fir_filter_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_internal " "Found entity 1: fir_filter_internal" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_internal.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_cpu " "Found entity 1: embedded_computer_system_cpu" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_cpu_cpu_register_bank_a_module " "Found entity 1: embedded_computer_system_cpu_cpu_register_bank_a_module" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_computer_system_cpu_cpu_register_bank_b_module " "Found entity 2: embedded_computer_system_cpu_cpu_register_bank_b_module" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_computer_system_cpu_cpu_nios2_oci_debug " "Found entity 3: embedded_computer_system_cpu_cpu_nios2_oci_debug" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_computer_system_cpu_cpu_nios2_oci_break " "Found entity 4: embedded_computer_system_cpu_cpu_nios2_oci_break" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_computer_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: embedded_computer_system_cpu_cpu_nios2_oci_xbrk" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "6 embedded_computer_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: embedded_computer_system_cpu_cpu_nios2_oci_dbrk" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "7 embedded_computer_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: embedded_computer_system_cpu_cpu_nios2_oci_itrace" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "8 embedded_computer_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: embedded_computer_system_cpu_cpu_nios2_oci_td_mode" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "9 embedded_computer_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: embedded_computer_system_cpu_cpu_nios2_oci_dtrace" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "10 embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "11 embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "12 embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "13 embedded_computer_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: embedded_computer_system_cpu_cpu_nios2_oci_fifo" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "14 embedded_computer_system_cpu_cpu_nios2_oci_pib " "Found entity 14: embedded_computer_system_cpu_cpu_nios2_oci_pib" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "15 embedded_computer_system_cpu_cpu_nios2_oci_im " "Found entity 15: embedded_computer_system_cpu_cpu_nios2_oci_im" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "16 embedded_computer_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: embedded_computer_system_cpu_cpu_nios2_performance_monitors" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "17 embedded_computer_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: embedded_computer_system_cpu_cpu_nios2_avalon_reg" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "18 embedded_computer_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: embedded_computer_system_cpu_cpu_ociram_sp_ram_module" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "19 embedded_computer_system_cpu_cpu_nios2_ocimem " "Found entity 19: embedded_computer_system_cpu_cpu_nios2_ocimem" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "20 embedded_computer_system_cpu_cpu_nios2_oci " "Found entity 20: embedded_computer_system_cpu_cpu_nios2_oci" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""} { "Info" "ISGN_ENTITY_NAME" "21 embedded_computer_system_cpu_cpu " "Found entity 21: embedded_computer_system_cpu_cpu" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: embedded_computer_system_cpu_cpu_debug_slave_sysclk" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_cpu_cpu_debug_slave_tck " "Found entity 1: embedded_computer_system_cpu_cpu_debug_slave_tck" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: embedded_computer_system_cpu_cpu_debug_slave_wrapper" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_cpu_cpu_test_bench " "Found entity 1: embedded_computer_system_cpu_cpu_test_bench" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_test_bench.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_computer_system_buffer_1-rtl " "Found design unit 1: embedded_computer_system_buffer_1-rtl" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994962 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_buffer_1 " "Found entity 1: embedded_computer_system_buffer_1" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/ternary_add.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/ternary_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ternary_add " "Found entity 1: ternary_add" {  } { { "embedded_computer_system/synthesis/submodules/ternary_add.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/ternary_add.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/six_three_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/six_three_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 six_three_comp " "Found entity 1: six_three_comp" {  } { { "embedded_computer_system/synthesis/submodules/six_three_comp.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/six_three_comp.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtysix_six_comp " "Found entity 1: thirtysix_six_comp" {  } { { "embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375994999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375994999 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(798) " "Verilog HDL warning at lsu_top.v(798): extended using \"x\" or \"z\"" {  } { { "embedded_computer_system/synthesis/submodules/lsu_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v" 798 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640375995006 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(871) " "Verilog HDL warning at lsu_top.v(871): extended using \"x\" or \"z\"" {  } { { "embedded_computer_system/synthesis/submodules/lsu_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v" 871 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640375995008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "embedded_computer_system/synthesis/submodules/lsu_top.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "embedded_computer_system/synthesis/submodules/lsu_permute_address.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_pipelined.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_pipelined.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995060 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_pipelined.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_pipelined.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_enabled.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995079 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_enabled.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_enabled.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(550) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(550): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" 550 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375995085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995116 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995116 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995116 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_simple.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_simple.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995139 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_simple.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_simple.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995139 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(159) " "Verilog HDL information at lsu_streaming.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "embedded_computer_system/synthesis/submodules/lsu_streaming.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640375995145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(706) " "Verilog HDL information at lsu_streaming.v(706): always construct contains both blocking and non-blocking assignments" {  } { { "embedded_computer_system/synthesis/submodules/lsu_streaming.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming.v" 706 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640375995148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_streaming.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995163 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_streaming.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_burst_master.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_burst_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_master " "Found entity 1: lsu_burst_read_master" {  } { { "embedded_computer_system/synthesis/submodules/lsu_burst_master.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_burst_master.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_bursting_load_stores.v(563) " "Verilog HDL information at lsu_bursting_load_stores.v(563): always construct contains both blocking and non-blocking assignments" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 563 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640375995182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(954) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(954): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 954 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375995183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(955) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(955): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 955 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375995184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1689) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1689): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 1689 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375995185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1690) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1690): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 1690 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375995185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995236 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995236 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995236 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995236 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 1096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995236 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 1260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995236 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v" 1675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_non_aligned_write.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995261 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "embedded_computer_system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_non_aligned_write.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "embedded_computer_system/synthesis/submodules/lsu_read_cache.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_read_cache.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "embedded_computer_system/synthesis/submodules/lsu_atomic.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_atomic.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "embedded_computer_system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_prefetch_block.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "embedded_computer_system/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_wide_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995342 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995342 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_bust_master " "Found entity 3: lsu_streaming_prefetch_avalon_bust_master" {  } { { "embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995398 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995398 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995398 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995398 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995398 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "embedded_computer_system/synthesis/submodules/acl_toggle_detect.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "embedded_computer_system/synthesis/submodules/acl_debug_mem.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_burst_coalesced_pipelined_write.sv(993) " "Verilog HDL information at lsu_burst_coalesced_pipelined_write.sv(993): always construct contains both blocking and non-blocking assignments" {  } { { "embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 993 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640375995430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_function_wrapper-normal " "Found design unit 1: result_buffer_function_wrapper-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995483 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_function_wrapper " "Found entity 1: result_buffer_function_wrapper" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_function-normal " "Found design unit 1: result_buffer_function-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995493 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_function " "Found entity 1: result_buffer_function" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_result_buffer_b0_runonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_result_buffer_b0_runonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_result_buffer_B0_runOnce-normal " "Found design unit 1: bb_result_buffer_B0_runOnce-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995501 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_result_buffer_B0_runOnce " "Found entity 1: bb_result_buffer_B0_runOnce" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_result_buffer_b0_runonce_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_result_buffer_b0_runonce_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_result_buffer_B0_runOnce_stall_region-normal " "Found design unit 1: bb_result_buffer_B0_runOnce_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995513 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_result_buffer_B0_runOnce_stall_region " "Found entity 1: bb_result_buffer_B0_runOnce_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_result_buffer0-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_result_buffer0-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995524 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_result_buffer0 " "Found entity 1: i_acl_pop_i1_wt_limpop_result_buffer0" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_result_buffer_reg-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_result_buffer_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995531 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_result_buffer_reg " "Found entity 1: i_acl_pop_i1_wt_limpop_result_buffer_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_result_buffer2-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_result_buffer2-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995542 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_result_buffer2 " "Found entity 1: i_acl_push_i1_wt_limpush_result_buffer2" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_result_buffer_reg-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_result_buffer_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995553 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_result_buffer_reg " "Found entity 1: i_acl_push_i1_wt_limpush_result_buffer_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_b0_runonce_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_b0_runonce_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_B0_runOnce_merge_reg-normal " "Found design unit 1: result_buffer_B0_runOnce_merge_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995561 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_B0_runOnce_merge_reg " "Found entity 1: result_buffer_B0_runOnce_merge_reg" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_b0_runonce_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_b0_runonce_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_B0_runOnce_branch-normal " "Found design unit 1: result_buffer_B0_runOnce_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_branch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995567 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_B0_runOnce_branch " "Found entity 1: result_buffer_B0_runOnce_branch" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_b0_runonce_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_b0_runonce_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_B0_runOnce_merge-normal " "Found design unit 1: result_buffer_B0_runOnce_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995573 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_B0_runOnce_merge " "Found entity 1: result_buffer_B0_runOnce_merge" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_result_buffer_b1_start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_result_buffer_b1_start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_result_buffer_B1_start-normal " "Found design unit 1: bb_result_buffer_B1_start-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995588 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_result_buffer_B1_start " "Found entity 1: bb_result_buffer_B1_start" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_result_buffer_b1_start_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_result_buffer_b1_start_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_result_buffer_B1_start_stall_region-normal " "Found design unit 1: bb_result_buffer_B1_start_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995605 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_result_buffer_B1_start_stall_region " "Found entity 1: bb_result_buffer_B1_start_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iord_bl_result_in_unnamed_result_buffea0z_result_buffer13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iord_bl_result_in_unnamed_result_buffea0z_result_buffer13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13-normal " "Found design unit 1: i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995619 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13 " "Found entity 1: i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer-normal " "Found design unit 1: i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995631 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer " "Found entity 1: i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_result_buffera0z_result_buffer10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_result_buffera0z_result_buffer10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10-normal " "Found design unit 1: i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995642 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10 " "Found entity 1: i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0a0zr_result_buffer4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0a0zr_result_buffer4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4-normal " "Found design unit 1: i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995654 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4 " "Found entity 1: i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_result_buffer6-normal " "Found design unit 1: i_acl_pipeline_keep_going_result_buffer6-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer6.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer6.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995666 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_result_buffer6 " "Found entity 1: i_acl_pipeline_keep_going_result_buffer6" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer6.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer6.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_result_buffer8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_result_buffer8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond_result_buffer8-normal " "Found design unit 1: i_acl_push_i1_notexitcond_result_buffer8-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_result_buffer8.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_result_buffer8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995680 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond_result_buffer8 " "Found entity 1: i_acl_push_i1_notexitcond_result_buffer8" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_result_buffer8.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_result_buffer8.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer-normal " "Found design unit 1: i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995692 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer " "Found entity 1: i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_buffera0z_result_buffer67.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_buffera0z_result_buffer67.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995706 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67 " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_buffera0zffer69_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_buffera0zffer69_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995720 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_buffera0zer_full_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_buffera0zer_full_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995726 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1a0z_result_buffer14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1a0z_result_buffer14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14-normal " "Found design unit 1: i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995749 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14 " "Found entity 1: i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_ada0z_result_buffer58.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_ada0z_result_buffer58.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58-normal " "Found design unit 1: i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995760 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58 " "Found entity 1: i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aa0z_result_buffer60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aa0z_result_buffer60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60-normal " "Found design unit 1: i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995771 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60 " "Found entity 1: i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_wt_entry_ra0z463b0c2463a0455u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_wt_entry_ra0z463b0c2463a0455u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u-normal " "Found design unit 1: floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u-normal" {  } { { "embedded_computer_system/synthesis/submodules/floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995785 ""} { "Info" "ISGN_ENTITY_NAME" "1 floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u " "Found entity 1: floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u" {  } { { "embedded_computer_system/synthesis/submodules/floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_store_memdep_result_buffer65-normal " "Found design unit 1: i_store_memdep_result_buffer65-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995798 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_store_memdep_result_buffer65 " "Found entity 1: i_store_memdep_result_buffer65" {  } { { "embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_result_buffer_sync_buffer_result_buffer62-normal " "Found design unit 1: i_syncbuf_result_buffer_sync_buffer_result_buffer62-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995807 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_result_buffer_sync_buffer_result_buffer62 " "Found entity 1: i_syncbuf_result_buffer_sync_buffer_result_buffer62" {  } { { "embedded_computer_system/synthesis/submodules/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_b1_start_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_b1_start_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_B1_start_merge_reg-normal " "Found design unit 1: result_buffer_B1_start_merge_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995817 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_B1_start_merge_reg " "Found entity 1: result_buffer_B1_start_merge_reg" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_do_unnamed_result_buffer1_result_buffer12-normal " "Found design unit 1: i_iord_bl_do_unnamed_result_buffer1_result_buffer12-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995825 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_do_unnamed_result_buffer1_result_buffer12 " "Found entity 1: i_iord_bl_do_unnamed_result_buffer1_result_buffer12" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_return_unnamed_result_buffer4_result_buffer68-normal " "Found design unit 1: i_iowr_bl_return_unnamed_result_buffer4_result_buffer68-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995832 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_return_unnamed_result_buffer4_result_buffer68 " "Found entity 1: i_iowr_bl_return_unnamed_result_buffer4_result_buffer68" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_b1_start_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_b1_start_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_B1_start_branch-normal " "Found design unit 1: result_buffer_B1_start_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B1_start_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_branch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995839 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_B1_start_branch " "Found entity 1: result_buffer_B1_start_branch" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B1_start_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_b1_start_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_b1_start_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_buffer_B1_start_merge-normal " "Found design unit 1: result_buffer_B1_start_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995845 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_B1_start_merge " "Found entity 1: result_buffer_B1_start_merge" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_result_buffer_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going_result_buffer_sr-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_sr.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995852 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_result_buffer_sr " "Found entity 1: i_acl_pipeline_keep_going_result_buffer_sr" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_sr.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_result_buffer_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going_result_buffer_valid_fifo-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995859 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_result_buffer_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going_result_buffer_valid_fifo" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "embedded_computer_system/synthesis/submodules/acl_avm_to_ic.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_mem1x.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/acl_mem1x.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mem1x " "Found entity 1: acl_mem1x" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995899 ""} { "Info" "ISGN_ENTITY_NAME" "2 _acl_mem1x_shiftreg " "Found entity 2: _acl_mem1x_shiftreg" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_mem_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_mem_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mem_staging_reg " "Found entity 1: acl_mem_staging_reg" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem_staging_reg.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem_staging_reg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ic_local_mem_router.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ic_local_mem_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_local_mem_router " "Found entity 1: acl_ic_local_mem_router" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_local_mem_router.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_local_mem_router.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_master_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_master_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640375995942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_master_endpoint " "Found entity 1: acl_ic_master_endpoint" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file embedded_computer_system/synthesis/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "embedded_computer_system/synthesis/submodules/acl_arb_intf.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995980 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "embedded_computer_system/synthesis/submodules/acl_arb_intf.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375995980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375995980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_intf.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996011 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_intf.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996011 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_master_intf " "Found entity 3: acl_ic_master_intf" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_intf.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_endpoint " "Found entity 1: acl_ic_slave_endpoint" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ic_slave_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ic_slave_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_rrp " "Found entity 1: acl_ic_slave_rrp" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_rrp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ic_slave_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ic_slave_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_wrp " "Found entity 1: acl_ic_slave_wrp" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_slave_wrp.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_wrp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/result_buffer_internal.v 3 3 " "Found 3 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/result_buffer_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_buffer_internal " "Found entity 1: result_buffer_internal" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996108 ""} { "Info" "ISGN_ENTITY_NAME" "2 result_buffer_internal_interconnect_0 " "Found entity 2: result_buffer_internal_interconnect_0" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996108 ""} { "Info" "ISGN_ENTITY_NAME" "3 result_buffer_internal_interconnect_1 " "Found entity 3: result_buffer_internal_interconnect_1" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embedded_computer_system_buffer_0-rtl " "Found design unit 1: embedded_computer_system_buffer_0-rtl" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996121 ""} { "Info" "ISGN_ENTITY_NAME" "1 embedded_computer_system_buffer_0 " "Found entity 1: embedded_computer_system_buffer_0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "embedded_computer_system/synthesis/submodules/acl_ffwdsrc.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ffwdsrc.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_function_wrapper-normal " "Found design unit 1: sample_buffer_function_wrapper-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996176 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_function_wrapper " "Found entity 1: sample_buffer_function_wrapper" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_function-normal " "Found design unit 1: sample_buffer_function-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996188 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_function " "Found entity 1: sample_buffer_function" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b2_sr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b2_sr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B2_sr_1-normal " "Found design unit 1: bb_sample_buffer_B2_sr_1-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_sr_1.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_sr_1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996195 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B2_sr_1 " "Found entity 1: bb_sample_buffer_B2_sr_1" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_sr_1.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_sr_1.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b3_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b3_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B3_sr_0-normal " "Found design unit 1: bb_sample_buffer_B3_sr_0-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_sr_0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_sr_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B3_sr_0 " "Found entity 1: bb_sample_buffer_B3_sr_0" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_sr_0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_sr_0.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b0_runonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b0_runonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B0_runOnce-normal " "Found design unit 1: bb_sample_buffer_B0_runOnce-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996210 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B0_runOnce " "Found entity 1: bb_sample_buffer_B0_runOnce" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b0_runonce_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b0_runonce_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B0_runOnce_stall_region-normal " "Found design unit 1: bb_sample_buffer_B0_runOnce_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996222 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B0_runOnce_stall_region " "Found entity 1: bb_sample_buffer_B0_runOnce_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_sample_buffer0-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_sample_buffer0-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996236 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_sample_buffer0 " "Found entity 1: i_acl_pop_i1_wt_limpop_sample_buffer0" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_sample_buffer_reg-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_sample_buffer_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996242 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_sample_buffer_reg " "Found entity 1: i_acl_pop_i1_wt_limpop_sample_buffer_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_sample_buffer2-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_sample_buffer2-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996256 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_sample_buffer2 " "Found entity 1: i_acl_push_i1_wt_limpush_sample_buffer2" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_sample_buffer_reg-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_sample_buffer_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996262 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_sample_buffer_reg " "Found entity 1: i_acl_push_i1_wt_limpush_sample_buffer_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b0_runonce_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b0_runonce_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B0_runOnce_merge_reg-normal " "Found design unit 1: sample_buffer_B0_runOnce_merge_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996270 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B0_runOnce_merge_reg " "Found entity 1: sample_buffer_B0_runOnce_merge_reg" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b0_runonce_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b0_runonce_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B0_runOnce_branch-normal " "Found design unit 1: sample_buffer_B0_runOnce_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_branch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996276 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B0_runOnce_branch " "Found entity 1: sample_buffer_B0_runOnce_branch" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b0_runonce_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b0_runonce_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B0_runOnce_merge-normal " "Found design unit 1: sample_buffer_B0_runOnce_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996283 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B0_runOnce_merge " "Found entity 1: sample_buffer_B0_runOnce_merge" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b1_start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b1_start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B1_start-normal " "Found design unit 1: bb_sample_buffer_B1_start-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996294 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B1_start " "Found entity 1: bb_sample_buffer_B1_start" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b1_start_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b1_start_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B1_start_stall_region-normal " "Found design unit 1: bb_sample_buffer_B1_start_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996306 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B1_start_stall_region " "Found entity 1: bb_sample_buffer_B1_start_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14-normal " "Found design unit 1: i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996314 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14 " "Found entity 1: i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer-normal " "Found design unit 1: i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996326 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer " "Found entity 1: i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_buffera0z_sample_buffer10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_buffera0z_sample_buffer10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10-normal " "Found design unit 1: i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_bufferA0Z_sample_buffer10.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_bufferA0Z_sample_buffer10.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996340 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10 " "Found entity 1: i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_bufferA0Z_sample_buffer10.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_bufferA0Z_sample_buffer10.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0a0zr_sample_buffer4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0a0zr_sample_buffer4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4-normal " "Found design unit 1: i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996355 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4 " "Found entity 1: i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going8_sample_buffer6-normal " "Found design unit 1: i_acl_pipeline_keep_going8_sample_buffer6-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996368 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going8_sample_buffer6 " "Found entity 1: i_acl_pipeline_keep_going8_sample_buffer6" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond9_sample_buffer8-normal " "Found design unit 1: i_acl_push_i1_notexitcond9_sample_buffer8-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996379 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond9_sample_buffer8 " "Found entity 1: i_acl_push_i1_notexitcond9_sample_buffer8" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_throttle_pop_sample_buffer12-normal " "Found design unit 1: i_acl_pop_i1_throttle_pop_sample_buffer12-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996390 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_throttle_pop_sample_buffer12 " "Found entity 1: i_acl_pop_i1_throttle_pop_sample_buffer12" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_throttle_pop_sample_buffer_reg-normal " "Found design unit 1: i_acl_pop_i1_throttle_pop_sample_buffer_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996397 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_throttle_pop_sample_buffer_reg " "Found entity 1: i_acl_pop_i1_throttle_pop_sample_buffer_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_sample_buffer2_sample_buffer17-normal " "Found design unit 1: i_ffwd_src_unnamed_sample_buffer2_sample_buffer17-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996404 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_sample_buffer2_sample_buffer17 " "Found entity 1: i_ffwd_src_unnamed_sample_buffer2_sample_buffer17" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_sample_buffer3_sample_buffer21-normal " "Found design unit 1: i_ffwd_src_unnamed_sample_buffer3_sample_buffer21-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996410 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_sample_buffer3_sample_buffer21 " "Found entity 1: i_ffwd_src_unnamed_sample_buffer3_sample_buffer21" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b1_start_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b1_start_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B1_start_merge_reg-normal " "Found design unit 1: sample_buffer_B1_start_merge_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996417 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B1_start_merge_reg " "Found entity 1: sample_buffer_B1_start_merge_reg" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b1_start_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b1_start_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B1_start_branch-normal " "Found design unit 1: sample_buffer_B1_start_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_branch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996424 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B1_start_branch " "Found entity 1: sample_buffer_B1_start_branch" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b1_start_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b1_start_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B1_start_merge-normal " "Found design unit 1: sample_buffer_B1_start_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996431 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B1_start_merge " "Found entity 1: sample_buffer_B1_start_merge" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B2-normal " "Found design unit 1: bb_sample_buffer_B2-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996442 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B2 " "Found entity 1: bb_sample_buffer_B2" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b2_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b2_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B2_stall_region-normal " "Found design unit 1: bb_sample_buffer_B2_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996458 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B2_stall_region " "Found entity 1: bb_sample_buffer_B2_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffa0z_sample_buffer74.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffa0z_sample_buffer74.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74-normal " "Found design unit 1: i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffA0Z_sample_buffer74.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffA0Z_sample_buffer74.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996472 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74 " "Found entity 1: i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffA0Z_sample_buffer74.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffA0Z_sample_buffer74.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_a0z11_sample_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_a0z11_sample_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer-normal " "Found design unit 1: i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996485 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer " "Found entity 1: i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_a0z_sample_buffer73.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_a0z_sample_buffer73.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73-normal " "Found design unit 1: i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996497 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73 " "Found entity 1: i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_a0zffer78_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_a0zffer78_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo-normal " "Found design unit 1: i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zffer78_data_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zffer78_data_fifo.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996507 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo " "Found entity 1: i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zffer78_data_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zffer78_data_fifo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_a0zer_full_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_a0zer_full_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector-normal " "Found design unit 1: i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zer_full_detector.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zer_full_detector.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996518 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector " "Found entity 1: i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zer_full_detector.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zer_full_detector.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qa0z_sample_buffer23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qa0z_sample_buffer23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23-normal " "Found design unit 1: i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996533 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23 " "Found entity 1: i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_sample_buffer29-normal " "Found design unit 1: i_acl_pipeline_keep_going_sample_buffer29-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996548 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_sample_buffer29 " "Found entity 1: i_acl_pipeline_keep_going_sample_buffer29" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_i_05_pop7_sample_buffer44-normal " "Found design unit 1: i_acl_pop_i32_i_05_pop7_sample_buffer44-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996560 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_i_05_pop7_sample_buffer44 " "Found entity 1: i_acl_pop_i32_i_05_pop7_sample_buffer44" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42-normal " "Found design unit 1: i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996574 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42 " "Found entity 1: i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i4_cleanups_pop9_sample_buffer25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i4_cleanups_pop9_sample_buffer25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i4_cleanups_pop9_sample_buffer25-normal " "Found design unit 1: i_acl_pop_i4_cleanups_pop9_sample_buffer25-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i4_cleanups_pop9_sample_buffer25.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i4_cleanups_pop9_sample_buffer25.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996588 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i4_cleanups_pop9_sample_buffer25 " "Found entity 1: i_acl_pop_i4_cleanups_pop9_sample_buffer25" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i4_cleanups_pop9_sample_buffer25.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i4_cleanups_pop9_sample_buffer25.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i4_initerations_pop8_sample_buffer31-normal " "Found design unit 1: i_acl_pop_i4_initerations_pop8_sample_buffer31-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996601 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i4_initerations_pop8_sample_buffer31 " "Found entity 1: i_acl_pop_i4_initerations_pop8_sample_buffer31" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_lastiniteration_sample_buffer38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_lastiniteration_sample_buffer38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_lastiniteration_sample_buffer38-normal " "Found design unit 1: i_acl_push_i1_lastiniteration_sample_buffer38-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_lastiniteration_sample_buffer38.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_lastiniteration_sample_buffer38.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996613 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_lastiniteration_sample_buffer38 " "Found entity 1: i_acl_push_i1_lastiniteration_sample_buffer38" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_lastiniteration_sample_buffer38.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_lastiniteration_sample_buffer38.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond_sample_buffer68-normal " "Found design unit 1: i_acl_push_i1_notexitcond_sample_buffer68-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996624 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond_sample_buffer68 " "Found entity 1: i_acl_push_i1_notexitcond_sample_buffer68" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_i_05_push7_sample_buffer60-normal " "Found design unit 1: i_acl_push_i32_i_05_push7_sample_buffer60-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996635 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_i_05_push7_sample_buffer60 " "Found entity 1: i_acl_push_i32_i_05_push7_sample_buffer60" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63-normal " "Found design unit 1: i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996649 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63 " "Found entity 1: i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i4_cleanups_push9_sample_buffer71.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i4_cleanups_push9_sample_buffer71.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i4_cleanups_push9_sample_buffer71-normal " "Found design unit 1: i_acl_push_i4_cleanups_push9_sample_buffer71-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i4_cleanups_push9_sample_buffer71.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i4_cleanups_push9_sample_buffer71.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996661 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i4_cleanups_push9_sample_buffer71 " "Found entity 1: i_acl_push_i4_cleanups_push9_sample_buffer71" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i4_cleanups_push9_sample_buffer71.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i4_cleanups_push9_sample_buffer71.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i4_initerations_push8_sample_buffer34-normal " "Found design unit 1: i_acl_push_i4_initerations_push8_sample_buffer34-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996674 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i4_initerations_push8_sample_buffer34 " "Found entity 1: i_acl_push_i4_initerations_push8_sample_buffer34" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65-normal " "Found design unit 1: i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996687 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65 " "Found entity 1: i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58-normal " "Found design unit 1: i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996693 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58 " "Found entity 1: i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49-normal " "Found design unit 1: i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996707 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49 " "Found entity 1: i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40-normal " "Found design unit 1: i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996720 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40 " "Found entity 1: i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_load_unnamed_sample_buffer5_sample_buffer51-normal " "Found design unit 1: i_load_unnamed_sample_buffer5_sample_buffer51-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996732 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_load_unnamed_sample_buffer5_sample_buffer51 " "Found entity 1: i_load_unnamed_sample_buffer5_sample_buffer51" {  } { { "embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_syncbuf_sample_buffer_sync_buffer_sample_buffer46.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_syncbuf_sample_buffer_sync_buffer_sample_buffer46.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_sample_buffer_sync_buffer_sample_buffer46-normal " "Found design unit 1: i_syncbuf_sample_buffer_sync_buffer_sample_buffer46-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_syncbuf_sample_buffer_sync_buffer_sample_buffer46.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_syncbuf_sample_buffer_sync_buffer_sample_buffer46.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996738 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_sample_buffer_sync_buffer_sample_buffer46 " "Found entity 1: i_syncbuf_sample_buffer_sync_buffer_sample_buffer46" {  } { { "embedded_computer_system/synthesis/submodules/i_syncbuf_sample_buffer_sync_buffer_sample_buffer46.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_syncbuf_sample_buffer_sync_buffer_sample_buffer46.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b2_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b2_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B2_merge_reg-normal " "Found design unit 1: sample_buffer_B2_merge_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996744 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B2_merge_reg " "Found entity 1: sample_buffer_B2_merge_reg" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b2_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b2_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B2_branch-normal " "Found design unit 1: sample_buffer_B2_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B2_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_branch.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996751 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B2_branch " "Found entity 1: sample_buffer_B2_branch" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B2_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b2_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b2_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B2_merge-normal " "Found design unit 1: sample_buffer_B2_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996759 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B2_merge " "Found entity 1: sample_buffer_B2_merge" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B3-normal " "Found design unit 1: bb_sample_buffer_B3-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996771 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B3 " "Found entity 1: bb_sample_buffer_B3" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/bb_sample_buffer_b3_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/bb_sample_buffer_b3_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_sample_buffer_B3_stall_region-normal " "Found design unit 1: bb_sample_buffer_B3_stall_region-normal" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996787 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_sample_buffer_B3_stall_region " "Found entity 1: bb_sample_buffer_B3_stall_region" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_throttle_push_sample_buffer76-normal " "Found design unit 1: i_acl_push_i1_throttle_push_sample_buffer76-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996800 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_throttle_push_sample_buffer76 " "Found entity 1: i_acl_push_i1_throttle_push_sample_buffer76" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_throttle_push_sample_buffer_reg-normal " "Found design unit 1: i_acl_push_i1_throttle_push_sample_buffer_reg-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer_reg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996806 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_throttle_push_sample_buffer_reg " "Found entity 1: i_acl_push_i1_throttle_push_sample_buffer_reg" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer_reg.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer_reg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75-normal " "Found design unit 1: i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996814 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75 " "Found entity 1: i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b3_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b3_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B3_branch-normal " "Found design unit 1: sample_buffer_B3_branch-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B3_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B3_branch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996820 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B3_branch " "Found entity 1: sample_buffer_B3_branch" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B3_branch.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B3_branch.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_b3_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_b3_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_buffer_B3_merge-normal " "Found design unit 1: sample_buffer_B3_merge-normal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B3_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B3_merge.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996831 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_B3_merge " "Found entity 1: sample_buffer_B3_merge" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_B3_merge.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B3_merge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going8_sample_buffer_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going8_sample_buffer_sr-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_sr.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996838 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going8_sample_buffer_sr " "Found entity 1: i_acl_pipeline_keep_going8_sample_buffer_sr" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_sr.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going8_sample_buffer_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going8_sample_buffer_valid_fifo-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996849 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going8_sample_buffer_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going8_sample_buffer_valid_fifo" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_sample_buffer_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going_sample_buffer_sr-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_sr.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996855 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_sample_buffer_sr " "Found entity 1: i_acl_pipeline_keep_going_sample_buffer_sr" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_sr.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_sr.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_sample_buffer_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going_sample_buffer_valid_fifo-normal" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_valid_fifo.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996863 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_sample_buffer_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going_sample_buffer_valid_fifo" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_valid_fifo.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_valid_fifo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loop_limiter_sample_buffer0-normal " "Found design unit 1: loop_limiter_sample_buffer0-normal" {  } { { "embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996870 ""} { "Info" "ISGN_ENTITY_NAME" "1 loop_limiter_sample_buffer0 " "Found entity 1: loop_limiter_sample_buffer0" {  } { { "embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v 3 3 " "Found 3 design units, including 3 entities, in source file embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_buffer_internal " "Found entity 1: sample_buffer_internal" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996927 ""} { "Info" "ISGN_ENTITY_NAME" "2 sample_buffer_internal_interconnect_0 " "Found entity 2: sample_buffer_internal_interconnect_0" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996927 ""} { "Info" "ISGN_ENTITY_NAME" "3 sample_buffer_internal_interconnect_1 " "Found entity 3: sample_buffer_internal_interconnect_1" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/vga_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/vga_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_IP-rtl " "Found design unit 1: VGA_IP-rtl" {  } { { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996939 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP " "Found entity 1: VGA_IP" {  } { { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/vhdl_dualport_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/vhdl_dualport_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_DUALPORT_RAM-rtl " "Found design unit 1: VHDL_DUALPORT_RAM-rtl" {  } { { "embedded_computer_system/synthesis/submodules/VHDL_DUALPORT_RAM.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VHDL_DUALPORT_RAM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996945 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_DUALPORT_RAM " "Found entity 1: VHDL_DUALPORT_RAM" {  } { { "embedded_computer_system/synthesis/submodules/VHDL_DUALPORT_RAM.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VHDL_DUALPORT_RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-SYN " "Found design unit 1: clock_divider-SYN" {  } { { "embedded_computer_system/synthesis/submodules/clock_divider.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996958 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "embedded_computer_system/synthesis/submodules/clock_divider.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-rtl " "Found design unit 1: vga_sync-rtl" {  } { { "embedded_computer_system/synthesis/submodules/vga_sync.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/vga_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996964 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "embedded_computer_system/synthesis/submodules/vga_sync.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/timer_hw_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/timer_hw_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER_HW_IP-rtl " "Found design unit 1: TIMER_HW_IP-rtl" {  } { { "embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996970 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER_HW_IP " "Found entity 1: TIMER_HW_IP" {  } { { "embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_computer_system/synthesis/submodules/timer_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embedded_computer_system/synthesis/submodules/timer_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_top-rtl " "Found design unit 1: timer_top-rtl" {  } { { "embedded_computer_system/synthesis/submodules/timer_top.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/timer_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996983 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_top " "Found entity 1: timer_top" {  } { { "embedded_computer_system/synthesis/submodules/timer_top.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/timer_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "case_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file case_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CASE_4-rtl " "Found design unit 1: CASE_4-rtl" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996992 ""} { "Info" "ISGN_ENTITY_NAME" "1 CASE_4 " "Found entity 1: CASE_4" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640375996992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640375996992 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_computer_system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at embedded_computer_system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640375997212 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_computer_system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at embedded_computer_system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640375997212 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_computer_system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at embedded_computer_system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640375997212 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_computer_system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at embedded_computer_system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640375997214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CASE_4 " "Elaborating entity \"CASE_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640376002111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system embedded_computer_system:inst_embedded_computer_system " "Elaborating entity \"embedded_computer_system\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\"" {  } { { "CASE_4.vhd" "inst_embedded_computer_system" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER_HW_IP embedded_computer_system:inst_embedded_computer_system\|TIMER_HW_IP:timer_hw_ip_0 " "Elaborating entity \"TIMER_HW_IP\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|TIMER_HW_IP:timer_hw_ip_0\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "timer_hw_ip_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002282 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_reg TIMER_HW_IP.vhd(62) " "VHDL Process Statement warning at TIMER_HW_IP.vhd(62): signal \"data_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640376002286 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|TIMER_HW_IP:timer_hw_ip_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_top embedded_computer_system:inst_embedded_computer_system\|TIMER_HW_IP:timer_hw_ip_0\|timer_top:timer_function " "Elaborating entity \"timer_top\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|TIMER_HW_IP:timer_hw_ip_0\|timer_top:timer_function\"" {  } { { "embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" "timer_function" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_IP embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0 " "Elaborating entity \"VGA_IP\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "vga_ip_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_DUALPORT_RAM embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE " "Elaborating entity \"VHDL_DUALPORT_RAM\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\"" {  } { { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "inst_DRAM_TEMPLATE" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|vga_sync:U2 " "Elaborating entity \"vga_sync\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|vga_sync:U2\"" {  } { { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "U2" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider " "Elaborating entity \"clock_divider\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\"" {  } { { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "inst_clock_divider" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\"" {  } { { "embedded_computer_system/synthesis/submodules/clock_divider.vhd" "altpll_component" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\"" {  } { { "embedded_computer_system/synthesis/submodules/clock_divider.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376002990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_divider " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_divider\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376002992 ""}  } { { "embedded_computer_system/synthesis/submodules/clock_divider.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376002992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_divider_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_altpll " "Found entity 1: clock_divider_altpll" {  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376003187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376003187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_altpll embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated " "Elaborating entity \"clock_divider_altpll\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_buffer_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0 " "Elaborating entity \"embedded_computer_system_buffer_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "buffer_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_internal embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst " "Elaborating entity \"sample_buffer_internal\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd" "sample_buffer_internal_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003518 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003543 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003543 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003543 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_readdata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_readdata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003543 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_arb_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_arb_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003544 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_arb_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_arb_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003544 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_arb_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_arb_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003544 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_rrp_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_rrp_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376003544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_function_wrapper embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal " "Elaborating entity \"sample_buffer_function_wrapper\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "sample_buffer_internal" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample_buffer_permute_address_i_addr sample_buffer_function_wrapper.vhd(219) " "Verilog HDL or VHDL warning at sample_buffer_function_wrapper.vhd(219): object \"sample_buffer_permute_address_i_addr\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376003622 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|lsu_permute_address:thesample_buffer_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|lsu_permute_address:thesample_buffer_permute_address\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" "thesample_buffer_permute_address" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_function embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function " "Elaborating entity \"sample_buffer_function\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" "thesample_buffer_function" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going8_sample_buffer_valid_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going8_sample_buffer_valid_fifo:thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going8_sample_buffer_valid_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going8_sample_buffer_valid_fifo:thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going8_sample_buffer_valid_fifo:thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going8_sample_buffer_valid_fifo:thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd" "thei_acl_pipeline_keep_going8_sample_buffer_valid_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_sample_buffer_valid_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going_sample_buffer_valid_fifo:thei_acl_pipeline_keep_going_sample_buffer_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going_sample_buffer_valid_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going_sample_buffer_valid_fifo:thei_acl_pipeline_keep_going_sample_buffer_valid_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thei_acl_pipeline_keep_going_sample_buffer_valid_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B3_sr_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3_sr_0:thebb_sample_buffer_B3_sr_0_aunroll_x " "Elaborating entity \"bb_sample_buffer_B3_sr_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3_sr_0:thebb_sample_buffer_B3_sr_0_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thebb_sample_buffer_B3_sr_0_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_sample_buffer_sr embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going_sample_buffer_sr:thei_acl_pipeline_keep_going_sample_buffer_sr " "Elaborating entity \"i_acl_pipeline_keep_going_sample_buffer_sr\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going_sample_buffer_sr:thei_acl_pipeline_keep_going_sample_buffer_sr\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thei_acl_pipeline_keep_going_sample_buffer_sr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376003969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B2 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2 " "Elaborating entity \"bb_sample_buffer_B2\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thebb_sample_buffer_B2" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B2_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|sample_buffer_B2_branch:thesample_buffer_B2_branch " "Elaborating entity \"sample_buffer_B2_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|sample_buffer_B2_branch:thesample_buffer_B2_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" "thesample_buffer_B2_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B2_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|sample_buffer_B2_merge:thesample_buffer_B2_merge " "Elaborating entity \"sample_buffer_B2_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|sample_buffer_B2_merge:thesample_buffer_B2_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" "thesample_buffer_B2_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B2_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region " "Elaborating entity \"bb_sample_buffer_B2_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" "thebb_sample_buffer_B2_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B2_merge_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|sample_buffer_B2_merge_reg:thesample_buffer_B2_merge_reg_aunroll_x " "Elaborating entity \"sample_buffer_B2_merge_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|sample_buffer_B2_merge_reg:thesample_buffer_B2_merge_reg_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" "thesample_buffer_B2_merge_reg_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74:thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x " "Elaborating entity \"i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74:thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" "thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74:thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer74:thei_iowr_bl_sample_out_unnamed_sample_buffer6_sample_buffer_aunroll_x\|st_write:theiowr\"" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffA0Z_sample_buffer74.vhd" "theiowr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffA0Z_sample_buffer74.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x " "Elaborating entity \"i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" "thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" "thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65:thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer " "Elaborating entity \"i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65:thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65:thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer\|acl_dspba_buffer:thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer66 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65:thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer\|acl_dspba_buffer:thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer66\"" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd" "thei_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer66" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40:thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer " "Elaborating entity \"i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40:thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40:thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer\|acl_dspba_buffer:thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer41 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40:thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer\|acl_dspba_buffer:thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer41\"" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd" "thei_ffwd_dst_unnamed_sample_buffer4_sample_buffer41" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376004963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer " "Elaborating entity \"i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd" "thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64\|acl_data_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376005079 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer|acl_push:thei_acl_push_i33_fpgaindvars_iv_push6_sample_buffer64|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42:thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer " "Elaborating entity \"i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42:thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42:thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer\|acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer43 " "Elaborating entity \"acl_pop\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42:thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer\|acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer43\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd" "thei_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer43" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond_sample_buffer68 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer " "Elaborating entity \"i_acl_push_i1_notexitcond_sample_buffer68\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_push_i1_notexitcond_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd" "thei_acl_push_i1_notexitcond_sample_buffer69" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69\|acl_data_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_notexitcond_sample_buffer68:thei_acl_push_i1_notexitcond_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond_sample_buffer69\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i4_initerations_push8_sample_buffer34 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer " "Elaborating entity \"i_acl_push_i4_initerations_push8_sample_buffer34\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_push_i4_initerations_push8_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer\|acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer\|acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd" "thei_acl_push_i4_initerations_push8_sample_buffer35" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer\|acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer\|acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35\|acl_data_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376005395 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i4_initerations_push8_sample_buffer34:thei_acl_push_i4_initerations_push8_sample_buffer|acl_push:thei_acl_push_i4_initerations_push8_sample_buffer35|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i4_initerations_pop8_sample_buffer31 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i4_initerations_pop8_sample_buffer31:thei_acl_pop_i4_initerations_pop8_sample_buffer " "Elaborating entity \"i_acl_pop_i4_initerations_pop8_sample_buffer31\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i4_initerations_pop8_sample_buffer31:thei_acl_pop_i4_initerations_pop8_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_pop_i4_initerations_pop8_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i4_initerations_pop8_sample_buffer31:thei_acl_pop_i4_initerations_pop8_sample_buffer\|acl_pop:thei_acl_pop_i4_initerations_pop8_sample_buffer32 " "Elaborating entity \"acl_pop\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i4_initerations_pop8_sample_buffer31:thei_acl_pop_i4_initerations_pop8_sample_buffer\|acl_pop:thei_acl_pop_i4_initerations_pop8_sample_buffer32\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd" "thei_acl_pop_i4_initerations_pop8_sample_buffer32" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_lastiniteration_sample_buffer38 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_lastiniteration_sample_buffer38:thei_acl_push_i1_lastiniteration_sample_buffer " "Elaborating entity \"i_acl_push_i1_lastiniteration_sample_buffer38\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i1_lastiniteration_sample_buffer38:thei_acl_push_i1_lastiniteration_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_push_i1_lastiniteration_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_sample_buffer29 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer " "Elaborating entity \"i_acl_pipeline_keep_going_sample_buffer29\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_pipeline_keep_going_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30 " "Elaborating entity \"acl_pipeline\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" "thei_acl_pipeline_keep_going_sample_buffer30" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30\|acl_pop:pop1\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_pipeline.v" "pop1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pipeline.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30\|acl_push:push\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_pipeline.v" "push" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pipeline.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30\|acl_push:push\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going_sample_buffer30\|acl_push:push\|acl_staging_reg:staging_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "staging_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pipeline_keep_going_sample_buffer29:thei_acl_pipeline_keep_going_sample_buffer\|acl_dspba_buffer:thepassthru\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" "thepassthru" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i4_cleanups_push9_sample_buffer71 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_cleanups_push9_sample_buffer71:thei_acl_push_i4_cleanups_push9_sample_buffer " "Elaborating entity \"i_acl_push_i4_cleanups_push9_sample_buffer71\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i4_cleanups_push9_sample_buffer71:thei_acl_push_i4_cleanups_push9_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_push_i4_cleanups_push9_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i4_cleanups_pop9_sample_buffer25 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i4_cleanups_pop9_sample_buffer25:thei_acl_pop_i4_cleanups_pop9_sample_buffer " "Elaborating entity \"i_acl_pop_i4_cleanups_pop9_sample_buffer25\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i4_cleanups_pop9_sample_buffer25:thei_acl_pop_i4_cleanups_pop9_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_pop_i4_cleanups_pop9_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49:thei_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer " "Elaborating entity \"i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49:thei_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_i_05_push7_sample_buffer60 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer " "Elaborating entity \"i_acl_push_i32_i_05_push7_sample_buffer60\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_push_i32_i_05_push7_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376005973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer\|acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer\|acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd" "thei_acl_push_i32_i_05_push7_sample_buffer61" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer\|acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer\|acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61\|acl_data_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376006038 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_acl_push_i32_i_05_push7_sample_buffer60:thei_acl_push_i32_i_05_push7_sample_buffer|acl_push:thei_acl_push_i32_i_05_push7_sample_buffer61|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_i_05_pop7_sample_buffer44 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i32_i_05_pop7_sample_buffer44:thei_acl_pop_i32_i_05_pop7_sample_buffer " "Elaborating entity \"i_acl_pop_i32_i_05_pop7_sample_buffer44\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i32_i_05_pop7_sample_buffer44:thei_acl_pop_i32_i_05_pop7_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_acl_pop_i32_i_05_pop7_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i32_i_05_pop7_sample_buffer44:thei_acl_pop_i32_i_05_pop7_sample_buffer\|acl_pop:thei_acl_pop_i32_i_05_pop7_sample_buffer45 " "Elaborating entity \"acl_pop\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_acl_pop_i32_i_05_pop7_sample_buffer44:thei_acl_pop_i32_i_05_pop7_sample_buffer\|acl_pop:thei_acl_pop_i32_i_05_pop7_sample_buffer45\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd" "thei_acl_pop_i32_i_05_pop7_sample_buffer45" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_sample_buffer_sync_buffer_sample_buffer46 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_syncbuf_sample_buffer_sync_buffer_sample_buffer46:thei_syncbuf_sample_buffer_sync_buffer_sample_buffer " "Elaborating entity \"i_syncbuf_sample_buffer_sync_buffer_sample_buffer46\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_syncbuf_sample_buffer_sync_buffer_sample_buffer46:thei_syncbuf_sample_buffer_sync_buffer_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_syncbuf_sample_buffer_sync_buffer_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_load_unnamed_sample_buffer5_sample_buffer51 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer " "Elaborating entity \"i_load_unnamed_sample_buffer5_sample_buffer51\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_load_unnamed_sample_buffer5_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52 " "Elaborating entity \"lsu_top\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\"" {  } { { "embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd" "thei_load_unnamed_sample_buffer5_sample_buffer52" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "pulse_extender" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376006377 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376006378 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006398 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376006399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_permute_address:u_permute_address\"" {  } { { "embedded_computer_system/synthesis/submodules/lsu_top.v" "u_permute_address" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read\"" {  } { { "embedded_computer_system/synthesis/submodules/lsu_top.v" "pipelined_read" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_pipelined.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_load_unnamed_sample_buffer5_sample_buffer51:thei_load_unnamed_sample_buffer5_sample_buffer\|lsu_top:thei_load_unnamed_sample_buffer5_sample_buffer52\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006561 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376006563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_5 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_5\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "redist3_sync_in_aunroll_x_in_i_valid_5" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|dspba_delay:i_masked_sample_buffer_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|dspba_delay:i_masked_sample_buffer_delay\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "i_masked_sample_buffer_delay" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|dspba_delay:redist1_i_masked_sample_buffer_q_5 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|dspba_delay:redist1_i_masked_sample_buffer_q_5\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "redist1_i_masked_sample_buffer_q_5" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58:thei_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer " "Elaborating entity \"i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23:thei_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer23_aunroll_x\|i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58:thei_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" "thei_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" "thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" "thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zffer78_data_fifo.vhd" "thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zffer78_data_fifo.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376006917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376007575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376007586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376007586 ""}  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376007586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d961 " "Found entity 1: scfifo_d961" {  } { { "db/scfifo_d961.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_d961.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376007755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376007755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d961 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated " "Elaborating entity \"scfifo_d961\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376007771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7c31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7c31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7c31 " "Found entity 1: a_dpfifo_7c31" {  } { { "db/a_dpfifo_7c31.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_7c31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376007847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376007847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7c31 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo " "Elaborating entity \"a_dpfifo_7c31\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\"" {  } { { "db/scfifo_d961.tdf" "dpfifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_d961.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376007874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlg1 " "Found entity 1: altsyncram_hlg1" {  } { { "db/altsyncram_hlg1.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_hlg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376008004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376008004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlg1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|altsyncram_hlg1:FIFOram " "Elaborating entity \"altsyncram_hlg1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|altsyncram_hlg1:FIFOram\"" {  } { { "db/a_dpfifo_7c31.tdf" "FIFOram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_7c31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_778.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_778.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_778 " "Found entity 1: cmpr_778" {  } { { "db/cmpr_778.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cmpr_778.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376008190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376008190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cmpr_778:almost_full_comparer " "Elaborating entity \"cmpr_778\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cmpr_778:almost_full_comparer\"" {  } { { "db/a_dpfifo_7c31.tdf" "almost_full_comparer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_7c31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cmpr_778:three_comparison " "Elaborating entity \"cmpr_778\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cmpr_778:three_comparison\"" {  } { { "db/a_dpfifo_7c31.tdf" "three_comparison" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_7c31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cntr_k2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376008406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376008406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cntr_k2b:rd_ptr_msb " "Elaborating entity \"cntr_k2b\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cntr_k2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7c31.tdf" "rd_ptr_msb" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_7c31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_137.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_137.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_137 " "Found entity 1: cntr_137" {  } { { "db/cntr_137.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cntr_137.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376008562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376008562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_137 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cntr_137:usedw_counter " "Elaborating entity \"cntr_137\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cntr_137:usedw_counter\"" {  } { { "db/a_dpfifo_7c31.tdf" "usedw_counter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_7c31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l2b " "Found entity 1: cntr_l2b" {  } { { "db/cntr_l2b.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cntr_l2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376008730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376008730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l2b embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cntr_l2b:wr_ptr " "Elaborating entity \"cntr_l2b\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Ze_buffer78_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer78_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer79\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_d961:auto_generated\|a_dpfifo_7c31:dpfifo\|cntr_l2b:wr_ptr\"" {  } { { "db/a_dpfifo_7c31.tdf" "wr_ptr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_7c31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector " "Elaborating entity \"i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" "thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2:thebb_sample_buffer_B2\|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region\|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zer_full_detector.vhd" "thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zer_full_detector.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376008940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(144) " "Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_full_detector.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376008943 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(155) " "Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_full_detector.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376008944 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(157) " "Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_full_detector.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376008944 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B2:thebb_sample_buffer_B2|bb_sample_buffer_B2_stall_region:thebb_sample_buffer_B2_stall_region|i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer:thei_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_enter11_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer73:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_A0Zbuffer_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_z_exit_sample_buffer_c0_exit13_sample_buffer_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B2_sr_1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2_sr_1:thebb_sample_buffer_B2_sr_1_aunroll_x " "Elaborating entity \"bb_sample_buffer_B2_sr_1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B2_sr_1:thebb_sample_buffer_B2_sr_1_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thebb_sample_buffer_B2_sr_1_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_limiter_sample_buffer0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0 " "Elaborating entity \"loop_limiter_sample_buffer0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "theloop_limiter_sample_buffer0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0\|acl_loop_limiter:thelimiter\"" {  } { { "embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd" "thelimiter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(69) " "Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376009149 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(70) " "Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376009149 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(101) " "Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376009150 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|loop_limiter_sample_buffer0:theloop_limiter_sample_buffer0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going8_sample_buffer_sr embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going8_sample_buffer_sr:thei_acl_pipeline_keep_going8_sample_buffer_sr " "Elaborating entity \"i_acl_pipeline_keep_going8_sample_buffer_sr\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|i_acl_pipeline_keep_going8_sample_buffer_sr:thei_acl_pipeline_keep_going8_sample_buffer_sr\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thei_acl_pipeline_keep_going8_sample_buffer_sr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B3 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3 " "Elaborating entity \"bb_sample_buffer_B3\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thebb_sample_buffer_B3" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B3_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|sample_buffer_B3_merge:thesample_buffer_B3_merge " "Elaborating entity \"sample_buffer_B3_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|sample_buffer_B3_merge:thesample_buffer_B3_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" "thesample_buffer_B3_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B3_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|sample_buffer_B3_branch:thesample_buffer_B3_branch " "Elaborating entity \"sample_buffer_B3_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|sample_buffer_B3_branch:thesample_buffer_B3_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" "thesample_buffer_B3_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B3_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region " "Elaborating entity \"bb_sample_buffer_B3_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" "thebb_sample_buffer_B3_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75:thei_iowr_nb_return_unnamed_sample_buffer7_sample_buffer " "Elaborating entity \"i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75:thei_iowr_nb_return_unnamed_sample_buffer7_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" "thei_iowr_nb_return_unnamed_sample_buffer7_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75:thei_iowr_nb_return_unnamed_sample_buffer7_sample_buffer\|st_write:theiowr_nb " "Elaborating entity \"st_write\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75:thei_iowr_nb_return_unnamed_sample_buffer7_sample_buffer\|st_write:theiowr_nb\"" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd" "theiowr_nb" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_throttle_push_sample_buffer76 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer " "Elaborating entity \"i_acl_push_i1_throttle_push_sample_buffer76\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" "thei_acl_push_i1_throttle_push_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" "thei_acl_push_i1_throttle_push_sample_buffer77" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77\|acl_token_fifo_counter:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_throttle_push_sample_buffer_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|i_acl_push_i1_throttle_push_sample_buffer_reg:thei_acl_push_i1_throttle_push_sample_buffer_reg " "Elaborating entity \"i_acl_push_i1_throttle_push_sample_buffer_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|i_acl_push_i1_throttle_push_sample_buffer_reg:thei_acl_push_i1_throttle_push_sample_buffer_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" "thei_acl_push_i1_throttle_push_sample_buffer_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B1_start embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start " "Elaborating entity \"bb_sample_buffer_B1_start\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thebb_sample_buffer_B1_start" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B1_start_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|sample_buffer_B1_start_merge:thesample_buffer_B1_start_merge " "Elaborating entity \"sample_buffer_B1_start_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|sample_buffer_B1_start_merge:thesample_buffer_B1_start_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" "thesample_buffer_B1_start_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B1_start_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|sample_buffer_B1_start_branch:thesample_buffer_B1_start_branch " "Elaborating entity \"sample_buffer_B1_start_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|sample_buffer_B1_start_branch:thesample_buffer_B1_start_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" "thesample_buffer_B1_start_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B1_start_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region " "Elaborating entity \"bb_sample_buffer_B1_start_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" "thebb_sample_buffer_B1_start_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_sample_buffer2_sample_buffer17 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer2_sample_buffer17:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer " "Elaborating entity \"i_ffwd_src_unnamed_sample_buffer2_sample_buffer17\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer2_sample_buffer17:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "thei_ffwd_src_unnamed_sample_buffer2_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer2_sample_buffer17:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer\|acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer18 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer2_sample_buffer17:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer\|acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer2_sample_buffer18\"" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd" "thei_ffwd_src_unnamed_sample_buffer2_sample_buffer18" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_sample_buffer3_sample_buffer21 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer3_sample_buffer21:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer " "Elaborating entity \"i_ffwd_src_unnamed_sample_buffer3_sample_buffer21\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer3_sample_buffer21:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "thei_ffwd_src_unnamed_sample_buffer3_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376009955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer3_sample_buffer21:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer\|acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer22 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_ffwd_src_unnamed_sample_buffer3_sample_buffer21:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer\|acl_ffwdsrc:thei_ffwd_src_unnamed_sample_buffer3_sample_buffer22\"" {  } { { "embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd" "thei_ffwd_src_unnamed_sample_buffer3_sample_buffer22" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x " "Elaborating entity \"i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" "thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going8_sample_buffer6 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_pipeline_keep_going8_sample_buffer6:thei_acl_pipeline_keep_going8_sample_buffer " "Elaborating entity \"i_acl_pipeline_keep_going8_sample_buffer6\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_pipeline_keep_going8_sample_buffer6:thei_acl_pipeline_keep_going8_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" "thei_acl_pipeline_keep_going8_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_pipeline_keep_going8_sample_buffer6:thei_acl_pipeline_keep_going8_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going8_sample_buffer7 " "Elaborating entity \"acl_pipeline\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_pipeline_keep_going8_sample_buffer6:thei_acl_pipeline_keep_going8_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going8_sample_buffer7\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd" "thei_acl_pipeline_keep_going8_sample_buffer7" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010177 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(51) " "Output port \"data_out\" at acl_pipeline.v(51) has no driver" {  } { { "embedded_computer_system/synthesis/submodules/acl_pipeline.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pipeline.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640376010178 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x|i_acl_pipeline_keep_going8_sample_buffer6:thei_acl_pipeline_keep_going8_sample_buffer|acl_pipeline:thei_acl_pipeline_keep_going8_sample_buffer7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_pipeline_keep_going8_sample_buffer6:thei_acl_pipeline_keep_going8_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going8_sample_buffer7\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_pipeline_keep_going8_sample_buffer6:thei_acl_pipeline_keep_going8_sample_buffer\|acl_pipeline:thei_acl_pipeline_keep_going8_sample_buffer7\|acl_staging_reg:asr\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_pipeline.v" "asr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond9_sample_buffer8 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_push_i1_notexitcond9_sample_buffer8:thei_acl_push_i1_notexitcond9_sample_buffer " "Elaborating entity \"i_acl_push_i1_notexitcond9_sample_buffer8\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_push_i1_notexitcond9_sample_buffer8:thei_acl_push_i1_notexitcond9_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" "thei_acl_push_i1_notexitcond9_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_push_i1_notexitcond9_sample_buffer8:thei_acl_push_i1_notexitcond9_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond9_sample_buffer9 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4:thei_sfc_logic_c0_wt_entry_sample_buffer_c0_enter_sample_buffer4_aunroll_x\|i_acl_push_i1_notexitcond9_sample_buffer8:thei_acl_push_i1_notexitcond9_sample_buffer\|acl_push:thei_acl_push_i1_notexitcond9_sample_buffer9\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd" "thei_acl_push_i1_notexitcond9_sample_buffer9" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" "thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer11 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer11\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_bufferA0Z_sample_buffer10.vhd" "thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer11" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_bufferA0Z_sample_buffer10.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(68) " "Verilog HDL assignment warning at acl_enable_sink.v(68): truncated value with size 2 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_enable_sink.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_enable_sink.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376010376 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(84) " "Verilog HDL assignment warning at acl_enable_sink.v(84): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_enable_sink.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_enable_sink.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376010376 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_function_wrapper:sample_buffer_internal|sample_buffer_function:thesample_buffer_function|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region|i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer:thei_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer_aunroll_x|i_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer10:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_sample_buffer_c0_exit_sample_buffer11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B1_start_merge_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|sample_buffer_B1_start_merge_reg:thesample_buffer_B1_start_merge_reg " "Elaborating entity \"sample_buffer_B1_start_merge_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|sample_buffer_B1_start_merge_reg:thesample_buffer_B1_start_merge_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "thesample_buffer_B1_start_merge_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_throttle_pop_sample_buffer12 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_sample_buffer12:thei_acl_pop_i1_throttle_pop_sample_buffer " "Elaborating entity \"i_acl_pop_i1_throttle_pop_sample_buffer12\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_sample_buffer12:thei_acl_pop_i1_throttle_pop_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "thei_acl_pop_i1_throttle_pop_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_throttle_pop_sample_buffer_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_sample_buffer12:thei_acl_pop_i1_throttle_pop_sample_buffer\|i_acl_pop_i1_throttle_pop_sample_buffer_reg:thei_acl_pop_i1_throttle_pop_sample_buffer_reg " "Elaborating entity \"i_acl_pop_i1_throttle_pop_sample_buffer_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_sample_buffer12:thei_acl_pop_i1_throttle_pop_sample_buffer\|i_acl_pop_i1_throttle_pop_sample_buffer_reg:thei_acl_pop_i1_throttle_pop_sample_buffer_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd" "thei_acl_pop_i1_throttle_pop_sample_buffer_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x " "Elaborating entity \"i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" "thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_read embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x\|st_read:theiord " "Elaborating entity \"st_read\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B1_start:thebb_sample_buffer_B1_start\|bb_sample_buffer_B1_start_stall_region:thebb_sample_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14:thei_iord_bl_do_unnamed_sample_buffer1_sample_buffer_aunroll_x\|st_read:theiord\"" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd" "theiord" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B0_runOnce embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce " "Elaborating entity \"bb_sample_buffer_B0_runOnce\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" "thebb_sample_buffer_B0_runOnce" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B0_runOnce_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|sample_buffer_B0_runOnce_branch:thesample_buffer_B0_runOnce_branch " "Elaborating entity \"sample_buffer_B0_runOnce_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|sample_buffer_B0_runOnce_branch:thesample_buffer_B0_runOnce_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" "thesample_buffer_B0_runOnce_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_sample_buffer_B0_runOnce_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region " "Elaborating entity \"bb_sample_buffer_B0_runOnce_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" "thebb_sample_buffer_B0_runOnce_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B0_runOnce_merge_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|sample_buffer_B0_runOnce_merge_reg:thesample_buffer_B0_runOnce_merge_reg " "Elaborating entity \"sample_buffer_B0_runOnce_merge_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|sample_buffer_B0_runOnce_merge_reg:thesample_buffer_B0_runOnce_merge_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" "thesample_buffer_B0_runOnce_merge_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_sample_buffer2 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_sample_buffer2:thei_acl_push_i1_wt_limpush_sample_buffer " "Elaborating entity \"i_acl_push_i1_wt_limpush_sample_buffer2\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_sample_buffer2:thei_acl_push_i1_wt_limpush_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" "thei_acl_push_i1_wt_limpush_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_sample_buffer_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_sample_buffer2:thei_acl_push_i1_wt_limpush_sample_buffer\|i_acl_push_i1_wt_limpush_sample_buffer_reg:thei_acl_push_i1_wt_limpush_sample_buffer_reg " "Elaborating entity \"i_acl_push_i1_wt_limpush_sample_buffer_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_sample_buffer2:thei_acl_push_i1_wt_limpush_sample_buffer\|i_acl_push_i1_wt_limpush_sample_buffer_reg:thei_acl_push_i1_wt_limpush_sample_buffer_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd" "thei_acl_push_i1_wt_limpush_sample_buffer_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_sample_buffer0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_sample_buffer0:thei_acl_pop_i1_wt_limpop_sample_buffer " "Elaborating entity \"i_acl_pop_i1_wt_limpop_sample_buffer0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_sample_buffer0:thei_acl_pop_i1_wt_limpop_sample_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" "thei_acl_pop_i1_wt_limpop_sample_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_sample_buffer_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_sample_buffer0:thei_acl_pop_i1_wt_limpop_sample_buffer\|i_acl_pop_i1_wt_limpop_sample_buffer_reg:thei_acl_pop_i1_wt_limpop_sample_buffer_reg " "Elaborating entity \"i_acl_pop_i1_wt_limpop_sample_buffer_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|bb_sample_buffer_B0_runOnce_stall_region:thebb_sample_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_sample_buffer0:thei_acl_pop_i1_wt_limpop_sample_buffer\|i_acl_pop_i1_wt_limpop_sample_buffer_reg:thei_acl_pop_i1_wt_limpop_sample_buffer_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd" "thei_acl_pop_i1_wt_limpop_sample_buffer_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376010999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_B0_runOnce_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|sample_buffer_B0_runOnce_merge:thesample_buffer_B0_runOnce_merge " "Elaborating entity \"sample_buffer_B0_runOnce_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B0_runOnce:thebb_sample_buffer_B0_runOnce\|sample_buffer_B0_runOnce_merge:thesample_buffer_B0_runOnce_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" "thesample_buffer_B0_runOnce_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" "thereset_wire_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_avm_to_ic:local_mem_system_aspace5.local_mem_group\[0\].master\[0\].avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_avm_to_ic:local_mem_system_aspace5.local_mem_group\[0\].master\[0\].avm_to_ic\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "local_mem_system_aspace5.local_mem_group\[0\].master\[0\].avm_to_ic" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "acl_reset_handler_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "pulse_extender" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376011303 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376011303 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011322 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376011324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_acl_mem1x_shiftreg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1 " "Elaborating entity \"_acl_mem1x_shiftreg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "readatavalid_1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "acl_reset_handler_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem1x_shiftreg:readatavalid_1\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376011437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "block_n\[0\].altsyncram_component" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 404 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376011950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b DONT_CARE " "Parameter \"read_during_write_mode_port_b\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376011951 ""}  } { { "embedded_computer_system/synthesis/submodules/acl_mem1x.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v" 404 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376011951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rmp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rmp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rmp2 " "Found entity 1: altsyncram_rmp2" {  } { { "db/altsyncram_rmp2.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_rmp2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376012140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376012140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rmp2 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\|altsyncram_rmp2:auto_generated " "Elaborating entity \"altsyncram_rmp2\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_mem1x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\|altsyncram_rmp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_local_mem_router embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace5.local_mem_group\[0\].router\[0\].router " "Elaborating entity \"acl_ic_local_mem_router\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace5.local_mem_group\[0\].router\[0\].router\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "local_mem_system_aspace5.local_mem_group\[0\].router\[0\].router" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_internal_interconnect_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic " "Elaborating entity \"sample_buffer_internal_interconnect_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sample_buffer_internal.v(538) " "Verilog HDL assignment warning at sample_buffer_internal.v(538): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376012397 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_intf embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_master_intf\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_intf:m\[0\].m_intf\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].m_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012471 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_master_intf " "Entity \"acl_ic_master_intf\" contains only dangling pins" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].m_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 519 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1640376012473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].arb_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012511 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].arb_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 527 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1640376012512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].wrp_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012545 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].wrp_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 531 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1640376012546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].rrp_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012580 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].rrp_intf" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 536 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1640376012582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].m_endp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376012622 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376012622 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "s.s_endp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_0:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376012942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_buffer_internal_interconnect_1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic " "Elaborating entity \"sample_buffer_internal_interconnect_1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sample_buffer_internal.v(732) " "Verilog HDL assignment warning at sample_buffer_internal.v(732): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376013075 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "m\[0\].m_endp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376013254 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376013254 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_0:buffer_0|sample_buffer_internal:sample_buffer_internal_inst|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" "s.s_endp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_internal_interconnect_1:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_buffer_1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1 " "Elaborating entity \"embedded_computer_system_buffer_1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "buffer_1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_internal embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst " "Elaborating entity \"result_buffer_internal\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd" "result_buffer_internal_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013719 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace6_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace6_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013743 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace6_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace6_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013743 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace6_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace6_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013744 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace6_readdata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace6_readdata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013744 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace6.local_icm_arb_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace6.local_icm_arb_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013744 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace6.local_icm_arb_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace6.local_icm_arb_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013744 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace6.local_icm_arb_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace6.local_icm_arb_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013744 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace6.local_icm_rrp_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace6.local_icm_rrp_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640376013744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_function_wrapper embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal " "Elaborating entity \"result_buffer_function_wrapper\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "result_buffer_internal" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_buffer_permute_address_i_addr result_buffer_function_wrapper.vhd(175) " "Verilog HDL or VHDL warning at result_buffer_function_wrapper.vhd(175): object \"result_buffer_permute_address_i_addr\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376013809 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_function embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function " "Elaborating entity \"result_buffer_function\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" "theresult_buffer_function" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_result_buffer_valid_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|i_acl_pipeline_keep_going_result_buffer_valid_fifo:thei_acl_pipeline_keep_going_result_buffer_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going_result_buffer_valid_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|i_acl_pipeline_keep_going_result_buffer_valid_fifo:thei_acl_pipeline_keep_going_result_buffer_valid_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" "thei_acl_pipeline_keep_going_result_buffer_valid_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_result_buffer_sr embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|i_acl_pipeline_keep_going_result_buffer_sr:thei_acl_pipeline_keep_going_result_buffer_sr " "Elaborating entity \"i_acl_pipeline_keep_going_result_buffer_sr\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|i_acl_pipeline_keep_going_result_buffer_sr:thei_acl_pipeline_keep_going_result_buffer_sr\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" "thei_acl_pipeline_keep_going_result_buffer_sr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376013962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_result_buffer_B1_start embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start " "Elaborating entity \"bb_result_buffer_B1_start\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" "thebb_result_buffer_B1_start" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_B1_start_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|result_buffer_B1_start_branch:theresult_buffer_B1_start_branch " "Elaborating entity \"result_buffer_B1_start_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|result_buffer_B1_start_branch:theresult_buffer_B1_start_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" "theresult_buffer_B1_start_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_B1_start_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|result_buffer_B1_start_merge:theresult_buffer_B1_start_merge " "Elaborating entity \"result_buffer_B1_start_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|result_buffer_B1_start_merge:theresult_buffer_B1_start_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" "theresult_buffer_B1_start_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_result_buffer_B1_start_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region " "Elaborating entity \"bb_result_buffer_B1_start_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" "thebb_result_buffer_B1_start_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_return_unnamed_result_buffer4_result_buffer68 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iowr_bl_return_unnamed_result_buffer4_result_buffer68:thei_iowr_bl_return_unnamed_result_buffer4_result_buffer " "Elaborating entity \"i_iowr_bl_return_unnamed_result_buffer4_result_buffer68\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iowr_bl_return_unnamed_result_buffer4_result_buffer68:thei_iowr_bl_return_unnamed_result_buffer4_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "thei_iowr_bl_return_unnamed_result_buffer4_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iowr_bl_return_unnamed_result_buffer4_result_buffer68:thei_iowr_bl_return_unnamed_result_buffer4_result_buffer\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iowr_bl_return_unnamed_result_buffer4_result_buffer68:thei_iowr_bl_return_unnamed_result_buffer4_result_buffer\|st_write:theiowr\"" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd" "theiowr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x " "Elaborating entity \"i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x " "Elaborating entity \"i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" "thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist71_sync_in_aunroll_x_in_c1_eni3_1_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist71_sync_in_aunroll_x_in_c1_eni3_1_1\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "redist71_sync_in_aunroll_x_in_c1_eni3_1_1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtysix_six_comp embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer " "Elaborating entity \"thirtysix_six_comp\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_three_comp embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer\|six_three_comp:a " "Elaborating entity \"six_three_comp\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer\|six_three_comp:a\"" {  } { { "embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v" "a" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376014807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ternary_add embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer\|ternary_add:t " "Elaborating entity \"ternary_add\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer\|ternary_add:t\"" {  } { { "embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v" "t" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376015011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist67_i_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer_vt_select_5_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist67_i_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer_vt_select_5_b_1\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "redist67_i_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer_vt_select_5_b_1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376015038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist63_i_or352_i_result_buffer_BitSelect_for_b_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist63_i_or352_i_result_buffer_BitSelect_for_b_b_2\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "redist63_i_or352_i_result_buffer_BitSelect_for_b_b_2" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376015911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist65_i_sub30_i_result_buffer_vt_select_13_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist65_i_sub30_i_result_buffer_vt_select_13_b_1\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "redist65_i_sub30_i_result_buffer_vt_select_13_b_1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376015936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist66_i_resulting_exp_2_i_result_buffer_vt_select_11_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist66_i_resulting_exp_2_i_result_buffer_vt_select_11_b_1\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "redist66_i_resulting_exp_2_i_result_buffer_vt_select_11_b_1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 2795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376015965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist70_i_and2_i24_result_buffer_vt_select_51_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:redist70_i_and2_i24_result_buffer_vt_select_51_b_1\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "redist70_i_and2_i24_result_buffer_vt_select_51_b_1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376015996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:i_or6_i_result_buffer_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|dspba_delay:i_or6_i_result_buffer_delay\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "i_or6_i_result_buffer_delay" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 3475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u:thei_conv_result_buffer " "Elaborating entity \"floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|floatComponent_i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_caA0Z54c2463b0c2463a0455u:thei_conv_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "thei_conv_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer " "Elaborating entity \"i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 3503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer\|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer\|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd" "thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer\|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer\|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61\|acl_data_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376016249 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_function_wrapper:result_buffer_internal|result_buffer_function:theresult_buffer_function|bb_result_buffer_B1_start:thebb_result_buffer_B1_start|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x|i_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer60:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer|acl_push:thei_acl_push_i32_count_result_buffer_4ha_addr_0_push3_result_buffer61|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58:thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer " "Elaborating entity \"i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58:thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 3522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58:thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer\|acl_pop:thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer59 " "Elaborating entity \"acl_pop\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer58:thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer\|acl_pop:thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer59\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd" "thei_acl_pop_i32_count_result_buffer_4ha_addr_0_pop3_result_buffer59" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_result_buffer_sync_buffer_result_buffer62 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_syncbuf_result_buffer_sync_buffer_result_buffer62:thei_syncbuf_result_buffer_sync_buffer_result_buffer " "Elaborating entity \"i_syncbuf_result_buffer_sync_buffer_result_buffer62\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_syncbuf_result_buffer_sync_buffer_result_buffer62:thei_syncbuf_result_buffer_sync_buffer_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "thei_syncbuf_result_buffer_sync_buffer_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_store_memdep_result_buffer65 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_store_memdep_result_buffer65:thei_store_memdep_result_buffer " "Elaborating entity \"i_store_memdep_result_buffer65\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_store_memdep_result_buffer65:thei_store_memdep_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" "thei_store_memdep_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_store_memdep_result_buffer65:thei_store_memdep_result_buffer\|lsu_top:thei_store_memdep_result_buffer66 " "Elaborating entity \"lsu_top\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_store_memdep_result_buffer65:thei_store_memdep_result_buffer\|lsu_top:thei_store_memdep_result_buffer66\"" {  } { { "embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd" "thei_store_memdep_result_buffer66" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_store_memdep_result_buffer65:thei_store_memdep_result_buffer\|lsu_top:thei_store_memdep_result_buffer66\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|i_store_memdep_result_buffer65:thei_store_memdep_result_buffer\|lsu_top:thei_store_memdep_result_buffer66\|lsu_pipelined_write:pipelined_write\"" {  } { { "embedded_computer_system/synthesis/submodules/lsu_top.v" "pipelined_write" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" "thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" "thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd" "thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376016842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376017185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376017197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376017197 ""}  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376017197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8961 " "Found entity 1: scfifo_8961" {  } { { "db/scfifo_8961.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_8961.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376017354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376017354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8961 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_8961:auto_generated " "Elaborating entity \"scfifo_8961\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_8961:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376017371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2c31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2c31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2c31 " "Found entity 1: a_dpfifo_2c31" {  } { { "db/a_dpfifo_2c31.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_2c31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376017442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376017442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2c31 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_8961:auto_generated\|a_dpfifo_2c31:dpfifo " "Elaborating entity \"a_dpfifo_2c31\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_8961:auto_generated\|a_dpfifo_2c31:dpfifo\"" {  } { { "db/scfifo_8961.tdf" "dpfifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_8961.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376017470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7lg1 " "Found entity 1: altsyncram_7lg1" {  } { { "db/altsyncram_7lg1.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_7lg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376017601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376017601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7lg1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_8961:auto_generated\|a_dpfifo_2c31:dpfifo\|altsyncram_7lg1:FIFOram " "Elaborating entity \"altsyncram_7lg1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer69_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer70\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_8961:auto_generated\|a_dpfifo_2c31:dpfifo\|altsyncram_7lg1:FIFOram\"" {  } { { "db/a_dpfifo_2c31.tdf" "FIFOram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_2c31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376017646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer67:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector:thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" "thei_acl_sfc_exit_c1_wt_entry_result_buffer_c1_exit_result_buffer_full_detector" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13:thei_iord_bl_result_in_unnamed_result_buffer2_result_buffer_aunroll_x " "Elaborating entity \"i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iord_bl_result_in_unnamed_result_buffer2_result_buffer13:thei_iord_bl_result_in_unnamed_result_buffer2_result_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "thei_iord_bl_result_in_unnamed_result_buffer2_result_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x " "Elaborating entity \"i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4:thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4:thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" "thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_result_buffer6 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4:thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x\|i_acl_pipeline_keep_going_result_buffer6:thei_acl_pipeline_keep_going_result_buffer " "Elaborating entity \"i_acl_pipeline_keep_going_result_buffer6\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4:thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x\|i_acl_pipeline_keep_going_result_buffer6:thei_acl_pipeline_keep_going_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" "thei_acl_pipeline_keep_going_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond_result_buffer8 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4:thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x\|i_acl_push_i1_notexitcond_result_buffer8:thei_acl_push_i1_notexitcond_result_buffer " "Elaborating entity \"i_acl_push_i1_notexitcond_result_buffer8\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4:thei_sfc_logic_c0_wt_entry_result_buffer_c0_enter_result_buffer4_aunroll_x\|i_acl_push_i1_notexitcond_result_buffer8:thei_acl_push_i1_notexitcond_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" "thei_acl_push_i1_notexitcond_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10:thei_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer:thei_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer10:thei_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" "thei_acl_sfc_exit_c0_wt_entry_result_buffer_c0_exit_result_buffer_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_B1_start_merge_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|result_buffer_B1_start_merge_reg:theresult_buffer_B1_start_merge_reg_aunroll_x " "Elaborating entity \"result_buffer_B1_start_merge_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|result_buffer_B1_start_merge_reg:theresult_buffer_B1_start_merge_reg_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "theresult_buffer_B1_start_merge_reg_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_do_unnamed_result_buffer1_result_buffer12 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_result_buffer1_result_buffer12:thei_iord_bl_do_unnamed_result_buffer1_result_buffer " "Elaborating entity \"i_iord_bl_do_unnamed_result_buffer1_result_buffer12\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_result_buffer1_result_buffer12:thei_iord_bl_do_unnamed_result_buffer1_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" "thei_iord_bl_do_unnamed_result_buffer1_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_read embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_result_buffer1_result_buffer12:thei_iord_bl_do_unnamed_result_buffer1_result_buffer\|st_read:theiord " "Elaborating entity \"st_read\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_iord_bl_do_unnamed_result_buffer1_result_buffer12:thei_iord_bl_do_unnamed_result_buffer1_result_buffer\|st_read:theiord\"" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd" "theiord" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_result_buffer_B0_runOnce embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce " "Elaborating entity \"bb_result_buffer_B0_runOnce\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" "thebb_result_buffer_B0_runOnce" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_B0_runOnce_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|result_buffer_B0_runOnce_branch:theresult_buffer_B0_runOnce_branch " "Elaborating entity \"result_buffer_B0_runOnce_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|result_buffer_B0_runOnce_branch:theresult_buffer_B0_runOnce_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" "theresult_buffer_B0_runOnce_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_result_buffer_B0_runOnce_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region " "Elaborating entity \"bb_result_buffer_B0_runOnce_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" "thebb_result_buffer_B0_runOnce_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_B0_runOnce_merge_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|result_buffer_B0_runOnce_merge_reg:theresult_buffer_B0_runOnce_merge_reg " "Elaborating entity \"result_buffer_B0_runOnce_merge_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|result_buffer_B0_runOnce_merge_reg:theresult_buffer_B0_runOnce_merge_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" "theresult_buffer_B0_runOnce_merge_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_result_buffer2 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_result_buffer2:thei_acl_push_i1_wt_limpush_result_buffer " "Elaborating entity \"i_acl_push_i1_wt_limpush_result_buffer2\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_result_buffer2:thei_acl_push_i1_wt_limpush_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" "thei_acl_push_i1_wt_limpush_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_result_buffer_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_result_buffer2:thei_acl_push_i1_wt_limpush_result_buffer\|i_acl_push_i1_wt_limpush_result_buffer_reg:thei_acl_push_i1_wt_limpush_result_buffer_reg " "Elaborating entity \"i_acl_push_i1_wt_limpush_result_buffer_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_result_buffer2:thei_acl_push_i1_wt_limpush_result_buffer\|i_acl_push_i1_wt_limpush_result_buffer_reg:thei_acl_push_i1_wt_limpush_result_buffer_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd" "thei_acl_push_i1_wt_limpush_result_buffer_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_result_buffer0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_result_buffer0:thei_acl_pop_i1_wt_limpop_result_buffer " "Elaborating entity \"i_acl_pop_i1_wt_limpop_result_buffer0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_result_buffer0:thei_acl_pop_i1_wt_limpop_result_buffer\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" "thei_acl_pop_i1_wt_limpop_result_buffer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_result_buffer_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_result_buffer0:thei_acl_pop_i1_wt_limpop_result_buffer\|i_acl_pop_i1_wt_limpop_result_buffer_reg:thei_acl_pop_i1_wt_limpop_result_buffer_reg " "Elaborating entity \"i_acl_pop_i1_wt_limpop_result_buffer_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|bb_result_buffer_B0_runOnce_stall_region:thebb_result_buffer_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_result_buffer0:thei_acl_pop_i1_wt_limpop_result_buffer\|i_acl_pop_i1_wt_limpop_result_buffer_reg:thei_acl_pop_i1_wt_limpop_result_buffer_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd" "thei_acl_pop_i1_wt_limpop_result_buffer_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376018989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_B0_runOnce_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|result_buffer_B0_runOnce_merge:theresult_buffer_B0_runOnce_merge " "Elaborating entity \"result_buffer_B0_runOnce_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B0_runOnce:thebb_result_buffer_B0_runOnce\|result_buffer_B0_runOnce_merge:theresult_buffer_B0_runOnce_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" "theresult_buffer_B0_runOnce_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376019040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_internal_interconnect_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic " "Elaborating entity \"result_buffer_internal_interconnect_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376019635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result_buffer_internal.v(526) " "Verilog HDL assignment warning at result_buffer_internal.v(526): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376019638 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "m\[0\].m_endp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376019807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376019808 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376019808 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "s.s_endp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376019998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_0:local_mem_system_aspace6.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376020106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_buffer_internal_interconnect_1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_1:local_mem_system_aspace6.local_mem_group\[0\].port2bank0\[0\].data_ic " "Elaborating entity \"result_buffer_internal_interconnect_1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_internal_interconnect_1:local_mem_system_aspace6.local_mem_group\[0\].port2bank0\[0\].data_ic\"" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "local_mem_system_aspace6.local_mem_group\[0\].port2bank0\[0\].data_ic" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376020228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result_buffer_internal.v(719) " "Verilog HDL assignment warning at result_buffer_internal.v(719): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/result_buffer_internal.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376020232 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_buffer_1:buffer_1|result_buffer_internal:result_buffer_internal_inst|result_buffer_internal_interconnect_1:local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu " "Elaborating entity \"embedded_computer_system_cpu\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "cpu" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376020708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu " "Elaborating entity \"embedded_computer_system_cpu_cpu\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu.v" "cpu" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376020741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_test_bench embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_test_bench:the_embedded_computer_system_cpu_cpu_test_bench " "Elaborating entity \"embedded_computer_system_cpu_cpu_test_bench\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_test_bench:the_embedded_computer_system_cpu_cpu_test_bench\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_test_bench" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376020898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_register_bank_a_module embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a " "Elaborating entity \"embedded_computer_system_cpu_cpu_register_bank_a_module\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "embedded_computer_system_cpu_cpu_register_bank_a" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376020937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021031 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376021031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376021242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376021242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_a_module:embedded_computer_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_register_bank_b_module embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_b_module:embedded_computer_system_cpu_cpu_register_bank_b " "Elaborating entity \"embedded_computer_system_cpu_cpu_register_bank_b_module\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_register_bank_b_module:embedded_computer_system_cpu_cpu_register_bank_b\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "embedded_computer_system_cpu_cpu_register_bank_b" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_debug embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_debug" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376021935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376021935 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376021935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_break embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_break:the_embedded_computer_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_break\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_break:the_embedded_computer_system_cpu_cpu_nios2_oci_break\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_break" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_xbrk embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_xbrk:the_embedded_computer_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_xbrk:the_embedded_computer_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_dbrk embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_dbrk:the_embedded_computer_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_dbrk:the_embedded_computer_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_itrace embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_itrace:the_embedded_computer_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_itrace:the_embedded_computer_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_dtrace embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_dtrace:the_embedded_computer_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_dtrace:the_embedded_computer_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_td_mode embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_dtrace:the_embedded_computer_system_cpu_cpu_nios2_oci_dtrace\|embedded_computer_system_cpu_cpu_nios2_oci_td_mode:embedded_computer_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_dtrace:the_embedded_computer_system_cpu_cpu_nios2_oci_dtrace\|embedded_computer_system_cpu_cpu_nios2_oci_td_mode:embedded_computer_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "embedded_computer_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo\|embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo\|embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo\|embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo\|embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo\|embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_fifo:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo\|embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_pib embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_pib:the_embedded_computer_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_pib:the_embedded_computer_system_cpu_cpu_nios2_oci_pib\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_pib" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_oci_im embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_im:the_embedded_computer_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_oci_im\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_im:the_embedded_computer_system_cpu_cpu_nios2_oci_im\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_oci_im" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_avalon_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_avalon_reg:the_embedded_computer_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_avalon_reg:the_embedded_computer_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_nios2_ocimem embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"embedded_computer_system_cpu_cpu_nios2_ocimem\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_nios2_ocimem" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376022885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_ociram_sp_ram_module embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"embedded_computer_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "embedded_computer_system_cpu_cpu_ociram_sp_ram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376023059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376023290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376023316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376023317 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376023317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376023634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376023634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_ocimem:the_embedded_computer_system_cpu_cpu_nios2_ocimem\|embedded_computer_system_cpu_cpu_ociram_sp_ram_module:embedded_computer_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376023660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_debug_slave_wrapper embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"embedded_computer_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "the_embedded_computer_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376023838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_debug_slave_tck embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"embedded_computer_system_cpu_cpu_debug_slave_tck\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|embedded_computer_system_cpu_cpu_debug_slave_tck:the_embedded_computer_system_cpu_cpu_debug_slave_tck\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" "the_embedded_computer_system_cpu_cpu_debug_slave_tck" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376023881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_cpu_cpu_debug_slave_sysclk embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"embedded_computer_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|embedded_computer_system_cpu_cpu_debug_slave_sysclk:the_embedded_computer_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" "the_embedded_computer_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376024184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" "embedded_computer_system_cpu_cpu_debug_slave_phy" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376024612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376024625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376024625 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376024625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376024700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376024714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376024987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_debug_slave_wrapper:the_embedded_computer_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_computer_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_filter_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0 " "Elaborating entity \"embedded_computer_system_filter_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "filter_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_internal embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst " "Elaborating entity \"fir_filter_internal\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd" "fir_filter_internal_inst" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_function_wrapper embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal " "Elaborating entity \"fir_filter_function_wrapper\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\"" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_internal.v" "fir_filter_internal" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_internal.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_function embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function " "Elaborating entity \"fir_filter_function\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\"" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd" "thefir_filter_function" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_fir_filter_valid_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|i_acl_pipeline_keep_going_fir_filter_valid_fifo:thei_acl_pipeline_keep_going_fir_filter_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going_fir_filter_valid_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|i_acl_pipeline_keep_going_fir_filter_valid_fifo:thei_acl_pipeline_keep_going_fir_filter_valid_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" "thei_acl_pipeline_keep_going_fir_filter_valid_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_fir_filter_sr embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|i_acl_pipeline_keep_going_fir_filter_sr:thei_acl_pipeline_keep_going_fir_filter_sr " "Elaborating entity \"i_acl_pipeline_keep_going_fir_filter_sr\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|i_acl_pipeline_keep_going_fir_filter_sr:thei_acl_pipeline_keep_going_fir_filter_sr\"" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" "thei_acl_pipeline_keep_going_fir_filter_sr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_fir_filter_B1_start embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start " "Elaborating entity \"bb_fir_filter_B1_start\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\"" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" "thebb_fir_filter_B1_start" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_B1_start_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|fir_filter_B1_start_branch:thefir_filter_B1_start_branch " "Elaborating entity \"fir_filter_B1_start_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|fir_filter_B1_start_branch:thefir_filter_B1_start_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" "thefir_filter_B1_start_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_B1_start_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|fir_filter_B1_start_merge:thefir_filter_B1_start_merge " "Elaborating entity \"fir_filter_B1_start_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|fir_filter_B1_start_merge:thefir_filter_B1_start_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" "thefir_filter_B1_start_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_fir_filter_B1_start_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region " "Elaborating entity \"bb_fir_filter_B1_start_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" "thebb_fir_filter_B1_start_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376025970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_return_unnamed_fir_filter4_fir_filter172 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iowr_bl_return_unnamed_fir_filter4_fir_filter172:thei_iowr_bl_return_unnamed_fir_filter4_fir_filter " "Elaborating entity \"i_iowr_bl_return_unnamed_fir_filter4_fir_filter172\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iowr_bl_return_unnamed_fir_filter4_fir_filter172:thei_iowr_bl_return_unnamed_fir_filter4_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "thei_iowr_bl_return_unnamed_fir_filter4_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171:thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x " "Elaborating entity \"i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171:thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171:thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171:thei_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter_aunroll_x\|st_write:theiowr\"" {  } { { "embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd" "theiowr" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x " "Elaborating entity \"i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x " "Elaborating entity \"i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" "thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter\|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25 " "Elaborating entity \"acl_push\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter\|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh18_fir_filter24.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh18_fir_filter24.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter\|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter\|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25\|acl_data_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_push.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376026555 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter24:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter|acl_push:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_push18_fir_filter25|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter\|acl_pop:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter23 " "Elaborating entity \"acl_pop\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter22:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter\|acl_pop:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter23\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp18_fir_filter22.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_15_0_0_0_pop18_fir_filter23" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp18_fir_filter22.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter " "Elaborating entity \"i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter90:thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i32_s1_fir_filter_4ia_addr_0_push34_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16:thei_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter " "Elaborating entity \"i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter16:thei_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i32_s1_fir_filter_4ia_addr_0_pop34_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter124:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_push17_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter122:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_0_0_0_0_pop17_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter126:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_push16_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376026949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter120:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_1_0_0_0_pop16_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter128:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_push15_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter118:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_2_0_0_0_pop15_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter130:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_push14_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter116:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_3_0_0_0_pop14_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter132:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_push13_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter114:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_4_0_0_0_pop13_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter134:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_push12_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter112:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_5_0_0_0_pop12_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter136:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_push11_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter110:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_6_0_0_0_pop11_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter138:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_push10_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter108:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_7_0_0_0_pop10_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter140:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_push9_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter106:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_8_0_0_0_pop9_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter142:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_push8_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376027939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter104:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_9_0_0_0_pop8_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter144:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_push7_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter102:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_10_0_0_0_pop7_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter146:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_push6_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter100:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_11_0_0_0_pop6_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter148:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_push5_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter98:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_12_0_0_0_pop5_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter150:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_push4_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter96:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_13_0_0_0_pop4_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter " "Elaborating entity \"i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter152:thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_push3_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter " "Elaborating entity \"i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter94:thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_taps_fir_filter_4pav_ac_fixed_0ba_01_0_0_0_a_addr_14_0_0_0_pop3_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "i_shl_i_i_i_i_i_fir_filter_component" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2536 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376028995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376028995 ""}  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2536 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376028995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_00u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_00u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_00u " "Found entity 1: mult_00u" {  } { { "db/mult_00u.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/mult_00u.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376029152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376029152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_00u embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component\|mult_00u:auto_generated " "Elaborating entity \"mult_00u\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|LPM_MULT:i_shl_i_i_i_i_i_fir_filter_component\|mult_00u:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376029171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter28:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_push19_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376029294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter26:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_14_0_0_0_pop19_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376029363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter32:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_push20_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376029585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter30:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_13_0_0_0_pop20_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376029644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter36:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_push21_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376029834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter34:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_12_0_0_0_pop21_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376029894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter40:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_push22_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter38:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_11_0_0_0_pop22_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter44:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_push23_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter42:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_10_0_0_0_pop23_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter48:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_push24_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter46:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_9_0_0_0_pop24_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter52:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_push25_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter50:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_8_0_0_0_pop25_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376030925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter56:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_push26_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter54:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_7_0_0_0_pop26_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter60:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_push27_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter58:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_6_0_0_0_pop27_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter64:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_push28_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter62:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_5_0_0_0_pop28_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter68:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_push29_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter66:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_4_0_0_0_pop29_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 3929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376031953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter72:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_push30_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376032172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter70:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_3_0_0_0_pop30_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376032248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter76:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_push31_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376032485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter74:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_2_0_0_0_pop31_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376032548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter80:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_push32_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376032736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter78:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_1_0_0_0_pop32_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376032795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter " "Elaborating entity \"i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter84:thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_push_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_push33_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376032978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter " "Elaborating entity \"i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x\|i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter82:thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" "thei_acl_pop_i16_coeffs_fir_filter_4qbv_ac_fixed_0ba_01_0_0_0_b_addr_0_0_0_0_pop33_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd" 4462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" "thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" "thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zter173_data_fifo.vhd" "thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zter173_data_fifo.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376033725 ""}  } { { "embedded_computer_system/synthesis/submodules/acl_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376033725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_r761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_r761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_r761 " "Found entity 1: scfifo_r761" {  } { { "db/scfifo_r761.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_r761.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376033894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376033894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_r761 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated " "Elaborating entity \"scfifo_r761\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376033911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_la31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_la31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_la31 " "Found entity 1: a_dpfifo_la31" {  } { { "db/a_dpfifo_la31.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_la31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376033990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376033990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_la31 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo " "Elaborating entity \"a_dpfifo_la31\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\"" {  } { { "db/scfifo_r761.tdf" "dpfifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_r761.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376034019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dig1 " "Found entity 1: altsyncram_dig1" {  } { { "db/altsyncram_dig1.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_dig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376034162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376034162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dig1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|altsyncram_dig1:FIFOram " "Elaborating entity \"altsyncram_dig1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|altsyncram_dig1:FIFOram\"" {  } { { "db/a_dpfifo_la31.tdf" "FIFOram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_la31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376034210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_678.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_678.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_678 " "Found entity 1: cmpr_678" {  } { { "db/cmpr_678.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cmpr_678.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376034351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376034351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cmpr_678:almost_full_comparer " "Elaborating entity \"cmpr_678\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cmpr_678:almost_full_comparer\"" {  } { { "db/a_dpfifo_la31.tdf" "almost_full_comparer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_la31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376034390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cmpr_678:three_comparison " "Elaborating entity \"cmpr_678\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cmpr_678:three_comparison\"" {  } { { "db/a_dpfifo_la31.tdf" "three_comparison" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_la31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376034459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376034582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376034582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cntr_j2b:rd_ptr_msb " "Elaborating entity \"cntr_j2b\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cntr_j2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_la31.tdf" "rd_ptr_msb" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_la31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376034628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cntr_037.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376034751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376034751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter173_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter174\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_r761:auto_generated\|a_dpfifo_la31:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_la31.tdf" "usedw_counter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_la31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376034800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" "thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376034984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zer_full_detector.vhd" "thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zer_full_detector.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(144) " "Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_full_detector.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376035012 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(155) " "Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_full_detector.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376035013 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(157) " "Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1)" {  } { { "embedded_computer_system/synthesis/submodules/acl_full_detector.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640376035013 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter170:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_aunroll_x|i_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_fir_filter_c1_exit_fir_filter_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13:thei_iord_bl_fir_in_unnamed_fir_filter2_fir_filter_aunroll_x " "Elaborating entity \"i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13:thei_iord_bl_fir_in_unnamed_fir_filter2_fir_filter_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "thei_iord_bl_fir_in_unnamed_fir_filter2_fir_filter_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_read embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13:thei_iord_bl_fir_in_unnamed_fir_filter2_fir_filter_aunroll_x\|st_read:theiord " "Elaborating entity \"st_read\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13:thei_iord_bl_fir_in_unnamed_fir_filter2_fir_filter_aunroll_x\|st_read:theiord\"" {  } { { "embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd" "theiord" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x " "Elaborating entity \"i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4:thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4:thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" "thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_fir_filter6 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4:thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x\|i_acl_pipeline_keep_going_fir_filter6:thei_acl_pipeline_keep_going_fir_filter " "Elaborating entity \"i_acl_pipeline_keep_going_fir_filter6\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4:thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x\|i_acl_pipeline_keep_going_fir_filter6:thei_acl_pipeline_keep_going_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" "thei_acl_pipeline_keep_going_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond_fir_filter8 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4:thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x\|i_acl_push_i1_notexitcond_fir_filter8:thei_acl_push_i1_notexitcond_fir_filter " "Elaborating entity \"i_acl_push_i1_notexitcond_fir_filter8\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4:thei_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4_aunroll_x\|i_acl_push_i1_notexitcond_fir_filter8:thei_acl_push_i1_notexitcond_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" "thei_acl_push_i1_notexitcond_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10:thei_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter:thei_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter10:thei_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" "thei_acl_sfc_exit_c0_wt_entry_fir_filter_c0_exit_fir_filter_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_B1_start_merge_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|fir_filter_B1_start_merge_reg:thefir_filter_B1_start_merge_reg_aunroll_x " "Elaborating entity \"fir_filter_B1_start_merge_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|fir_filter_B1_start_merge_reg:thefir_filter_B1_start_merge_reg_aunroll_x\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "thefir_filter_B1_start_merge_reg_aunroll_x" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_do_unnamed_fir_filter1_fir_filter12 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iord_bl_do_unnamed_fir_filter1_fir_filter12:thei_iord_bl_do_unnamed_fir_filter1_fir_filter " "Elaborating entity \"i_iord_bl_do_unnamed_fir_filter1_fir_filter12\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B1_start:thebb_fir_filter_B1_start\|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region\|i_iord_bl_do_unnamed_fir_filter1_fir_filter12:thei_iord_bl_do_unnamed_fir_filter1_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" "thei_iord_bl_do_unnamed_fir_filter1_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_fir_filter_B0_runOnce embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce " "Elaborating entity \"bb_fir_filter_B0_runOnce\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\"" {  } { { "embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" "thebb_fir_filter_B0_runOnce" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_B0_runOnce_branch embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|fir_filter_B0_runOnce_branch:thefir_filter_B0_runOnce_branch " "Elaborating entity \"fir_filter_B0_runOnce_branch\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|fir_filter_B0_runOnce_branch:thefir_filter_B0_runOnce_branch\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" "thefir_filter_B0_runOnce_branch" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_fir_filter_B0_runOnce_stall_region embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region " "Elaborating entity \"bb_fir_filter_B0_runOnce_stall_region\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" "thebb_fir_filter_B0_runOnce_stall_region" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_B0_runOnce_merge_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|fir_filter_B0_runOnce_merge_reg:thefir_filter_B0_runOnce_merge_reg " "Elaborating entity \"fir_filter_B0_runOnce_merge_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|fir_filter_B0_runOnce_merge_reg:thefir_filter_B0_runOnce_merge_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" "thefir_filter_B0_runOnce_merge_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_fir_filter2 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_fir_filter2:thei_acl_push_i1_wt_limpush_fir_filter " "Elaborating entity \"i_acl_push_i1_wt_limpush_fir_filter2\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_fir_filter2:thei_acl_push_i1_wt_limpush_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" "thei_acl_push_i1_wt_limpush_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_fir_filter_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_fir_filter2:thei_acl_push_i1_wt_limpush_fir_filter\|i_acl_push_i1_wt_limpush_fir_filter_reg:thei_acl_push_i1_wt_limpush_fir_filter_reg " "Elaborating entity \"i_acl_push_i1_wt_limpush_fir_filter_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_fir_filter2:thei_acl_push_i1_wt_limpush_fir_filter\|i_acl_push_i1_wt_limpush_fir_filter_reg:thei_acl_push_i1_wt_limpush_fir_filter_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd" "thei_acl_push_i1_wt_limpush_fir_filter_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_fir_filter0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_fir_filter0:thei_acl_pop_i1_wt_limpop_fir_filter " "Elaborating entity \"i_acl_pop_i1_wt_limpop_fir_filter0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_fir_filter0:thei_acl_pop_i1_wt_limpop_fir_filter\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" "thei_acl_pop_i1_wt_limpop_fir_filter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_fir_filter_reg embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_fir_filter0:thei_acl_pop_i1_wt_limpop_fir_filter\|i_acl_pop_i1_wt_limpop_fir_filter_reg:thei_acl_pop_i1_wt_limpop_fir_filter_reg " "Elaborating entity \"i_acl_pop_i1_wt_limpop_fir_filter_reg\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|bb_fir_filter_B0_runOnce_stall_region:thebb_fir_filter_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_fir_filter0:thei_acl_pop_i1_wt_limpop_fir_filter\|i_acl_pop_i1_wt_limpop_fir_filter_reg:thei_acl_pop_i1_wt_limpop_fir_filter_reg\"" {  } { { "embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd" "thei_acl_pop_i1_wt_limpop_fir_filter_reg" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_B0_runOnce_merge embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|fir_filter_B0_runOnce_merge:thefir_filter_B0_runOnce_merge " "Elaborating entity \"fir_filter_B0_runOnce_merge\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_filter_0:filter_0\|fir_filter_internal:fir_filter_internal_inst\|fir_filter_function_wrapper:fir_filter_internal\|fir_filter_function:thefir_filter_function\|bb_fir_filter_B0_runOnce:thebb_fir_filter_B0_runOnce\|fir_filter_B0_runOnce_merge:thefir_filter_B0_runOnce_merge\"" {  } { { "embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" "thefir_filter_B0_runOnce_merge" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_jtag_uart embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart " "Elaborating entity \"embedded_computer_system_jtag_uart\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "jtag_uart" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_jtag_uart_scfifo_w embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w " "Elaborating entity \"embedded_computer_system_jtag_uart_scfifo_w\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "the_embedded_computer_system_jtag_uart_scfifo_w" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376035912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "wfifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376036182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376036193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376036193 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376036193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376036366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376036366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376036387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376036477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376036477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376036511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376036610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376036610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376036658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376036802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376036802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376036862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376037002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376037002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376037050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376037194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376037194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_w:the_embedded_computer_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376037236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_jtag_uart_scfifo_r embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r " "Elaborating entity \"embedded_computer_system_jtag_uart_scfifo_r\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|embedded_computer_system_jtag_uart_scfifo_r:the_embedded_computer_system_jtag_uart_scfifo_r\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "the_embedded_computer_system_jtag_uart_scfifo_r" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376037418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "embedded_computer_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376038359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376038390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038390 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376038390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376038503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:embedded_computer_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376038567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_onchip_ram embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram " "Elaborating entity \"embedded_computer_system_onchip_ram\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "onchip_ram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376038743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" "the_altsyncram" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376038796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376038814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376038814 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376038814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlc1 " "Found entity 1: altsyncram_mlc1" {  } { { "db/altsyncram_mlc1.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_mlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376039016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376039016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlc1 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_mlc1:auto_generated " "Elaborating entity \"altsyncram_mlc1\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_mlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_pll embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll " "Elaborating entity \"embedded_computer_system_pll\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "pll" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_pll_stdsync_sv6 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"embedded_computer_system_pll_stdsync_sv6\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_stdsync_sv6:stdsync2\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "stdsync2" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_pll_dffpipe_l2c embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_stdsync_sv6:stdsync2\|embedded_computer_system_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"embedded_computer_system_pll_dffpipe_l2c\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_stdsync_sv6:stdsync2\|embedded_computer_system_pll_dffpipe_l2c:dffpipe3\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "dffpipe3" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_pll_altpll_82g2 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1 " "Elaborating entity \"embedded_computer_system_pll_altpll_82g2\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "sd1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_sdram_controller embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller " "Elaborating entity \"embedded_computer_system_sdram_controller\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "sdram_controller" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_sdram_controller_input_efifo_module embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|embedded_computer_system_sdram_controller_input_efifo_module:the_embedded_computer_system_sdram_controller_input_efifo_module " "Elaborating entity \"embedded_computer_system_sdram_controller_input_efifo_module\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|embedded_computer_system_sdram_controller_input_efifo_module:the_embedded_computer_system_sdram_controller_input_efifo_module\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "the_embedded_computer_system_sdram_controller_input_efifo_module" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_sysid_qsys_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"embedded_computer_system_sysid_qsys_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "sysid_qsys_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "mm_interconnect_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376039988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_hw_ip_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_hw_ip_0_avalon_slave_0_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "timer_hw_ip_0_avalon_slave_0_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ip_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ip_0_avalon_slave_0_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "vga_ip_0_avalon_slave_0_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buffer_0_avs_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buffer_0_avs_cra_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "buffer_0_avs_cra_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buffer_1_avs_result_buffer_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buffer_1_avs_result_buffer_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "buffer_1_avs_result_buffer_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:buffer_0_avs_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:buffer_0_avs_cra_agent\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "buffer_0_avs_cra_agent" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:buffer_0_avs_cra_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:buffer_0_avs_cra_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:buffer_0_avs_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:buffer_0_avs_cra_agent_rsp_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "buffer_0_avs_cra_agent_rsp_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 2347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:buffer_1_avs_result_buffer_agent_rsp_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "buffer_1_avs_result_buffer_agent_rsp_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376040961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router:router " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router:router\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "router" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_default_decode embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router:router\|embedded_computer_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_default_decode\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router:router\|embedded_computer_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_001 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_001\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_001:router_001\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "router_001" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_001_default_decode embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_001:router_001\|embedded_computer_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_001:router_001\|embedded_computer_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_002 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_002\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_002:router_002\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "router_002" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_002_default_decode embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_002:router_002\|embedded_computer_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_002:router_002\|embedded_computer_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_005 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_005\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_005:router_005\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "router_005" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_005_default_decode embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_005:router_005\|embedded_computer_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_005:router_005\|embedded_computer_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_009 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_009\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_009:router_009\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "router_009" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_009_default_decode embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_009:router_009\|embedded_computer_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_009:router_009\|embedded_computer_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_012 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_012\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_012:router_012\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "router_012" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_router_012_default_decode embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_012:router_012\|embedded_computer_system_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_router_012_default_decode\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_router_012:router_012\|embedded_computer_system_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_cmd_demux embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_cmd_demux\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_cmd_demux_001 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_cmd_mux embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_cmd_mux\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_cmd_mux_007 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376041907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_rsp_demux embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_rsp_demux\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 3890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_rsp_demux_007 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_rsp_mux embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_rsp_mux\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_rsp_mux_001 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:buffer_0_avs_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:buffer_0_avs_cra_cmd_width_adapter\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "buffer_0_avs_cra_cmd_width_adapter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376042441 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:buffer_0_avs_cra_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:buffer_0_avs_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:buffer_0_avs_cra_rsp_width_adapter\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "buffer_0_avs_cra_rsp_width_adapter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376042608 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376042610 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640376042610 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "crosser" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_avalon_st_adapter embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376042988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" "avalon_st_adapter_010" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v" 4835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0\"" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010.v" "error_adapter_0" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_irq_mapper embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_irq_mapper:irq_mapper " "Elaborating entity \"embedded_computer_system_irq_mapper\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_irq_mapper:irq_mapper\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "irq_mapper" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_rst_controller embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller " "Elaborating entity \"embedded_computer_system_rst_controller\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "rst_controller" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd" "rst_controller" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_rst_controller_001 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"embedded_computer_system_rst_controller_001\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "rst_controller_001" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_computer_system_rst_controller_002 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_002:rst_controller_002 " "Elaborating entity \"embedded_computer_system_rst_controller_002\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_002:rst_controller_002\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "rst_controller_002" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043318 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req embedded_computer_system_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at embedded_computer_system_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640376043319 "|CASE_4|embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" "rst_controller_002" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376043336 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640376047570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.24.21:00:54 Progress: Loading sldf533039e/alt_sld_fab_wrapper_hw.tcl " "2021.12.24.21:00:54 Progress: Loading sldf533039e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376054439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376058448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376058717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376062820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376063003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376063196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376063402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376063418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376063419 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640376064200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf533039e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf533039e/alt_sld_fab.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/ip/sldf533039e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376064736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376064736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376064911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376064911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376064976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376064976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376065116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376065116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376065277 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376065277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376065277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/ip/sldf533039e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376065443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376065443 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|ram_rtl_0 " "Inferred dual-clock RAM node \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1640376073731 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1640376073734 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1640376073734 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 131072 " "Parameter NUMWORDS_A set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 131072 " "Parameter NUMWORDS_B set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640376078456 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640376078456 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640376078456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376078553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|VHDL_DUALPORT_RAM:inst_DRAM_TEMPLATE\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 131072 " "Parameter \"NUMWORDS_A\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 131072 " "Parameter \"NUMWORDS_B\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376078553 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640376078553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umc1 " "Found entity 1: altsyncram_umc1" {  } { { "db/altsyncram_umc1.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/altsyncram_umc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376078755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376078755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_19a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_19a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_19a " "Found entity 1: decode_19a" {  } { { "db/decode_19a.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/decode_19a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376078925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376078925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qk9 " "Found entity 1: decode_qk9" {  } { { "db/decode_qk9.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/decode_qk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376079086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376079086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c3b " "Found entity 1: mux_c3b" {  } { { "db/mux_c3b.tdf" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/mux_c3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640376079295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376079295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "44 " "44 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640376080988 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 442 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 356 -1 0 } } { "embedded_computer_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2878 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 3878 -1 0 } } { "embedded_computer_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "embedded_computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 3500 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 2099 -1 0 } } { "embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd" 475 -1 0 } } { "embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_loop_limiter.v" 105 -1 0 } } { "embedded_computer_system/synthesis/submodules/acl_ll_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ll_fifo.v" 107 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 276 -1 0 } } { "embedded_computer_system/synthesis/submodules/acl_data_fifo.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640376081658 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640376081658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640376086479 "|CASE_4|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640376086479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376087220 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_0:buffer_0\|sample_buffer_internal:sample_buffer_internal_inst\|sample_buffer_function_wrapper:sample_buffer_internal\|sample_buffer_function:thesample_buffer_function\|bb_sample_buffer_B3:thebb_sample_buffer_B3\|bb_sample_buffer_B3_stall_region:thebb_sample_buffer_B3_stall_region\|i_acl_push_i1_throttle_push_sample_buffer76:thei_acl_push_i1_throttle_push_sample_buffer\|acl_push:thei_acl_push_i1_throttle_push_sample_buffer77\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "embedded_computer_system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_token_fifo_counter.v" 132 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1640376093332 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1640376093332 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "589 " "589 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640376093513 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer\|six_three_comp:f\|sum\[2\] " "Logic cell \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_buffer_1:buffer_1\|result_buffer_internal:result_buffer_internal_inst\|result_buffer_function_wrapper:result_buffer_internal\|result_buffer_function:theresult_buffer_function\|bb_result_buffer_B1_start:thebb_result_buffer_B1_start\|bb_result_buffer_B1_start_stall_region:thebb_result_buffer_B1_start_stall_region\|i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer:thei_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer_aunroll_x\|i_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14:thei_sfc_logic_c1_wt_entry_result_buffer_c1_enter_result_buffer14_aunroll_x\|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_result_buffer3_result_buffer\|six_three_comp:f\|sum\[2\]\"" {  } { { "embedded_computer_system/synthesis/submodules/six_three_comp.v" "sum\[2\]" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376093631 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1640376093631 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640376093923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640376093923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376094127 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_SDRAM_Nios_Test 24 " "Ignored 24 assignments for entity \"DE10_LITE_SDRAM_Nios_Test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376094656 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1640376094656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/output_files/CASE_4.map.smsg " "Generated suppressed messages file C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/output_files/CASE_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376098453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640376115054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640376115054 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 298 0 0 } } { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 802 0 0 } } { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 72 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1640376115576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640376116337 "|CASE_4|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640376116337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7229 " "Implemented 7229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640376116339 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640376116339 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1640376116339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6820 " "Implemented 6820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640376116339 ""} { "Info" "ICUT_CUT_TM_RAMS" "306 " "Implemented 306 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640376116339 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1640376116339 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1640376116339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640376116339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5205 " "Peak virtual memory: 5205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640376116957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 21:01:56 2021 " "Processing ended: Fri Dec 24 21:01:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640376116957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640376116957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640376116957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640376116957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640376119812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640376119823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 21:01:59 2021 " "Processing started: Fri Dec 24 21:01:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640376119823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640376119823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CASE_4 -c CASE_4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CASE_4 -c CASE_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640376119824 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640376120082 ""}
{ "Info" "0" "" "Project  = CASE_4" {  } {  } 0 0 "Project  = CASE_4" 0 0 "Fitter" 0 0 1640376120083 ""}
{ "Info" "0" "" "Revision = CASE_4" {  } {  } 0 0 "Revision = CASE_4" 0 0 "Fitter" 0 0 1640376120084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640376120552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640376120554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CASE_4 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CASE_4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640376120657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640376120714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640376120714 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640376120908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[1\] 1 1 -90 -5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-5000 ps) for embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640376120908 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1640376120908 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 5695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640376120911 ""}  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 5695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1640376120911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640376121339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640376121381 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640376122661 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640376122661 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 21896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640376122719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 21898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640376122719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 21900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640376122719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 21902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640376122719 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640376122719 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640376122720 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640376122720 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640376122720 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640376122720 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640376122732 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640376123451 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640376124522 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[1\] 1 1 -90 -5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-5000 ps) for embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640376124522 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1640376124522 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 5695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640376124535 ""}  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 5695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1640376124535 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640376126036 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1640376126036 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_computer_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'embedded_computer_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640376126302 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640376126353 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.sdc " "Reading SDC File: 'embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640376126386 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] MAX10_CLK1_50 " "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640376126605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640376126605 "|CASE_4|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640376126606 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1640376126606 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376126758 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376126758 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376126758 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1640376126758 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376126760 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376126760 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376126760 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1640376126760 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1640376126760 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640376126760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640376126760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640376126760 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640376126760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127578 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127578 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127578 ""}  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 5695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127579 ""}  } { { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 21880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127579 ""}  } { { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 21375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 10165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|W_rf_wren " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|W_rf_wren" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 3882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_cpu:cpu\|embedded_computer_system_cpu_cpu:cpu\|embedded_computer_system_cpu_cpu_nios2_oci:the_embedded_computer_system_cpu_cpu_nios2_oci\|embedded_computer_system_cpu_cpu_nios2_oci_debug:the_embedded_computer_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640376127579 ""}  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|s_wren " "Destination node embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|s_wren" {  } { { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 5753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|active_rnw~1 " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|active_rnw~1" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 9679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|active_cs_n~1 " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|active_cs_n~1" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 9680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 9692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640376127579 ""}  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127580 ""}  } { { "embedded_computer_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 10073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|prev_reset  " "Automatically promoted node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640376127580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|readdata\[0\]~2 " "Destination node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|readdata\[0\]~2" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 12097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640376127580 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640376127580 ""}  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 0 { 0 ""} 0 2277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640376127580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640376129393 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640376129405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640376129406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640376129427 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640376129471 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1640376129471 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1640376129471 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640376129472 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640376129498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640376131121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640376131136 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640376131136 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640376131136 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1640376131136 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640376131136 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 298 0 0 } } { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 802 0 0 } } { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 72 0 0 } } { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1640376131425 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1 0 " "PLL \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1 driven by embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"embedded_computer_system:inst_embedded_computer_system\|VGA_IP:vga_ip_0\|clock_divider:inst_clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1\" is driven by embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_pll:pll\|embedded_computer_system_pll_altpll_82g2:sd1\|wire_pll7_clk\[0\]~clkctrl" {  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "embedded_computer_system/synthesis/submodules/clock_divider.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd" 133 0 0 } } { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 183 0 0 } } { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 671 0 0 } } { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 72 0 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 150 -1 0 } } { "embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v" 298 0 0 } } { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 802 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1640376131442 ""}  } { { "db/clock_divider_altpll.v" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/db/clock_divider_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "embedded_computer_system/synthesis/submodules/clock_divider.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd" 133 0 0 } } { "embedded_computer_system/synthesis/submodules/VGA_IP.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd" 183 0 0 } } { "embedded_computer_system/synthesis/embedded_computer_system.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd" 671 0 0 } } { "CASE_4.vhd" "" { Text "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd" 72 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1640376131442 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_I2C_SCL " "Node \"CLK_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_I2C_SDA " "Node \"CLK_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640376132163 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1640376132163 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640376132170 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640376132209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640376135713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640376138065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640376138197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640376142511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640376142511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640376144846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640376149003 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640376149003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640376149746 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1640376149746 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640376149746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640376149749 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640376150240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640376150342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640376155920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640376155925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640376162123 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640376164674 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640376165861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/output_files/CASE_4.fit.smsg " "Generated suppressed messages file C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/output_files/CASE_4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640376166654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 141 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5519 " "Peak virtual memory: 5519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640376172301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 21:02:52 2021 " "Processing ended: Fri Dec 24 21:02:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640376172301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640376172301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640376172301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640376172301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640376174641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640376174648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 21:02:54 2021 " "Processing started: Fri Dec 24 21:02:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640376174648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640376174648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CASE_4 -c CASE_4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CASE_4 -c CASE_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640376174648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640376175531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640376178551 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640376178735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640376180492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 21:03:00 2021 " "Processing ended: Fri Dec 24 21:03:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640376180492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640376180492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640376180492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640376180492 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640376182049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640376183042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640376183049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 21:03:02 2021 " "Processing started: Fri Dec 24 21:03:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640376183049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640376183049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CASE_4 -c CASE_4 " "Command: quartus_sta CASE_4 -c CASE_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640376183050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640376183271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_SDRAM_Nios_Test 24 " "Ignored 24 assignments for entity \"DE10_LITE_SDRAM_Nios_Test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_SDRAM_Nios_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1640376193019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1640376193019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640376193551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640376193551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376193598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376193598 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640376194421 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1640376194421 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_computer_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'embedded_computer_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1640376194637 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1640376194684 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.sdc " "Reading SDC File: 'embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1640376194720 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] MAX10_CLK1_50 " "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640376194891 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640376194891 "|CASE_4|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640376194892 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640376194892 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376194995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376194995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376194995 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640376194995 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376194995 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376194995 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376194995 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1640376194995 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640376194999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640376195069 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1640376195083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.131 " "Worst-case setup slack is 46.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.131               0.000 altera_reserved_tck  " "   46.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376195092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376195103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.240 " "Worst-case recovery slack is 48.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.240               0.000 altera_reserved_tck  " "   48.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376195111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.069 " "Worst-case removal slack is 1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 altera_reserved_tck  " "    1.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376195117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.629 " "Worst-case minimum pulse width slack is 49.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629               0.000 altera_reserved_tck  " "   49.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376195125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376195125 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.091 ns " "Worst Case Available Settling Time: 197.091 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376195174 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640376195174 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640376195197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640376195254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640376201921 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] MAX10_CLK1_50 " "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640376202422 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640376202422 "|CASE_4|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640376202423 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640376202423 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376202434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376202434 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376202434 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640376202434 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376202434 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376202434 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376202434 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1640376202434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.490 " "Worst-case setup slack is 46.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.490               0.000 altera_reserved_tck  " "   46.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376202450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376202458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.399 " "Worst-case recovery slack is 48.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.399               0.000 altera_reserved_tck  " "   48.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376202466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.989 " "Worst-case removal slack is 0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376202470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.658 " "Worst-case minimum pulse width slack is 49.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.658               0.000 altera_reserved_tck  " "   49.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376202480 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.340 ns " "Worst Case Available Settling Time: 197.340 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376202522 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640376202522 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640376202545 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] MAX10_CLK1_50 " "Register embedded_computer_system:inst_embedded_computer_system\|embedded_computer_system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640376202960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640376202960 "|CASE_4|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640376202961 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640376202961 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376202972 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376202972 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_embedded_computer_system\|vga_ip_0\|inst_clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1640376202972 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640376202972 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376202973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376202973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640376202973 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1640376202973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.599 " "Worst-case setup slack is 48.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.599               0.000 altera_reserved_tck  " "   48.599               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376202981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376202981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376203000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.468 " "Worst-case recovery slack is 49.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 altera_reserved_tck  " "   49.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376203004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.465 " "Worst-case removal slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 altera_reserved_tck  " "    0.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376203013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.416 " "Worst-case minimum pulse width slack is 49.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640376203016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640376203016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.772 ns " "Worst Case Available Settling Time: 198.772 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640376203063 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640376203063 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640376204214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640376204219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 53 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640376204673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 21:03:24 2021 " "Processing ended: Fri Dec 24 21:03:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640376204673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640376204673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640376204673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640376204673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1640376206663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640376206671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 21:03:26 2021 " "Processing started: Fri Dec 24 21:03:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640376206671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640376206671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CASE_4 -c CASE_4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CASE_4 -c CASE_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640376206671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1640376208167 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1640376208820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CASE_4.vho C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/simulation/modelsim/ simulation " "Generated file CASE_4.vho in folder \"C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640376211073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640376212543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 21:03:32 2021 " "Processing ended: Fri Dec 24 21:03:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640376212543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640376212543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640376212543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640376212543 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 285 s " "Quartus Prime Full Compilation was successful. 0 errors, 285 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640376213972 ""}
