
sp-ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08006588  08006588  00016588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006820  08006820  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08006820  08006820  00016820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006828  08006828  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006828  08006828  00016828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800682c  0800682c  0001682c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08006830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  200001e4  08006a14  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08006a14  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae83  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b5d  00000000  00000000  0002b097  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b48  00000000  00000000  0002cbf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a60  00000000  00000000  0002d740  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021061  00000000  00000000  0002e1a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000094f2  00000000  00000000  0004f201  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7f2d  00000000  00000000  000586f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120620  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003734  00000000  00000000  0012069c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006570 	.word	0x08006570

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08006570 	.word	0x08006570

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <LCD_Init>:
uint8_t _rowOffsets[4];

uint8_t _currentRow;
uint8_t _currentCol;

void LCD_Init(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	_rs = GPIO_PIN_4;
 8000eac:	4b3c      	ldr	r3, [pc, #240]	; (8000fa0 <LCD_Init+0xf8>)
 8000eae:	2210      	movs	r2, #16
 8000eb0:	801a      	strh	r2, [r3, #0]
	_rw = GPIO_PIN_5;
 8000eb2:	4b3c      	ldr	r3, [pc, #240]	; (8000fa4 <LCD_Init+0xfc>)
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	801a      	strh	r2, [r3, #0]
	_enable = GPIO_PIN_6;
 8000eb8:	4b3b      	ldr	r3, [pc, #236]	; (8000fa8 <LCD_Init+0x100>)
 8000eba:	2240      	movs	r2, #64	; 0x40
 8000ebc:	801a      	strh	r2, [r3, #0]

	_data[0] = GPIO_PIN_0;
 8000ebe:	4b3b      	ldr	r3, [pc, #236]	; (8000fac <LCD_Init+0x104>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	801a      	strh	r2, [r3, #0]
	_data[1] = GPIO_PIN_1;
 8000ec4:	4b39      	ldr	r3, [pc, #228]	; (8000fac <LCD_Init+0x104>)
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	805a      	strh	r2, [r3, #2]
	_data[2] = GPIO_PIN_2;
 8000eca:	4b38      	ldr	r3, [pc, #224]	; (8000fac <LCD_Init+0x104>)
 8000ecc:	2204      	movs	r2, #4
 8000ece:	809a      	strh	r2, [r3, #4]
	_data[3] = GPIO_PIN_3;
 8000ed0:	4b36      	ldr	r3, [pc, #216]	; (8000fac <LCD_Init+0x104>)
 8000ed2:	2208      	movs	r2, #8
 8000ed4:	80da      	strh	r2, [r3, #6]

	_displayFunction = LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS;
 8000ed6:	4b36      	ldr	r3, [pc, #216]	; (8000fb0 <LCD_Init+0x108>)
 8000ed8:	2208      	movs	r2, #8
 8000eda:	701a      	strb	r2, [r3, #0]

	/* Start z wlaczonym podswietleniem */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8000edc:	2201      	movs	r2, #1
 8000ede:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ee2:	4834      	ldr	r0, [pc, #208]	; (8000fb4 <LCD_Init+0x10c>)
 8000ee4:	f001 ff0c 	bl	8002d00 <HAL_GPIO_WritePin>
	_LCD_SetRowOffsets(0x00, 0x40, 0x00 + LCD_COLUMNS, 0x40 + LCD_COLUMNS);
 8000ee8:	2354      	movs	r3, #84	; 0x54
 8000eea:	2214      	movs	r2, #20
 8000eec:	2140      	movs	r1, #64	; 0x40
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f000 f87c 	bl	8000fec <_LCD_SetRowOffsets>

	/* Opoznienia sa w celu ustablizowania napiec na diodach ekranu */
	HAL_Delay(50);
 8000ef4:	2032      	movs	r0, #50	; 0x32
 8000ef6:	f001 fc1d 	bl	8002734 <HAL_Delay>

	HAL_GPIO_WritePin(LCD_PORT, _rs, GPIO_PIN_RESET);
 8000efa:	4b29      	ldr	r3, [pc, #164]	; (8000fa0 <LCD_Init+0xf8>)
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	2200      	movs	r2, #0
 8000f00:	4619      	mov	r1, r3
 8000f02:	482d      	ldr	r0, [pc, #180]	; (8000fb8 <LCD_Init+0x110>)
 8000f04:	f001 fefc 	bl	8002d00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_PORT, _enable, GPIO_PIN_RESET);
 8000f08:	4b27      	ldr	r3, [pc, #156]	; (8000fa8 <LCD_Init+0x100>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4829      	ldr	r0, [pc, #164]	; (8000fb8 <LCD_Init+0x110>)
 8000f12:	f001 fef5 	bl	8002d00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_PORT, _rw, GPIO_PIN_RESET);
 8000f16:	4b23      	ldr	r3, [pc, #140]	; (8000fa4 <LCD_Init+0xfc>)
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4826      	ldr	r0, [pc, #152]	; (8000fb8 <LCD_Init+0x110>)
 8000f20:	f001 feee 	bl	8002d00 <HAL_GPIO_WritePin>

	/* procedura inicjalizacji dzialania na 4 bitach danych */
	_LCD_WriteData(0x03);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f000 fa3f 	bl	80013a8 <_LCD_WriteData>
	HAL_Delay(5);
 8000f2a:	2005      	movs	r0, #5
 8000f2c:	f001 fc02 	bl	8002734 <HAL_Delay>

	_LCD_WriteData(0x03);
 8000f30:	2003      	movs	r0, #3
 8000f32:	f000 fa39 	bl	80013a8 <_LCD_WriteData>
	HAL_Delay(5);
 8000f36:	2005      	movs	r0, #5
 8000f38:	f001 fbfc 	bl	8002734 <HAL_Delay>

	_LCD_WriteData(0x03);
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	f000 fa33 	bl	80013a8 <_LCD_WriteData>
	HAL_Delay(1);
 8000f42:	2001      	movs	r0, #1
 8000f44:	f001 fbf6 	bl	8002734 <HAL_Delay>

	_LCD_WriteData(0x02);
 8000f48:	2002      	movs	r0, #2
 8000f4a:	f000 fa2d 	bl	80013a8 <_LCD_WriteData>
	_LCD_SendCommand(LCD_FUNCTIONSET | _displayFunction);
 8000f4e:	4b18      	ldr	r3, [pc, #96]	; (8000fb0 <LCD_Init+0x108>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	f043 0320 	orr.w	r3, r3, #32
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f000 f988 	bl	800126e <_LCD_SendCommand>
	_displayControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000f5e:	4b17      	ldr	r3, [pc, #92]	; (8000fbc <LCD_Init+0x114>)
 8000f60:	2204      	movs	r2, #4
 8000f62:	701a      	strb	r2, [r3, #0]

	LCD_DisplayOn();
 8000f64:	f000 f8a8 	bl	80010b8 <LCD_DisplayOn>
	LCD_ClearScreen();
 8000f68:	f000 f860 	bl	800102c <LCD_ClearScreen>

	/* Domyslna forma tekstu */
	_displayMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000f6c:	4b14      	ldr	r3, [pc, #80]	; (8000fc0 <LCD_Init+0x118>)
 8000f6e:	2202      	movs	r2, #2
 8000f70:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(LCD_ENTRYMODESET | _displayMode);
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <LCD_Init+0x118>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	f043 0304 	orr.w	r3, r3, #4
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 f976 	bl	800126e <_LCD_SendCommand>

	_currentRow = 0;
 8000f82:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <LCD_Init+0x11c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
	_currentCol = 0;
 8000f88:	4b0f      	ldr	r3, [pc, #60]	; (8000fc8 <LCD_Init+0x120>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]

	LCD_PrintCentered("booting...");
 8000f8e:	480f      	ldr	r0, [pc, #60]	; (8000fcc <LCD_Init+0x124>)
 8000f90:	f000 f8f2 	bl	8001178 <LCD_PrintCentered>

	LCD_DefineCustomChar(0, _degreeChar);
 8000f94:	490e      	ldr	r1, [pc, #56]	; (8000fd0 <LCD_Init+0x128>)
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 f940 	bl	800121c <LCD_DefineCustomChar>
}
 8000f9c:	bf00      	nop
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000228 	.word	0x20000228
 8000fa4:	20000212 	.word	0x20000212
 8000fa8:	2000022c 	.word	0x2000022c
 8000fac:	20000220 	.word	0x20000220
 8000fb0:	20000214 	.word	0x20000214
 8000fb4:	40020800 	.word	0x40020800
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	2000021c 	.word	0x2000021c
 8000fc0:	2000021e 	.word	0x2000021e
 8000fc4:	20000210 	.word	0x20000210
 8000fc8:	2000021d 	.word	0x2000021d
 8000fcc:	08006588 	.word	0x08006588
 8000fd0:	20000000 	.word	0x20000000

08000fd4 <LCD_ToggleBackgroundLED>:

void LCD_ToggleBackgroundLED(void) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
 8000fd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fdc:	4802      	ldr	r0, [pc, #8]	; (8000fe8 <LCD_ToggleBackgroundLED+0x14>)
 8000fde:	f001 fea8 	bl	8002d32 <HAL_GPIO_TogglePin>
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40020800 	.word	0x40020800

08000fec <_LCD_SetRowOffsets>:

void _LCD_SetRowOffsets(int row0, int row1, int row2, int row3) {
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	603b      	str	r3, [r7, #0]
	_rowOffsets[0] = row0;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <_LCD_SetRowOffsets+0x3c>)
 8001000:	701a      	strb	r2, [r3, #0]
	_rowOffsets[1] = row1;
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b08      	ldr	r3, [pc, #32]	; (8001028 <_LCD_SetRowOffsets+0x3c>)
 8001008:	705a      	strb	r2, [r3, #1]
	_rowOffsets[2] = row2;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <_LCD_SetRowOffsets+0x3c>)
 8001010:	709a      	strb	r2, [r3, #2]
	_rowOffsets[3] = row3;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <_LCD_SetRowOffsets+0x3c>)
 8001018:	70da      	strb	r2, [r3, #3]
}
 800101a:	bf00      	nop
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000218 	.word	0x20000218

0800102c <LCD_ClearScreen>:

void LCD_ClearScreen(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
	_LCD_SendCommand(LCD_CLEARDISPLAY);
 8001030:	2001      	movs	r0, #1
 8001032:	f000 f91c 	bl	800126e <_LCD_SendCommand>
	HAL_Delay(2);
 8001036:	2002      	movs	r0, #2
 8001038:	f001 fb7c 	bl	8002734 <HAL_Delay>
	LCD_ResetCursor();
 800103c:	f000 f802 	bl	8001044 <LCD_ResetCursor>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}

08001044 <LCD_ResetCursor>:

void LCD_ResetCursor(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	_LCD_SendCommand(LCD_RETURNHOME);
 8001048:	2002      	movs	r0, #2
 800104a:	f000 f910 	bl	800126e <_LCD_SendCommand>
	HAL_Delay(2);
 800104e:	2002      	movs	r0, #2
 8001050:	f001 fb70 	bl	8002734 <HAL_Delay>
	LCD_SetCursor(0, 0);
 8001054:	2100      	movs	r1, #0
 8001056:	2000      	movs	r0, #0
 8001058:	f000 f802 	bl	8001060 <LCD_SetCursor>
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}

08001060 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t col, uint8_t row) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	460a      	mov	r2, r1
 800106a:	71fb      	strb	r3, [r7, #7]
 800106c:	4613      	mov	r3, r2
 800106e:	71bb      	strb	r3, [r7, #6]
	/* Aby nigdy nie wyjsc poza zakres tablicy */
	if (row >= LCD_ROWS) {
 8001070:	79bb      	ldrb	r3, [r7, #6]
 8001072:	2b03      	cmp	r3, #3
 8001074:	d901      	bls.n	800107a <LCD_SetCursor+0x1a>
		row = LCD_ROWS - 1;
 8001076:	2303      	movs	r3, #3
 8001078:	71bb      	strb	r3, [r7, #6]
	}

	_LCD_SendCommand(LCD_SETDDRAMADDR | (col + _rowOffsets[row]));
 800107a:	79bb      	ldrb	r3, [r7, #6]
 800107c:	4a0b      	ldr	r2, [pc, #44]	; (80010ac <LCD_SetCursor+0x4c>)
 800107e:	5cd2      	ldrb	r2, [r2, r3]
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	4413      	add	r3, r2
 8001084:	b2db      	uxtb	r3, r3
 8001086:	b25b      	sxtb	r3, r3
 8001088:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800108c:	b25b      	sxtb	r3, r3
 800108e:	b2db      	uxtb	r3, r3
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f8ec 	bl	800126e <_LCD_SendCommand>
	_currentRow = row;
 8001096:	4a06      	ldr	r2, [pc, #24]	; (80010b0 <LCD_SetCursor+0x50>)
 8001098:	79bb      	ldrb	r3, [r7, #6]
 800109a:	7013      	strb	r3, [r2, #0]
	_currentCol = col;
 800109c:	4a05      	ldr	r2, [pc, #20]	; (80010b4 <LCD_SetCursor+0x54>)
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	7013      	strb	r3, [r2, #0]
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000218 	.word	0x20000218
 80010b0:	20000210 	.word	0x20000210
 80010b4:	2000021d 	.word	0x2000021d

080010b8 <LCD_DisplayOn>:

void LCD_DisplayOff(void) {
	_displayControl &= ~LCD_DISPLAYON;
	_LCD_SendCommand(LCD_DISPLAYCONTROL | _displayControl);
}
void LCD_DisplayOn(void) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	_displayControl |= LCD_DISPLAYON;
 80010bc:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <LCD_DisplayOn+0x28>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <LCD_DisplayOn+0x28>)
 80010c8:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(LCD_DISPLAYCONTROL | _displayControl);
 80010ca:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <LCD_DisplayOn+0x28>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	f043 0308 	orr.w	r3, r3, #8
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 f8ca 	bl	800126e <_LCD_SendCommand>
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000021c 	.word	0x2000021c

080010e4 <LCD_Print>:
void LCD_DisableAutoscroll(void) {
	_displayMode &= ~LCD_ENTRYSHIFTINCREMENT;
	_LCD_SendCommand(LCD_ENTRYMODESET | _displayMode);
}

void LCD_Print(const char str[]) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	if (str == NULL)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d018      	beq.n	8001124 <LCD_Print+0x40>
		return;

	const uint8_t *buffer = (const uint8_t*) str;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	613b      	str	r3, [r7, #16]
	size_t size = strlen(str);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff f86a 	bl	80001d0 <strlen>
 80010fc:	60f8      	str	r0, [r7, #12]

	for (int i = 0; i < size; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e00a      	b.n	800111a <LCD_Print+0x36>
		_LCD_SendData(buffer[i], true);
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2101      	movs	r1, #1
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f8bc 	bl	800128c <_LCD_SendData>
	for (int i = 0; i < size; i++) {
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	3301      	adds	r3, #1
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	429a      	cmp	r2, r3
 8001120:	d8f0      	bhi.n	8001104 <LCD_Print+0x20>
 8001122:	e000      	b.n	8001126 <LCD_Print+0x42>
		return;
 8001124:	bf00      	nop
	}
}
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <LCD_PrintDegree>:

void LCD_PrintDegree(void) {
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	_LCD_SendData((0), true);
 8001130:	2101      	movs	r1, #1
 8001132:	2000      	movs	r0, #0
 8001134:	f000 f8aa 	bl	800128c <_LCD_SendData>
}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}

0800113c <LCD_Printf>:

void LCD_Printf(const char format[], ...) {
 800113c:	b40f      	push	{r0, r1, r2, r3}
 800113e:	b580      	push	{r7, lr}
 8001140:	b096      	sub	sp, #88	; 0x58
 8001142:	af00      	add	r7, sp, #0
	va_list va;
	va_start(va, format);
 8001144:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001148:	653b      	str	r3, [r7, #80]	; 0x50

	char str[80];
	const int size = vsnprintf(str, (uint8_t) -1, format, va);
 800114a:	4638      	mov	r0, r7
 800114c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800114e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001150:	21ff      	movs	r1, #255	; 0xff
 8001152:	f003 fe3d 	bl	8004dd0 <vsniprintf>
 8001156:	6578      	str	r0, [r7, #84]	; 0x54

	va_end(va);

	if (size > 80)
 8001158:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800115a:	2b50      	cmp	r3, #80	; 0x50
 800115c:	dc04      	bgt.n	8001168 <LCD_Printf+0x2c>
		return;

	LCD_Print(str);
 800115e:	463b      	mov	r3, r7
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ffbf 	bl	80010e4 <LCD_Print>
 8001166:	e000      	b.n	800116a <LCD_Printf+0x2e>
		return;
 8001168:	bf00      	nop
}
 800116a:	3758      	adds	r7, #88	; 0x58
 800116c:	46bd      	mov	sp, r7
 800116e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001172:	b004      	add	sp, #16
 8001174:	4770      	bx	lr
	...

08001178 <LCD_PrintCentered>:
		_LCD_SendData(((const uint8_t*) str)[i], true);
		HAL_Delay(delay);
	}
}

void LCD_PrintCentered(const char str[]) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
	const int size = strlen(str);
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff f825 	bl	80001d0 <strlen>
 8001186:	4603      	mov	r3, r0
 8001188:	60fb      	str	r3, [r7, #12]
	if (size > 20)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2b14      	cmp	r3, #20
 800118e:	dc14      	bgt.n	80011ba <LCD_PrintCentered+0x42>
		return;

	_currentCol = (int) ((LCD_COLUMNS - size) / 2);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f1c3 0314 	rsb	r3, r3, #20
 8001196:	0fda      	lsrs	r2, r3, #31
 8001198:	4413      	add	r3, r2
 800119a:	105b      	asrs	r3, r3, #1
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <LCD_PrintCentered+0x4c>)
 80011a0:	701a      	strb	r2, [r3, #0]

	LCD_SetCursor(_currentCol, _currentRow);
 80011a2:	4b08      	ldr	r3, [pc, #32]	; (80011c4 <LCD_PrintCentered+0x4c>)
 80011a4:	781a      	ldrb	r2, [r3, #0]
 80011a6:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <LCD_PrintCentered+0x50>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	4619      	mov	r1, r3
 80011ac:	4610      	mov	r0, r2
 80011ae:	f7ff ff57 	bl	8001060 <LCD_SetCursor>
	LCD_Print(str);
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff ff96 	bl	80010e4 <LCD_Print>
 80011b8:	e000      	b.n	80011bc <LCD_PrintCentered+0x44>
		return;
 80011ba:	bf00      	nop
}
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	2000021d 	.word	0x2000021d
 80011c8:	20000210 	.word	0x20000210

080011cc <LCD_NextLine>:

void LCD_NextLine(const char text[]) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	LCD_Print(text);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ff85 	bl	80010e4 <LCD_Print>

	_currentCol = 0;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <LCD_NextLine+0x48>)
 80011dc:	2200      	movs	r2, #0
 80011de:	701a      	strb	r2, [r3, #0]
	++_currentRow;
 80011e0:	4b0d      	ldr	r3, [pc, #52]	; (8001218 <LCD_NextLine+0x4c>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	4b0b      	ldr	r3, [pc, #44]	; (8001218 <LCD_NextLine+0x4c>)
 80011ea:	701a      	strb	r2, [r3, #0]

	if (_currentRow >= LCD_ROWS) {
 80011ec:	4b0a      	ldr	r3, [pc, #40]	; (8001218 <LCD_NextLine+0x4c>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b03      	cmp	r3, #3
 80011f2:	d902      	bls.n	80011fa <LCD_NextLine+0x2e>
		_currentRow = 0;
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <LCD_NextLine+0x4c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	701a      	strb	r2, [r3, #0]
	}

	LCD_SetCursor(_currentCol, _currentRow);
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <LCD_NextLine+0x48>)
 80011fc:	781a      	ldrb	r2, [r3, #0]
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <LCD_NextLine+0x4c>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	4619      	mov	r1, r3
 8001204:	4610      	mov	r0, r2
 8001206:	f7ff ff2b 	bl	8001060 <LCD_SetCursor>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000021d 	.word	0x2000021d
 8001218:	20000210 	.word	0x20000210

0800121c <LCD_DefineCustomChar>:

void LCD_DefineCustomChar(uint8_t location, uint8_t bytes[]) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	6039      	str	r1, [r7, #0]
 8001226:	71fb      	strb	r3, [r7, #7]
	/* 8 miejsc do zapisu 0-7 */
	location &= 0x7; /* zawsze bezpieczny adres */
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	71fb      	strb	r3, [r7, #7]
	_LCD_SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	b25b      	sxtb	r3, r3
 8001236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800123a:	b25b      	sxtb	r3, r3
 800123c:	b2db      	uxtb	r3, r3
 800123e:	4618      	mov	r0, r3
 8001240:	f000 f815 	bl	800126e <_LCD_SendCommand>
	for (int i = 0; i < 8; i++) {
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	e00a      	b.n	8001260 <LCD_DefineCustomChar+0x44>
		_LCD_SendData(bytes[i], false);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f819 	bl	800128c <_LCD_SendData>
	for (int i = 0; i < 8; i++) {
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	3301      	adds	r3, #1
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2b07      	cmp	r3, #7
 8001264:	ddf1      	ble.n	800124a <LCD_DefineCustomChar+0x2e>
	}
}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <_LCD_SendCommand>:

void _LCD_SendCommand(uint8_t value) {
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	4603      	mov	r3, r0
 8001276:	71fb      	strb	r3, [r7, #7]
	_LCD_SendByteWithState(value, GPIO_PIN_RESET);
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f000 f83f 	bl	8001300 <_LCD_SendByteWithState>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <_LCD_SendData>:

void _LCD_SendData(uint8_t value, bool moveCursor) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	460a      	mov	r2, r1
 8001296:	71fb      	strb	r3, [r7, #7]
 8001298:	4613      	mov	r3, r2
 800129a:	71bb      	strb	r3, [r7, #6]
	_LCD_SendByteWithState(value, GPIO_PIN_SET);
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	2101      	movs	r1, #1
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f82d 	bl	8001300 <_LCD_SendByteWithState>

	if (moveCursor) {
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d021      	beq.n	80012f0 <_LCD_SendData+0x64>
		++_currentCol;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <_LCD_SendData+0x6c>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	3301      	adds	r3, #1
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <_LCD_SendData+0x6c>)
 80012b6:	701a      	strb	r2, [r3, #0]
		if (_currentCol >= LCD_COLUMNS) {
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <_LCD_SendData+0x6c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b13      	cmp	r3, #19
 80012be:	d917      	bls.n	80012f0 <_LCD_SendData+0x64>
			_currentCol = 0;
 80012c0:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <_LCD_SendData+0x6c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
			++_currentRow;
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <_LCD_SendData+0x70>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	3301      	adds	r3, #1
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <_LCD_SendData+0x70>)
 80012d0:	701a      	strb	r2, [r3, #0]

			if (_currentRow >= LCD_ROWS) {
 80012d2:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <_LCD_SendData+0x70>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	d902      	bls.n	80012e0 <_LCD_SendData+0x54>
				_currentRow = 0;
 80012da:	4b08      	ldr	r3, [pc, #32]	; (80012fc <_LCD_SendData+0x70>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
			}
			LCD_SetCursor(_currentCol, _currentRow);
 80012e0:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <_LCD_SendData+0x6c>)
 80012e2:	781a      	ldrb	r2, [r3, #0]
 80012e4:	4b05      	ldr	r3, [pc, #20]	; (80012fc <_LCD_SendData+0x70>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4619      	mov	r1, r3
 80012ea:	4610      	mov	r0, r2
 80012ec:	f7ff feb8 	bl	8001060 <LCD_SetCursor>
		}
	}
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	2000021d 	.word	0x2000021d
 80012fc:	20000210 	.word	0x20000210

08001300 <_LCD_SendByteWithState>:

void _LCD_SendByteWithState(uint8_t value, GPIO_PinState mode) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	460a      	mov	r2, r1
 800130a:	71fb      	strb	r3, [r7, #7]
 800130c:	4613      	mov	r3, r2
 800130e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(LCD_PORT, _rs, mode);
 8001310:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <_LCD_SendByteWithState+0x50>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	79ba      	ldrb	r2, [r7, #6]
 8001316:	4619      	mov	r1, r3
 8001318:	480e      	ldr	r0, [pc, #56]	; (8001354 <_LCD_SendByteWithState+0x54>)
 800131a:	f001 fcf1 	bl	8002d00 <HAL_GPIO_WritePin>

	if (_rw != 255) {
 800131e:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <_LCD_SendByteWithState+0x58>)
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	2bff      	cmp	r3, #255	; 0xff
 8001324:	d006      	beq.n	8001334 <_LCD_SendByteWithState+0x34>
		HAL_GPIO_WritePin(LCD_PORT, _rw, GPIO_PIN_RESET);
 8001326:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <_LCD_SendByteWithState+0x58>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	2200      	movs	r2, #0
 800132c:	4619      	mov	r1, r3
 800132e:	4809      	ldr	r0, [pc, #36]	; (8001354 <_LCD_SendByteWithState+0x54>)
 8001330:	f001 fce6 	bl	8002d00 <HAL_GPIO_WritePin>
	}

	_LCD_WriteData(value >> 4);
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	091b      	lsrs	r3, r3, #4
 8001338:	b2db      	uxtb	r3, r3
 800133a:	4618      	mov	r0, r3
 800133c:	f000 f834 	bl	80013a8 <_LCD_WriteData>
	_LCD_WriteData(value);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f830 	bl	80013a8 <_LCD_WriteData>
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000228 	.word	0x20000228
 8001354:	40021000 	.word	0x40021000
 8001358:	20000212 	.word	0x20000212

0800135c <_LCD_EnableSignal>:

void _LCD_EnableSignal(void) {
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_PORT, _enable, GPIO_PIN_RESET);
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <_LCD_EnableSignal+0x44>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	2200      	movs	r2, #0
 8001366:	4619      	mov	r1, r3
 8001368:	480e      	ldr	r0, [pc, #56]	; (80013a4 <_LCD_EnableSignal+0x48>)
 800136a:	f001 fcc9 	bl	8002d00 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800136e:	2001      	movs	r0, #1
 8001370:	f001 f9e0 	bl	8002734 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_PORT, _enable, GPIO_PIN_SET);
 8001374:	4b0a      	ldr	r3, [pc, #40]	; (80013a0 <_LCD_EnableSignal+0x44>)
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	2201      	movs	r2, #1
 800137a:	4619      	mov	r1, r3
 800137c:	4809      	ldr	r0, [pc, #36]	; (80013a4 <_LCD_EnableSignal+0x48>)
 800137e:	f001 fcbf 	bl	8002d00 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001382:	2001      	movs	r0, #1
 8001384:	f001 f9d6 	bl	8002734 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_PORT, _enable, GPIO_PIN_RESET);
 8001388:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <_LCD_EnableSignal+0x44>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	2200      	movs	r2, #0
 800138e:	4619      	mov	r1, r3
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <_LCD_EnableSignal+0x48>)
 8001392:	f001 fcb5 	bl	8002d00 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001396:	2001      	movs	r0, #1
 8001398:	f001 f9cc 	bl	8002734 <HAL_Delay>
}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	2000022c 	.word	0x2000022c
 80013a4:	40021000 	.word	0x40021000

080013a8 <_LCD_WriteData>:

void _LCD_WriteData(uint8_t value) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 4; i++) {
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	e012      	b.n	80013de <_LCD_WriteData+0x36>
		/* Little Endian */
		HAL_GPIO_WritePin(LCD_PORT, _data[i],
 80013b8:	4a0d      	ldr	r2, [pc, #52]	; (80013f0 <_LCD_WriteData+0x48>)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
				((value >> i) & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80013c0:	79fa      	ldrb	r2, [r7, #7]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	fa42 f303 	asr.w	r3, r2, r3
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	b2db      	uxtb	r3, r3
		HAL_GPIO_WritePin(LCD_PORT, _data[i],
 80013d0:	461a      	mov	r2, r3
 80013d2:	4808      	ldr	r0, [pc, #32]	; (80013f4 <_LCD_WriteData+0x4c>)
 80013d4:	f001 fc94 	bl	8002d00 <HAL_GPIO_WritePin>
	for (int i = 0; i < 4; i++) {
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	3301      	adds	r3, #1
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2b03      	cmp	r3, #3
 80013e2:	dde9      	ble.n	80013b8 <_LCD_WriteData+0x10>
	}

	_LCD_EnableSignal();
 80013e4:	f7ff ffba 	bl	800135c <_LCD_EnableSignal>
}
 80013e8:	bf00      	nop
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000220 	.word	0x20000220
 80013f4:	40021000 	.word	0x40021000

080013f8 <RGB_Init>:
	
uint16_t _state;
RGB_Mode _mode;

void RGB_Init(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
	_CCR1 = 0;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <RGB_Init+0x2c>)
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <RGB_Init+0x30>)
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 8001408:	4b08      	ldr	r3, [pc, #32]	; (800142c <RGB_Init+0x34>)
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
	_state = 0;
 800140e:	4b08      	ldr	r3, [pc, #32]	; (8001430 <RGB_Init+0x38>)
 8001410:	2200      	movs	r2, #0
 8001412:	801a      	strh	r2, [r3, #0]
	_mode = NONE;
 8001414:	4b07      	ldr	r3, [pc, #28]	; (8001434 <RGB_Init+0x3c>)
 8001416:	220a      	movs	r2, #10
 8001418:	701a      	strb	r2, [r3, #0]
}
 800141a:	bf00      	nop
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	20000238 	.word	0x20000238
 8001428:	20000230 	.word	0x20000230
 800142c:	2000023c 	.word	0x2000023c
 8001430:	20000234 	.word	0x20000234
 8001434:	20000240 	.word	0x20000240

08001438 <RGB_SetWhite>:
void RGB_SetWhite(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	_mode = White;
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <RGB_SetWhite+0x2c>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
	
	_CCR1 = RGB_MAX_REGISTER_VAL;
 8001442:	4b09      	ldr	r3, [pc, #36]	; (8001468 <RGB_SetWhite+0x30>)
 8001444:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001448:	601a      	str	r2, [r3, #0]
	_CCR2 = RGB_MAX_REGISTER_VAL;
 800144a:	4b08      	ldr	r3, [pc, #32]	; (800146c <RGB_SetWhite+0x34>)
 800144c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001450:	601a      	str	r2, [r3, #0]
	_CCR3 = RGB_MAX_REGISTER_VAL;
 8001452:	4b07      	ldr	r3, [pc, #28]	; (8001470 <RGB_SetWhite+0x38>)
 8001454:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001458:	601a      	str	r2, [r3, #0]
	
	_RGB_UpdateRegisters();
 800145a:	f000 f879 	bl	8001550 <_RGB_UpdateRegisters>
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000240 	.word	0x20000240
 8001468:	20000238 	.word	0x20000238
 800146c:	20000230 	.word	0x20000230
 8001470:	2000023c 	.word	0x2000023c

08001474 <RGB_SetRed>:
void RGB_SetRed(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	_mode = Red;
 8001478:	4b08      	ldr	r3, [pc, #32]	; (800149c <RGB_SetRed+0x28>)
 800147a:	2202      	movs	r2, #2
 800147c:	701a      	strb	r2, [r3, #0]
	
	_CCR1 = RGB_MAX_REGISTER_VAL;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <RGB_SetRed+0x2c>)
 8001480:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001484:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <RGB_SetRed+0x30>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 800148c:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <RGB_SetRed+0x34>)
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
	
	_RGB_UpdateRegisters();
 8001492:	f000 f85d 	bl	8001550 <_RGB_UpdateRegisters>
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000240 	.word	0x20000240
 80014a0:	20000238 	.word	0x20000238
 80014a4:	20000230 	.word	0x20000230
 80014a8:	2000023c 	.word	0x2000023c

080014ac <RGB_SetGreen>:
void RGB_SetGreen(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	_mode = Green;
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <RGB_SetGreen+0x28>)
 80014b2:	2203      	movs	r2, #3
 80014b4:	701a      	strb	r2, [r3, #0]
	
	_CCR1 = 0;
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <RGB_SetGreen+0x2c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
	_CCR2 = RGB_MAX_REGISTER_VAL;
 80014bc:	4b07      	ldr	r3, [pc, #28]	; (80014dc <RGB_SetGreen+0x30>)
 80014be:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014c2:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 80014c4:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <RGB_SetGreen+0x34>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
	
	_RGB_UpdateRegisters();
 80014ca:	f000 f841 	bl	8001550 <_RGB_UpdateRegisters>
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000240 	.word	0x20000240
 80014d8:	20000238 	.word	0x20000238
 80014dc:	20000230 	.word	0x20000230
 80014e0:	2000023c 	.word	0x2000023c

080014e4 <RGB_SetBlue>:
void RGB_SetBlue(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	_mode = Blue;
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <RGB_SetBlue+0x28>)
 80014ea:	2204      	movs	r2, #4
 80014ec:	701a      	strb	r2, [r3, #0]
	
	_CCR1 = 0;
 80014ee:	4b08      	ldr	r3, [pc, #32]	; (8001510 <RGB_SetBlue+0x2c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 80014f4:	4b07      	ldr	r3, [pc, #28]	; (8001514 <RGB_SetBlue+0x30>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
	_CCR3 = RGB_MAX_REGISTER_VAL;
 80014fa:	4b07      	ldr	r3, [pc, #28]	; (8001518 <RGB_SetBlue+0x34>)
 80014fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001500:	601a      	str	r2, [r3, #0]
	
	_RGB_UpdateRegisters();
 8001502:	f000 f825 	bl	8001550 <_RGB_UpdateRegisters>
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000240 	.word	0x20000240
 8001510:	20000238 	.word	0x20000238
 8001514:	20000230 	.word	0x20000230
 8001518:	2000023c 	.word	0x2000023c

0800151c <RGB_SetBlack>:
void RGB_SetBlack(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
	_mode = Disabled;
 8001520:	4b07      	ldr	r3, [pc, #28]	; (8001540 <RGB_SetBlack+0x24>)
 8001522:	2200      	movs	r2, #0
 8001524:	701a      	strb	r2, [r3, #0]
	
	_CCR1 = 0;
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <RGB_SetBlack+0x28>)
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <RGB_SetBlack+0x2c>)
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <RGB_SetBlack+0x30>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
	
	_RGB_UpdateRegisters();
 8001538:	f000 f80a 	bl	8001550 <_RGB_UpdateRegisters>
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000240 	.word	0x20000240
 8001544:	20000238 	.word	0x20000238
 8001548:	20000230 	.word	0x20000230
 800154c:	2000023c 	.word	0x2000023c

08001550 <_RGB_UpdateRegisters>:

void _RGB_UpdateRegisters(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
	if (_CCR1 > RGB_MAX_REGISTER_VAL) _CCR1 = RGB_MAX_REGISTER_VAL;
 8001554:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <_RGB_UpdateRegisters+0x80>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800155c:	d303      	bcc.n	8001566 <_RGB_UpdateRegisters+0x16>
 800155e:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <_RGB_UpdateRegisters+0x80>)
 8001560:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001564:	601a      	str	r2, [r3, #0]
	if (_CCR2 > RGB_MAX_REGISTER_VAL) _CCR2 = RGB_MAX_REGISTER_VAL;
 8001566:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <_RGB_UpdateRegisters+0x84>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800156e:	d303      	bcc.n	8001578 <_RGB_UpdateRegisters+0x28>
 8001570:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <_RGB_UpdateRegisters+0x84>)
 8001572:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001576:	601a      	str	r2, [r3, #0]
	if (_CCR3 > RGB_MAX_REGISTER_VAL) _CCR3 = RGB_MAX_REGISTER_VAL;
 8001578:	4b17      	ldr	r3, [pc, #92]	; (80015d8 <_RGB_UpdateRegisters+0x88>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001580:	d303      	bcc.n	800158a <_RGB_UpdateRegisters+0x3a>
 8001582:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <_RGB_UpdateRegisters+0x88>)
 8001584:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001588:	601a      	str	r2, [r3, #0]
	
	if (_CCR1 < 0) _CCR1 = 0;
	if (_CCR2 < 0) _CCR2 = 0;
	if (_CCR3 < 0) _CCR3 = 0;
	
	TIM2->CCR1 = _CCR1;
 800158a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <_RGB_UpdateRegisters+0x80>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR2 = _CCR2;
 8001594:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001598:	4b0e      	ldr	r3, [pc, #56]	; (80015d4 <_RGB_UpdateRegisters+0x84>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6393      	str	r3, [r2, #56]	; 0x38
	TIM2->CCR3 = _CCR3;
 800159e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <_RGB_UpdateRegisters+0x88>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	63d3      	str	r3, [r2, #60]	; 0x3c
	
	++_state;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <_RGB_UpdateRegisters+0x8c>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	3301      	adds	r3, #1
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <_RGB_UpdateRegisters+0x8c>)
 80015b2:	801a      	strh	r2, [r3, #0]
	if (_state > RGB_MAX_REGISTER_VAL - 3) _state = 0;
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <_RGB_UpdateRegisters+0x8c>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	f5b3 7f79 	cmp.w	r3, #996	; 0x3e4
 80015bc:	d902      	bls.n	80015c4 <_RGB_UpdateRegisters+0x74>
 80015be:	4b07      	ldr	r3, [pc, #28]	; (80015dc <_RGB_UpdateRegisters+0x8c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	801a      	strh	r2, [r3, #0]
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	20000238 	.word	0x20000238
 80015d4:	20000230 	.word	0x20000230
 80015d8:	2000023c 	.word	0x2000023c
 80015dc:	20000234 	.word	0x20000234

080015e0 <RGB_Rainbow>:

void RGB_Rainbow(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	if (_mode != Rainbow) _state = 0;
 80015e4:	4b41      	ldr	r3, [pc, #260]	; (80016ec <RGB_Rainbow+0x10c>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b09      	cmp	r3, #9
 80015ea:	d002      	beq.n	80015f2 <RGB_Rainbow+0x12>
 80015ec:	4b40      	ldr	r3, [pc, #256]	; (80016f0 <RGB_Rainbow+0x110>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
	_mode = Rainbow;
 80015f2:	4b3e      	ldr	r3, [pc, #248]	; (80016ec <RGB_Rainbow+0x10c>)
 80015f4:	2209      	movs	r2, #9
 80015f6:	701a      	strb	r2, [r3, #0]
	
	switch (_state)
 80015f8:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <RGB_Rainbow+0x110>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	f240 124d 	movw	r2, #333	; 0x14d
 8001600:	4293      	cmp	r3, r2
 8001602:	d010      	beq.n	8001626 <RGB_Rainbow+0x46>
 8001604:	f240 229a 	movw	r2, #666	; 0x29a
 8001608:	4293      	cmp	r3, r2
 800160a:	d017      	beq.n	800163c <RGB_Rainbow+0x5c>
 800160c:	2b00      	cmp	r3, #0
 800160e:	d120      	bne.n	8001652 <RGB_Rainbow+0x72>
	{
	case 0: 
		{
			_CCR1 = RGB_MAX_REGISTER_VAL;
 8001610:	4b38      	ldr	r3, [pc, #224]	; (80016f4 <RGB_Rainbow+0x114>)
 8001612:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001616:	601a      	str	r2, [r3, #0]
			_CCR2 = 0;
 8001618:	4b37      	ldr	r3, [pc, #220]	; (80016f8 <RGB_Rainbow+0x118>)
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
			_CCR3 = 0;
 800161e:	4b37      	ldr	r3, [pc, #220]	; (80016fc <RGB_Rainbow+0x11c>)
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
			break;
 8001624:	e05e      	b.n	80016e4 <RGB_Rainbow+0x104>
		}
	case (int)(RGB_MAX_REGISTER_VAL / 3): 
		{
			_CCR1 = 0;
 8001626:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <RGB_Rainbow+0x114>)
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
			_CCR2 = RGB_MAX_REGISTER_VAL;
 800162c:	4b32      	ldr	r3, [pc, #200]	; (80016f8 <RGB_Rainbow+0x118>)
 800162e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001632:	601a      	str	r2, [r3, #0]
			_CCR3 = 0;
 8001634:	4b31      	ldr	r3, [pc, #196]	; (80016fc <RGB_Rainbow+0x11c>)
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
			break;
 800163a:	e053      	b.n	80016e4 <RGB_Rainbow+0x104>
		}
	case (int)(RGB_MAX_REGISTER_VAL * 2 / 3): 
		{
			_CCR1 = 0;
 800163c:	4b2d      	ldr	r3, [pc, #180]	; (80016f4 <RGB_Rainbow+0x114>)
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
			_CCR2 = 0;
 8001642:	4b2d      	ldr	r3, [pc, #180]	; (80016f8 <RGB_Rainbow+0x118>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
			_CCR3 = RGB_MAX_REGISTER_VAL;
 8001648:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <RGB_Rainbow+0x11c>)
 800164a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800164e:	601a      	str	r2, [r3, #0]
			break;
 8001650:	e048      	b.n	80016e4 <RGB_Rainbow+0x104>
		}
	default: 
		{
			if (_state > 0 && (_state < RGB_MAX_REGISTER_VAL / 3))
 8001652:	4b27      	ldr	r3, [pc, #156]	; (80016f0 <RGB_Rainbow+0x110>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d012      	beq.n	8001680 <RGB_Rainbow+0xa0>
 800165a:	4b25      	ldr	r3, [pc, #148]	; (80016f0 <RGB_Rainbow+0x110>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	f5b3 7fa6 	cmp.w	r3, #332	; 0x14c
 8001662:	d80d      	bhi.n	8001680 <RGB_Rainbow+0xa0>
			{
				_CCR1 -= 3;
 8001664:	4b23      	ldr	r3, [pc, #140]	; (80016f4 <RGB_Rainbow+0x114>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	3b03      	subs	r3, #3
 800166a:	4a22      	ldr	r2, [pc, #136]	; (80016f4 <RGB_Rainbow+0x114>)
 800166c:	6013      	str	r3, [r2, #0]
				_CCR2 += 3;
 800166e:	4b22      	ldr	r3, [pc, #136]	; (80016f8 <RGB_Rainbow+0x118>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	3303      	adds	r3, #3
 8001674:	4a20      	ldr	r2, [pc, #128]	; (80016f8 <RGB_Rainbow+0x118>)
 8001676:	6013      	str	r3, [r2, #0]
				_CCR3 = 0;
 8001678:	4b20      	ldr	r3, [pc, #128]	; (80016fc <RGB_Rainbow+0x11c>)
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	e031      	b.n	80016e4 <RGB_Rainbow+0x104>
			}
			else if ((_state > RGB_MAX_REGISTER_VAL / 3) && (_state < RGB_MAX_REGISTER_VAL * 2 / 3))
 8001680:	4b1b      	ldr	r3, [pc, #108]	; (80016f0 <RGB_Rainbow+0x110>)
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	f5b3 7fa7 	cmp.w	r3, #334	; 0x14e
 8001688:	d313      	bcc.n	80016b2 <RGB_Rainbow+0xd2>
 800168a:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <RGB_Rainbow+0x110>)
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	f240 2299 	movw	r2, #665	; 0x299
 8001692:	4293      	cmp	r3, r2
 8001694:	d80d      	bhi.n	80016b2 <RGB_Rainbow+0xd2>
			{
				_CCR1 = 0;
 8001696:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <RGB_Rainbow+0x114>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
				_CCR2 -= 3;
 800169c:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <RGB_Rainbow+0x118>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	3b03      	subs	r3, #3
 80016a2:	4a15      	ldr	r2, [pc, #84]	; (80016f8 <RGB_Rainbow+0x118>)
 80016a4:	6013      	str	r3, [r2, #0]
				_CCR3 += 3;
 80016a6:	4b15      	ldr	r3, [pc, #84]	; (80016fc <RGB_Rainbow+0x11c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	3303      	adds	r3, #3
 80016ac:	4a13      	ldr	r2, [pc, #76]	; (80016fc <RGB_Rainbow+0x11c>)
 80016ae:	6013      	str	r3, [r2, #0]
 80016b0:	e018      	b.n	80016e4 <RGB_Rainbow+0x104>
			}
			else if ((_state > RGB_MAX_REGISTER_VAL * 2 / 3) && (_state < RGB_MAX_REGISTER_VAL))
 80016b2:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <RGB_Rainbow+0x110>)
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	f240 229a 	movw	r2, #666	; 0x29a
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d912      	bls.n	80016e4 <RGB_Rainbow+0x104>
 80016be:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <RGB_Rainbow+0x110>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	f240 32e6 	movw	r2, #998	; 0x3e6
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d80c      	bhi.n	80016e4 <RGB_Rainbow+0x104>
			{
				_CCR1 += 3;
 80016ca:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <RGB_Rainbow+0x114>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	3303      	adds	r3, #3
 80016d0:	4a08      	ldr	r2, [pc, #32]	; (80016f4 <RGB_Rainbow+0x114>)
 80016d2:	6013      	str	r3, [r2, #0]
				_CCR2 = 0;
 80016d4:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <RGB_Rainbow+0x118>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
				_CCR3 -= 3;
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <RGB_Rainbow+0x11c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	3b03      	subs	r3, #3
 80016e0:	4a06      	ldr	r2, [pc, #24]	; (80016fc <RGB_Rainbow+0x11c>)
 80016e2:	6013      	str	r3, [r2, #0]
			}
		}
	}
	_RGB_UpdateRegisters();
 80016e4:	f7ff ff34 	bl	8001550 <_RGB_UpdateRegisters>
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000240 	.word	0x20000240
 80016f0:	20000234 	.word	0x20000234
 80016f4:	20000238 	.word	0x20000238
 80016f8:	20000230 	.word	0x20000230
 80016fc:	2000023c 	.word	0x2000023c

08001700 <RGB_BlinkRed>:

void RGB_BlinkRed(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	if (_mode != BlinkRed) _state = 0;
 8001704:	4b15      	ldr	r3, [pc, #84]	; (800175c <RGB_BlinkRed+0x5c>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b06      	cmp	r3, #6
 800170a:	d002      	beq.n	8001712 <RGB_BlinkRed+0x12>
 800170c:	4b14      	ldr	r3, [pc, #80]	; (8001760 <RGB_BlinkRed+0x60>)
 800170e:	2200      	movs	r2, #0
 8001710:	801a      	strh	r2, [r3, #0]
	_mode = BlinkRed;
 8001712:	4b12      	ldr	r3, [pc, #72]	; (800175c <RGB_BlinkRed+0x5c>)
 8001714:	2206      	movs	r2, #6
 8001716:	701a      	strb	r2, [r3, #0]
	
	_CCR2 = 0;
 8001718:	4b12      	ldr	r3, [pc, #72]	; (8001764 <RGB_BlinkRed+0x64>)
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 800171e:	4b12      	ldr	r3, [pc, #72]	; (8001768 <RGB_BlinkRed+0x68>)
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
	
	if (_state == 0)
 8001724:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <RGB_BlinkRed+0x60>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d103      	bne.n	8001734 <RGB_BlinkRed+0x34>
	{
		_CCR1 = 0;	
 800172c:	4b0f      	ldr	r3, [pc, #60]	; (800176c <RGB_BlinkRed+0x6c>)
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	e00f      	b.n	8001754 <RGB_BlinkRed+0x54>
	}
	else if (_state < RGB_MAX_REGISTER_VAL / 2)
 8001734:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <RGB_BlinkRed+0x60>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800173c:	d805      	bhi.n	800174a <RGB_BlinkRed+0x4a>
	{
		_CCR1 += 2;
 800173e:	4b0b      	ldr	r3, [pc, #44]	; (800176c <RGB_BlinkRed+0x6c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	3302      	adds	r3, #2
 8001744:	4a09      	ldr	r2, [pc, #36]	; (800176c <RGB_BlinkRed+0x6c>)
 8001746:	6013      	str	r3, [r2, #0]
 8001748:	e004      	b.n	8001754 <RGB_BlinkRed+0x54>
	}
	else
	{
		_CCR1 -= 2;
 800174a:	4b08      	ldr	r3, [pc, #32]	; (800176c <RGB_BlinkRed+0x6c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	3b02      	subs	r3, #2
 8001750:	4a06      	ldr	r2, [pc, #24]	; (800176c <RGB_BlinkRed+0x6c>)
 8001752:	6013      	str	r3, [r2, #0]
	}
	
	_RGB_UpdateRegisters();
 8001754:	f7ff fefc 	bl	8001550 <_RGB_UpdateRegisters>
}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000240 	.word	0x20000240
 8001760:	20000234 	.word	0x20000234
 8001764:	20000230 	.word	0x20000230
 8001768:	2000023c 	.word	0x2000023c
 800176c:	20000238 	.word	0x20000238

08001770 <RGB_BlinkGreen>:
void RGB_BlinkGreen(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	if (_mode != BlinkGreen) _state = 0;
 8001774:	4b15      	ldr	r3, [pc, #84]	; (80017cc <RGB_BlinkGreen+0x5c>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b07      	cmp	r3, #7
 800177a:	d002      	beq.n	8001782 <RGB_BlinkGreen+0x12>
 800177c:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <RGB_BlinkGreen+0x60>)
 800177e:	2200      	movs	r2, #0
 8001780:	801a      	strh	r2, [r3, #0]
	_mode = BlinkGreen;
 8001782:	4b12      	ldr	r3, [pc, #72]	; (80017cc <RGB_BlinkGreen+0x5c>)
 8001784:	2207      	movs	r2, #7
 8001786:	701a      	strb	r2, [r3, #0]
	
	_CCR1 = 0;
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <RGB_BlinkGreen+0x64>)
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 800178e:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <RGB_BlinkGreen+0x68>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
	
	if (_state == 0)
 8001794:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <RGB_BlinkGreen+0x60>)
 8001796:	881b      	ldrh	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d103      	bne.n	80017a4 <RGB_BlinkGreen+0x34>
	{
		_CCR2 = 0;	
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <RGB_BlinkGreen+0x6c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	e00f      	b.n	80017c4 <RGB_BlinkGreen+0x54>
	}
	else if (_state < RGB_MAX_REGISTER_VAL / 2)
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <RGB_BlinkGreen+0x60>)
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80017ac:	d805      	bhi.n	80017ba <RGB_BlinkGreen+0x4a>
	{
		_CCR2 += 2;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <RGB_BlinkGreen+0x6c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	3302      	adds	r3, #2
 80017b4:	4a09      	ldr	r2, [pc, #36]	; (80017dc <RGB_BlinkGreen+0x6c>)
 80017b6:	6013      	str	r3, [r2, #0]
 80017b8:	e004      	b.n	80017c4 <RGB_BlinkGreen+0x54>
	}
	else
	{
		_CCR2 -= 2;
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <RGB_BlinkGreen+0x6c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3b02      	subs	r3, #2
 80017c0:	4a06      	ldr	r2, [pc, #24]	; (80017dc <RGB_BlinkGreen+0x6c>)
 80017c2:	6013      	str	r3, [r2, #0]
	}
	
	_RGB_UpdateRegisters();
 80017c4:	f7ff fec4 	bl	8001550 <_RGB_UpdateRegisters>
}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000240 	.word	0x20000240
 80017d0:	20000234 	.word	0x20000234
 80017d4:	20000238 	.word	0x20000238
 80017d8:	2000023c 	.word	0x2000023c
 80017dc:	20000230 	.word	0x20000230

080017e0 <RGB_BlinkBlue>:
void RGB_BlinkBlue(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
	if (_mode != BlinkBlue) _state = 0;
 80017e4:	4b15      	ldr	r3, [pc, #84]	; (800183c <RGB_BlinkBlue+0x5c>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d002      	beq.n	80017f2 <RGB_BlinkBlue+0x12>
 80017ec:	4b14      	ldr	r3, [pc, #80]	; (8001840 <RGB_BlinkBlue+0x60>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	801a      	strh	r2, [r3, #0]
	_mode = BlinkBlue;
 80017f2:	4b12      	ldr	r3, [pc, #72]	; (800183c <RGB_BlinkBlue+0x5c>)
 80017f4:	2208      	movs	r2, #8
 80017f6:	701a      	strb	r2, [r3, #0]
	
	_CCR1 = 0;
 80017f8:	4b12      	ldr	r3, [pc, #72]	; (8001844 <RGB_BlinkBlue+0x64>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 80017fe:	4b12      	ldr	r3, [pc, #72]	; (8001848 <RGB_BlinkBlue+0x68>)
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
	
	if (_state == 0)
 8001804:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <RGB_BlinkBlue+0x60>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d103      	bne.n	8001814 <RGB_BlinkBlue+0x34>
	{
		_CCR3 = 0;	
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <RGB_BlinkBlue+0x6c>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	e00f      	b.n	8001834 <RGB_BlinkBlue+0x54>
	}
	else if (_state < RGB_MAX_REGISTER_VAL / 2)
 8001814:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <RGB_BlinkBlue+0x60>)
 8001816:	881b      	ldrh	r3, [r3, #0]
 8001818:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800181c:	d805      	bhi.n	800182a <RGB_BlinkBlue+0x4a>
	{
		_CCR3 += 2;
 800181e:	4b0b      	ldr	r3, [pc, #44]	; (800184c <RGB_BlinkBlue+0x6c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3302      	adds	r3, #2
 8001824:	4a09      	ldr	r2, [pc, #36]	; (800184c <RGB_BlinkBlue+0x6c>)
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	e004      	b.n	8001834 <RGB_BlinkBlue+0x54>
	}
	else
	{
		_CCR3 -= 2;
 800182a:	4b08      	ldr	r3, [pc, #32]	; (800184c <RGB_BlinkBlue+0x6c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	3b02      	subs	r3, #2
 8001830:	4a06      	ldr	r2, [pc, #24]	; (800184c <RGB_BlinkBlue+0x6c>)
 8001832:	6013      	str	r3, [r2, #0]
	}
	
	_RGB_UpdateRegisters();
 8001834:	f7ff fe8c 	bl	8001550 <_RGB_UpdateRegisters>
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000240 	.word	0x20000240
 8001840:	20000234 	.word	0x20000234
 8001844:	20000238 	.word	0x20000238
 8001848:	20000230 	.word	0x20000230
 800184c:	2000023c 	.word	0x2000023c

08001850 <RGB_BlinkWhite>:
void RGB_BlinkWhite(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	if (_mode != BlinkWhite) _state = 0;
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <RGB_BlinkWhite+0x84>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b05      	cmp	r3, #5
 800185a:	d002      	beq.n	8001862 <RGB_BlinkWhite+0x12>
 800185c:	4b1e      	ldr	r3, [pc, #120]	; (80018d8 <RGB_BlinkWhite+0x88>)
 800185e:	2200      	movs	r2, #0
 8001860:	801a      	strh	r2, [r3, #0]
	_mode = BlinkWhite;
 8001862:	4b1c      	ldr	r3, [pc, #112]	; (80018d4 <RGB_BlinkWhite+0x84>)
 8001864:	2205      	movs	r2, #5
 8001866:	701a      	strb	r2, [r3, #0]
	
	if (_state == 0)
 8001868:	4b1b      	ldr	r3, [pc, #108]	; (80018d8 <RGB_BlinkWhite+0x88>)
 800186a:	881b      	ldrh	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d109      	bne.n	8001884 <RGB_BlinkWhite+0x34>
	{
		_CCR1 = 0;	
 8001870:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <RGB_BlinkWhite+0x8c>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
		_CCR2 = 0;	
 8001876:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <RGB_BlinkWhite+0x90>)
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
		_CCR3 = 0;	
 800187c:	4b19      	ldr	r3, [pc, #100]	; (80018e4 <RGB_BlinkWhite+0x94>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	e023      	b.n	80018cc <RGB_BlinkWhite+0x7c>
	}
	else if (_state < RGB_MAX_REGISTER_VAL / 2)
 8001884:	4b14      	ldr	r3, [pc, #80]	; (80018d8 <RGB_BlinkWhite+0x88>)
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800188c:	d80f      	bhi.n	80018ae <RGB_BlinkWhite+0x5e>
	{
		_CCR1 += 2;
 800188e:	4b13      	ldr	r3, [pc, #76]	; (80018dc <RGB_BlinkWhite+0x8c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	3302      	adds	r3, #2
 8001894:	4a11      	ldr	r2, [pc, #68]	; (80018dc <RGB_BlinkWhite+0x8c>)
 8001896:	6013      	str	r3, [r2, #0]
		_CCR2 += 2;
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <RGB_BlinkWhite+0x90>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	3302      	adds	r3, #2
 800189e:	4a10      	ldr	r2, [pc, #64]	; (80018e0 <RGB_BlinkWhite+0x90>)
 80018a0:	6013      	str	r3, [r2, #0]
		_CCR3 += 2;
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <RGB_BlinkWhite+0x94>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	3302      	adds	r3, #2
 80018a8:	4a0e      	ldr	r2, [pc, #56]	; (80018e4 <RGB_BlinkWhite+0x94>)
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	e00e      	b.n	80018cc <RGB_BlinkWhite+0x7c>
	}
	else
	{
		_CCR1 -= 2;
 80018ae:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <RGB_BlinkWhite+0x8c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	3b02      	subs	r3, #2
 80018b4:	4a09      	ldr	r2, [pc, #36]	; (80018dc <RGB_BlinkWhite+0x8c>)
 80018b6:	6013      	str	r3, [r2, #0]
		_CCR2 -= 2;
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <RGB_BlinkWhite+0x90>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	3b02      	subs	r3, #2
 80018be:	4a08      	ldr	r2, [pc, #32]	; (80018e0 <RGB_BlinkWhite+0x90>)
 80018c0:	6013      	str	r3, [r2, #0]
		_CCR3 -= 2;
 80018c2:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <RGB_BlinkWhite+0x94>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	3b02      	subs	r3, #2
 80018c8:	4a06      	ldr	r2, [pc, #24]	; (80018e4 <RGB_BlinkWhite+0x94>)
 80018ca:	6013      	str	r3, [r2, #0]
	}
	
	_RGB_UpdateRegisters();
 80018cc:	f7ff fe40 	bl	8001550 <_RGB_UpdateRegisters>
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000240 	.word	0x20000240
 80018d8:	20000234 	.word	0x20000234
 80018dc:	20000238 	.word	0x20000238
 80018e0:	20000230 	.word	0x20000230
 80018e4:	2000023c 	.word	0x2000023c

080018e8 <_RGB_Test>:

void _RGB_Test(uint8_t choice)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
	switch (choice)
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	2b09      	cmp	r3, #9
 80018f6:	d835      	bhi.n	8001964 <_RGB_Test+0x7c>
 80018f8:	a201      	add	r2, pc, #4	; (adr r2, 8001900 <_RGB_Test+0x18>)
 80018fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018fe:	bf00      	nop
 8001900:	08001929 	.word	0x08001929
 8001904:	0800192f 	.word	0x0800192f
 8001908:	08001935 	.word	0x08001935
 800190c:	0800193b 	.word	0x0800193b
 8001910:	08001941 	.word	0x08001941
 8001914:	08001947 	.word	0x08001947
 8001918:	0800194d 	.word	0x0800194d
 800191c:	08001953 	.word	0x08001953
 8001920:	08001959 	.word	0x08001959
 8001924:	0800195f 	.word	0x0800195f
	{
	case 0: RGB_SetBlack(); break;
 8001928:	f7ff fdf8 	bl	800151c <RGB_SetBlack>
 800192c:	e01a      	b.n	8001964 <_RGB_Test+0x7c>
	case 1: RGB_SetWhite(); break;
 800192e:	f7ff fd83 	bl	8001438 <RGB_SetWhite>
 8001932:	e017      	b.n	8001964 <_RGB_Test+0x7c>
	case 2: RGB_SetRed(); break;
 8001934:	f7ff fd9e 	bl	8001474 <RGB_SetRed>
 8001938:	e014      	b.n	8001964 <_RGB_Test+0x7c>
	case 3: RGB_SetGreen(); break;
 800193a:	f7ff fdb7 	bl	80014ac <RGB_SetGreen>
 800193e:	e011      	b.n	8001964 <_RGB_Test+0x7c>
	case 4: RGB_SetBlue(); break;
 8001940:	f7ff fdd0 	bl	80014e4 <RGB_SetBlue>
 8001944:	e00e      	b.n	8001964 <_RGB_Test+0x7c>
	case 5: RGB_BlinkRed(); break;
 8001946:	f7ff fedb 	bl	8001700 <RGB_BlinkRed>
 800194a:	e00b      	b.n	8001964 <_RGB_Test+0x7c>
	case 6: RGB_BlinkGreen(); break;
 800194c:	f7ff ff10 	bl	8001770 <RGB_BlinkGreen>
 8001950:	e008      	b.n	8001964 <_RGB_Test+0x7c>
	case 7: RGB_BlinkBlue(); break;
 8001952:	f7ff ff45 	bl	80017e0 <RGB_BlinkBlue>
 8001956:	e005      	b.n	8001964 <_RGB_Test+0x7c>
	case 8: RGB_BlinkWhite(); break;
 8001958:	f7ff ff7a 	bl	8001850 <RGB_BlinkWhite>
 800195c:	e002      	b.n	8001964 <_RGB_Test+0x7c>
	case 9: RGB_Rainbow(); break;
 800195e:	f7ff fe3f 	bl	80015e0 <RGB_Rainbow>
 8001962:	bf00      	nop
	}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <THS_Init>:

uint32_t _clockCounter;

extern TIM_HandleTypeDef htim4;

void THS_Init() {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	_pin1 = GPIO_PIN_0;
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <THS_Init+0x28>)
 8001972:	2201      	movs	r2, #1
 8001974:	801a      	strh	r2, [r3, #0]
	_pin2 = GPIO_PIN_1;
 8001976:	4b08      	ldr	r3, [pc, #32]	; (8001998 <THS_Init+0x2c>)
 8001978:	2202      	movs	r2, #2
 800197a:	801a      	strh	r2, [r3, #0]

	_clockCounter = 0;
 800197c:	4b07      	ldr	r3, [pc, #28]	; (800199c <THS_Init+0x30>)
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]

	HAL_Delay(500);
 8001982:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001986:	f000 fed5 	bl	8002734 <HAL_Delay>
	_ready = true;
 800198a:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <THS_Init+0x34>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000248 	.word	0x20000248
 8001998:	20000246 	.word	0x20000246
 800199c:	2000024c 	.word	0x2000024c
 80019a0:	20000244 	.word	0x20000244

080019a4 <THS_Delay>:

void THS_Delay(uint16_t micros) {
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80019ae:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <THS_Delay+0x2c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2200      	movs	r2, #0
 80019b4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < micros)
 80019b6:	bf00      	nop
 80019b8:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <THS_Delay+0x2c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019be:	88fb      	ldrh	r3, [r7, #6]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d3f9      	bcc.n	80019b8 <THS_Delay+0x14>
		;
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	20000250 	.word	0x20000250

080019d4 <_THS_SetPinOutput>:

void _THS_SetPinOutput(uint16_t pin) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b088      	sub	sp, #32
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	80fb      	strh	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	609a      	str	r2, [r3, #8]
 80019ea:	60da      	str	r2, [r3, #12]
 80019ec:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = pin;
 80019ee:	88fb      	ldrh	r3, [r7, #6]
 80019f0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(THS_PORT, &GPIO_InitStruct);
 80019fa:	f107 030c 	add.w	r3, r7, #12
 80019fe:	4619      	mov	r1, r3
 8001a00:	4803      	ldr	r0, [pc, #12]	; (8001a10 <_THS_SetPinOutput+0x3c>)
 8001a02:	f000 ffcb 	bl	800299c <HAL_GPIO_Init>
}
 8001a06:	bf00      	nop
 8001a08:	3720      	adds	r7, #32
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40020800 	.word	0x40020800

08001a14 <_THS_SetPinInput>:

void _THS_SetPinInput(uint16_t pin) {
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b088      	sub	sp, #32
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	80fb      	strh	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001a1e:	f107 030c 	add.w	r3, r7, #12
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]
 8001a2c:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = pin;
 8001a2e:	88fb      	ldrh	r3, [r7, #6]
 8001a30:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(THS_PORT, &GPIO_InitStruct);
 8001a3a:	f107 030c 	add.w	r3, r7, #12
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4803      	ldr	r0, [pc, #12]	; (8001a50 <_THS_SetPinInput+0x3c>)
 8001a42:	f000 ffab 	bl	800299c <HAL_GPIO_Init>
}
 8001a46:	bf00      	nop
 8001a48:	3720      	adds	r7, #32
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40020800 	.word	0x40020800

08001a54 <_THS_InitConn>:

#define Write(val) HAL_GPIO_WritePin(THS_PORT, pin, val)
#define Read() HAL_GPIO_ReadPin(THS_PORT, pin)
#define WaitOn(arg) while (HAL_GPIO_ReadPin(THS_PORT, pin) == arg)

uint8_t _THS_InitConn(uint16_t pin) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	80fb      	strh	r3, [r7, #6]
	if (!_ready)
 8001a5e:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <_THS_InitConn+0x9c>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	f083 0301 	eor.w	r3, r3, #1
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <_THS_InitConn+0x1c>
		return 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	e03b      	b.n	8001ae8 <_THS_InitConn+0x94>
	_THS_SetPinOutput(pin);
 8001a70:	88fb      	ldrh	r3, [r7, #6]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff ffae 	bl	80019d4 <_THS_SetPinOutput>

	/* Start */
	Write(0);
 8001a78:	88fb      	ldrh	r3, [r7, #6]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	481d      	ldr	r0, [pc, #116]	; (8001af4 <_THS_InitConn+0xa0>)
 8001a80:	f001 f93e 	bl	8002d00 <HAL_GPIO_WritePin>
	HAL_Delay(18);
 8001a84:	2012      	movs	r0, #18
 8001a86:	f000 fe55 	bl	8002734 <HAL_Delay>
	Write(1);
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4818      	ldr	r0, [pc, #96]	; (8001af4 <_THS_InitConn+0xa0>)
 8001a92:	f001 f935 	bl	8002d00 <HAL_GPIO_WritePin>
	THS_Delay(THS_START_HI);
 8001a96:	2014      	movs	r0, #20
 8001a98:	f7ff ff84 	bl	80019a4 <THS_Delay>

	/* Synchro */
	_THS_SetPinInput(pin);
 8001a9c:	88fb      	ldrh	r3, [r7, #6]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff ffb8 	bl	8001a14 <_THS_SetPinInput>
	THS_Delay(THS_RESPONSE);
 8001aa4:	2028      	movs	r0, #40	; 0x28
 8001aa6:	f7ff ff7d 	bl	80019a4 <THS_Delay>

	if (!Read()) {
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	4619      	mov	r1, r3
 8001aae:	4811      	ldr	r0, [pc, #68]	; (8001af4 <_THS_InitConn+0xa0>)
 8001ab0:	f001 f90e 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10c      	bne.n	8001ad4 <_THS_InitConn+0x80>
		THS_Delay(2 * THS_RESPONSE);
 8001aba:	2050      	movs	r0, #80	; 0x50
 8001abc:	f7ff ff72 	bl	80019a4 <THS_Delay>
		if (!Read()) {
 8001ac0:	88fb      	ldrh	r3, [r7, #6]
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	480b      	ldr	r0, [pc, #44]	; (8001af4 <_THS_InitConn+0xa0>)
 8001ac6:	f001 f903 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <_THS_InitConn+0x80>
			/* Brak synchro */
			return 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	e009      	b.n	8001ae8 <_THS_InitConn+0x94>
		}
	}
	WaitOn(1);
 8001ad4:	bf00      	nop
 8001ad6:	88fb      	ldrh	r3, [r7, #6]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4806      	ldr	r0, [pc, #24]	; (8001af4 <_THS_InitConn+0xa0>)
 8001adc:	f001 f8f8 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d0f7      	beq.n	8001ad6 <_THS_InitConn+0x82>
	/* Gotowy */
	return 1;
 8001ae6:	2301      	movs	r3, #1
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000244 	.word	0x20000244
 8001af4:	40020800 	.word	0x40020800

08001af8 <_THS_ReadByte>:

uint8_t _THS_ReadByte(uint16_t pin) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	80fb      	strh	r3, [r7, #6]
	uint8_t byte = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	73fb      	strb	r3, [r7, #15]

	for (uint8_t bit = 0; bit < 8; bit++) {
 8001b06:	2300      	movs	r3, #0
 8001b08:	73bb      	strb	r3, [r7, #14]
 8001b0a:	e02f      	b.n	8001b6c <_THS_ReadByte+0x74>
		_clockCounter = 0;
 8001b0c:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <_THS_ReadByte+0x84>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
		WaitOn(0) {
 8001b12:	e005      	b.n	8001b20 <_THS_ReadByte+0x28>
			/* Podany pin nie jest podpiety, eternal loop */
			if (_clockCounter > 200)
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <_THS_ReadByte+0x84>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2bc8      	cmp	r3, #200	; 0xc8
 8001b1a:	d901      	bls.n	8001b20 <_THS_ReadByte+0x28>
				return 255;
 8001b1c:	23ff      	movs	r3, #255	; 0xff
 8001b1e:	e029      	b.n	8001b74 <_THS_ReadByte+0x7c>
		WaitOn(0) {
 8001b20:	88fb      	ldrh	r3, [r7, #6]
 8001b22:	4619      	mov	r1, r3
 8001b24:	4816      	ldr	r0, [pc, #88]	; (8001b80 <_THS_ReadByte+0x88>)
 8001b26:	f001 f8d3 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d0f1      	beq.n	8001b14 <_THS_ReadByte+0x1c>
		}
		THS_Delay(THS_SIGNAL_WAIT);
 8001b30:	203c      	movs	r0, #60	; 0x3c
 8001b32:	f7ff ff37 	bl	80019a4 <THS_Delay>

		byte <<= 1;
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	73fb      	strb	r3, [r7, #15]
		if (Read()) {
 8001b3c:	88fb      	ldrh	r3, [r7, #6]
 8001b3e:	4619      	mov	r1, r3
 8001b40:	480f      	ldr	r0, [pc, #60]	; (8001b80 <_THS_ReadByte+0x88>)
 8001b42:	f001 f8c5 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d00c      	beq.n	8001b66 <_THS_ReadByte+0x6e>
			byte |= 1; /* mamy 1 */
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	73fb      	strb	r3, [r7, #15]
			WaitOn(1);
 8001b54:	bf00      	nop
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4809      	ldr	r0, [pc, #36]	; (8001b80 <_THS_ReadByte+0x88>)
 8001b5c:	f001 f8b8 	bl	8002cd0 <HAL_GPIO_ReadPin>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d0f7      	beq.n	8001b56 <_THS_ReadByte+0x5e>
	for (uint8_t bit = 0; bit < 8; bit++) {
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	73bb      	strb	r3, [r7, #14]
 8001b6c:	7bbb      	ldrb	r3, [r7, #14]
 8001b6e:	2b07      	cmp	r3, #7
 8001b70:	d9cc      	bls.n	8001b0c <_THS_ReadByte+0x14>
		}
		/* else mamy 0 */
	}

	return byte;
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	2000024c 	.word	0x2000024c
 8001b80:	40020800 	.word	0x40020800

08001b84 <_THS_CCR_Acceptable>:

uint8_t _THS_CCR_Acceptable(uint8_t ccrIn, uint8_t ccrAcc) {
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	460a      	mov	r2, r1
 8001b8e:	71fb      	strb	r3, [r7, #7]
 8001b90:	4613      	mov	r3, r2
 8001b92:	71bb      	strb	r3, [r7, #6]
	if (ccrAcc - THS_ERROR_RANGE <= ccrIn && ccrIn <= ccrAcc + THS_ERROR_RANGE)
 8001b94:	79bb      	ldrb	r3, [r7, #6]
 8001b96:	f1a3 020a 	sub.w	r2, r3, #10
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	dc06      	bgt.n	8001bae <_THS_CCR_Acceptable+0x2a>
 8001ba0:	79fa      	ldrb	r2, [r7, #7]
 8001ba2:	79bb      	ldrb	r3, [r7, #6]
 8001ba4:	330a      	adds	r3, #10
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	dc01      	bgt.n	8001bae <_THS_CCR_Acceptable+0x2a>
		return 1;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e000      	b.n	8001bb0 <_THS_CCR_Acceptable+0x2c>
	return 0;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <THS_ReadData>:

/* Funkcja wymaga jako argumentu tablicy conajmniej 2 elementowej else panic */
uint8_t THS_ReadData(THS_Sensor sensor, float *data) {
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b088      	sub	sp, #32
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	6039      	str	r1, [r7, #0]
 8001bc6:	71fb      	strb	r3, [r7, #7]
	uint16_t pin = (sensor == THS_In) ? _pin1 : _pin2;
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d102      	bne.n	8001bd4 <THS_ReadData+0x18>
 8001bce:	4b49      	ldr	r3, [pc, #292]	; (8001cf4 <THS_ReadData+0x138>)
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	e001      	b.n	8001bd8 <THS_ReadData+0x1c>
 8001bd4:	4b48      	ldr	r3, [pc, #288]	; (8001cf8 <THS_ReadData+0x13c>)
 8001bd6:	881b      	ldrh	r3, [r3, #0]
 8001bd8:	83fb      	strh	r3, [r7, #30]

	if (!_THS_InitConn(pin))
 8001bda:	8bfb      	ldrh	r3, [r7, #30]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ff39 	bl	8001a54 <_THS_InitConn>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <THS_ReadData+0x30>
		return 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	e07f      	b.n	8001cec <THS_ReadData+0x130>

	uint16_t rh1 = _THS_ReadByte(pin);
 8001bec:	8bfb      	ldrh	r3, [r7, #30]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff ff82 	bl	8001af8 <_THS_ReadByte>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	83bb      	strh	r3, [r7, #28]
	uint8_t rh2 = _THS_ReadByte(pin);
 8001bf8:	8bfb      	ldrh	r3, [r7, #30]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff ff7c 	bl	8001af8 <_THS_ReadByte>
 8001c00:	4603      	mov	r3, r0
 8001c02:	76fb      	strb	r3, [r7, #27]
	uint16_t temp1 = _THS_ReadByte(pin);
 8001c04:	8bfb      	ldrh	r3, [r7, #30]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff76 	bl	8001af8 <_THS_ReadByte>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	833b      	strh	r3, [r7, #24]
	uint8_t temp2 = _THS_ReadByte(pin);
 8001c10:	8bfb      	ldrh	r3, [r7, #30]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff ff70 	bl	8001af8 <_THS_ReadByte>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	75fb      	strb	r3, [r7, #23]
	uint8_t ccr = _THS_ReadByte(pin);
 8001c1c:	8bfb      	ldrh	r3, [r7, #30]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff ff6a 	bl	8001af8 <_THS_ReadByte>
 8001c24:	4603      	mov	r3, r0
 8001c26:	75bb      	strb	r3, [r7, #22]
	/* co namniej sekunda przerwy miedzy updateami */
	_ready = false;
 8001c28:	4b34      	ldr	r3, [pc, #208]	; (8001cfc <THS_ReadData+0x140>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]

	if (_THS_CCR_Acceptable(ccr, rh1 | rh2 | temp1 | temp2)) {
 8001c2e:	8bbb      	ldrh	r3, [r7, #28]
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	7efb      	ldrb	r3, [r7, #27]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	b25a      	sxtb	r2, r3
 8001c3a:	8b3b      	ldrh	r3, [r7, #24]
 8001c3c:	b25b      	sxtb	r3, r3
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	b25a      	sxtb	r2, r3
 8001c42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	b25b      	sxtb	r3, r3
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	7dbb      	ldrb	r3, [r7, #22]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff97 	bl	8001b84 <_THS_CCR_Acceptable>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d046      	beq.n	8001cea <THS_ReadData+0x12e>
		/* 0-Temperatura, 1-Wilgotnosc */
		float t = (float) ((temp1 << 8) | temp2) / (float) (1 << 8);
 8001c5c:	8b3b      	ldrh	r3, [r7, #24]
 8001c5e:	021a      	lsls	r2, r3, #8
 8001c60:	7dfb      	ldrb	r3, [r7, #23]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	ee07 3a90 	vmov	s15, r3
 8001c68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c6c:	eddf 6a24 	vldr	s13, [pc, #144]	; 8001d00 <THS_ReadData+0x144>
 8001c70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c74:	edc7 7a04 	vstr	s15, [r7, #16]
		float r = (float) ((rh1 << 8) | rh2) / (float) (1 << 8);
 8001c78:	8bbb      	ldrh	r3, [r7, #28]
 8001c7a:	021a      	lsls	r2, r3, #8
 8001c7c:	7efb      	ldrb	r3, [r7, #27]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	ee07 3a90 	vmov	s15, r3
 8001c84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c88:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001d00 <THS_ReadData+0x144>
 8001c8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c90:	edc7 7a03 	vstr	s15, [r7, #12]

		/* Dane spoza zakresu czujnika, musial wystapic blad */
		if ((0.f > t || t > 50.f) || (0.f > r || r > 100.f))
 8001c94:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca0:	d418      	bmi.n	8001cd4 <THS_ReadData+0x118>
 8001ca2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ca6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001d04 <THS_ReadData+0x148>
 8001caa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb2:	dc0f      	bgt.n	8001cd4 <THS_ReadData+0x118>
 8001cb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cb8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc0:	d408      	bmi.n	8001cd4 <THS_ReadData+0x118>
 8001cc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cc6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001d08 <THS_ReadData+0x14c>
 8001cca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd2:	dd01      	ble.n	8001cd8 <THS_ReadData+0x11c>
			return 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e009      	b.n	8001cec <THS_ReadData+0x130>

		data[0] = t;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	601a      	str	r2, [r3, #0]
		data[1] = r;
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	601a      	str	r2, [r3, #0]
		return 1;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e000      	b.n	8001cec <THS_ReadData+0x130>
	}
	/* Dane zbyt odbiegają od prawdziwych */
	return 0;
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3720      	adds	r7, #32
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000248 	.word	0x20000248
 8001cf8:	20000246 	.word	0x20000246
 8001cfc:	20000244 	.word	0x20000244
 8001d00:	43800000 	.word	0x43800000
 8001d04:	42480000 	.word	0x42480000
 8001d08:	42c80000 	.word	0x42c80000

08001d0c <THS_ErrorClock>:

/* Umiescic w obsludze przerwania zegara  tak by if dzialal co sekunde*/
void THS_ErrorClock(void) {
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
	if (_clockCounter > THS_SECOND) {
 8001d10:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <THS_ErrorClock+0x30>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d18:	d905      	bls.n	8001d26 <THS_ErrorClock+0x1a>
		_ready = true;
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <THS_ErrorClock+0x34>)
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	701a      	strb	r2, [r3, #0]
		_clockCounter = 0;
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <THS_ErrorClock+0x30>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
	}
	++_clockCounter;
 8001d26:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <THS_ErrorClock+0x30>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	4a03      	ldr	r2, [pc, #12]	; (8001d3c <THS_ErrorClock+0x30>)
 8001d2e:	6013      	str	r3, [r2, #0]
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	2000024c 	.word	0x2000024c
 8001d40:	20000244 	.word	0x20000244

08001d44 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001d4a:	f000 fc81 	bl	8002650 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001d4e:	f000 f871 	bl	8001e34 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001d52:	f000 fa01 	bl	8002158 <MX_GPIO_Init>
	MX_TIM2_Init();
 8001d56:	f000 f8d7 	bl	8001f08 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001d5a:	f000 f961 	bl	8002020 <MX_TIM3_Init>
	MX_TIM4_Init();
 8001d5e:	f000 f9ad 	bl	80020bc <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	RGB_Init();
 8001d62:	f7ff fb49 	bl	80013f8 <RGB_Init>
	LCD_Init();
 8001d66:	f7ff f89f 	bl	8000ea8 <LCD_Init>
	THS_Init();
 8001d6a:	f7ff fdff 	bl	800196c <THS_Init>

	HAL_TIM_Base_Start_IT(&htim2); /* RGB Tim Init */
 8001d6e:	4829      	ldr	r0, [pc, #164]	; (8001e14 <main+0xd0>)
 8001d70:	f001 fc8f 	bl	8003692 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001d74:	2100      	movs	r1, #0
 8001d76:	4827      	ldr	r0, [pc, #156]	; (8001e14 <main+0xd0>)
 8001d78:	f001 fce4 	bl	8003744 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001d7c:	2104      	movs	r1, #4
 8001d7e:	4825      	ldr	r0, [pc, #148]	; (8001e14 <main+0xd0>)
 8001d80:	f001 fce0 	bl	8003744 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001d84:	2108      	movs	r1, #8
 8001d86:	4823      	ldr	r0, [pc, #140]	; (8001e14 <main+0xd0>)
 8001d88:	f001 fcdc 	bl	8003744 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim3); /* System Update Tim Init */
 8001d8c:	4822      	ldr	r0, [pc, #136]	; (8001e18 <main+0xd4>)
 8001d8e:	f001 fc80 	bl	8003692 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim4); /* THS syncro clock */
 8001d92:	4822      	ldr	r0, [pc, #136]	; (8001e1c <main+0xd8>)
 8001d94:	f001 fc59 	bl	800364a <HAL_TIM_Base_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	LCD_ClearScreen();
 8001d98:	f7ff f948 	bl	800102c <LCD_ClearScreen>

	while (1) {

		LCD_SetCursor(0, 0);
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	2000      	movs	r0, #0
 8001da0:	f7ff f95e 	bl	8001060 <LCD_SetCursor>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);
 8001da4:	2201      	movs	r2, #1
 8001da6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001daa:	481d      	ldr	r0, [pc, #116]	; (8001e20 <main+0xdc>)
 8001dac:	f000 ffa8 	bl	8002d00 <HAL_GPIO_WritePin>

		float data[2];

		if (THS_ReadData(THS_In, &data)) {
 8001db0:	463b      	mov	r3, r7
 8001db2:	4619      	mov	r1, r3
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7ff ff01 	bl	8001bbc <THS_ReadData>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d01b      	beq.n	8001df8 <main+0xb4>
			LCD_Printf("T:%.0f", data[0]);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe fbc0 	bl	8000548 <__aeabi_f2d>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	460c      	mov	r4, r1
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4623      	mov	r3, r4
 8001dd0:	4814      	ldr	r0, [pc, #80]	; (8001e24 <main+0xe0>)
 8001dd2:	f7ff f9b3 	bl	800113c <LCD_Printf>
			LCD_PrintDegree();
 8001dd6:	f7ff f9a9 	bl	800112c <LCD_PrintDegree>
			LCD_NextLine("C");
 8001dda:	4813      	ldr	r0, [pc, #76]	; (8001e28 <main+0xe4>)
 8001ddc:	f7ff f9f6 	bl	80011cc <LCD_NextLine>
			LCD_Printf("H:%.0f%%", data[1]);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe fbb0 	bl	8000548 <__aeabi_f2d>
 8001de8:	4603      	mov	r3, r0
 8001dea:	460c      	mov	r4, r1
 8001dec:	461a      	mov	r2, r3
 8001dee:	4623      	mov	r3, r4
 8001df0:	480e      	ldr	r0, [pc, #56]	; (8001e2c <main+0xe8>)
 8001df2:	f7ff f9a3 	bl	800113c <LCD_Printf>
 8001df6:	e002      	b.n	8001dfe <main+0xba>
		} else {
			LCD_PrintCentered("ERROR");
 8001df8:	480d      	ldr	r0, [pc, #52]	; (8001e30 <main+0xec>)
 8001dfa:	f7ff f9bd 	bl	8001178 <LCD_PrintCentered>
		}

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e04:	4806      	ldr	r0, [pc, #24]	; (8001e20 <main+0xdc>)
 8001e06:	f000 ff7b 	bl	8002d00 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8001e0a:	20c8      	movs	r0, #200	; 0xc8
 8001e0c:	f000 fc92 	bl	8002734 <HAL_Delay>
	while (1) {
 8001e10:	e7c4      	b.n	8001d9c <main+0x58>
 8001e12:	bf00      	nop
 8001e14:	200002d0 	.word	0x200002d0
 8001e18:	20000290 	.word	0x20000290
 8001e1c:	20000250 	.word	0x20000250
 8001e20:	40020c00 	.word	0x40020c00
 8001e24:	08006594 	.word	0x08006594
 8001e28:	0800659c 	.word	0x0800659c
 8001e2c:	080065a0 	.word	0x080065a0
 8001e30:	080065ac 	.word	0x080065ac

08001e34 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b094      	sub	sp, #80	; 0x50
 8001e38:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001e3a:	f107 0320 	add.w	r3, r7, #32
 8001e3e:	2230      	movs	r2, #48	; 0x30
 8001e40:	2100      	movs	r1, #0
 8001e42:	4618      	mov	r0, r3
 8001e44:	f002 fb34 	bl	80044b0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001e48:	f107 030c 	add.w	r3, r7, #12
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	4b28      	ldr	r3, [pc, #160]	; (8001f00 <SystemClock_Config+0xcc>)
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e60:	4a27      	ldr	r2, [pc, #156]	; (8001f00 <SystemClock_Config+0xcc>)
 8001e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e66:	6413      	str	r3, [r2, #64]	; 0x40
 8001e68:	4b25      	ldr	r3, [pc, #148]	; (8001f00 <SystemClock_Config+0xcc>)
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e74:	2300      	movs	r3, #0
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	4b22      	ldr	r3, [pc, #136]	; (8001f04 <SystemClock_Config+0xd0>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a21      	ldr	r2, [pc, #132]	; (8001f04 <SystemClock_Config+0xd0>)
 8001e7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	4b1f      	ldr	r3, [pc, #124]	; (8001f04 <SystemClock_Config+0xd0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e90:	2301      	movs	r3, #1
 8001e92:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001ea8:	23a8      	movs	r3, #168	; 0xa8
 8001eaa:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001eac:	2302      	movs	r3, #2
 8001eae:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001eb0:	2304      	movs	r3, #4
 8001eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001eb4:	f107 0320 	add.w	r3, r7, #32
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f000 ff6d 	bl	8002d98 <HAL_RCC_OscConfig>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <SystemClock_Config+0x94>
		Error_Handler();
 8001ec4:	f000 fa4c 	bl	8002360 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ec8:	230f      	movs	r3, #15
 8001eca:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ed4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ed8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ede:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	2105      	movs	r1, #5
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f001 f9c6 	bl	8003278 <HAL_RCC_ClockConfig>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <SystemClock_Config+0xc2>
		Error_Handler();
 8001ef2:	f000 fa35 	bl	8002360 <Error_Handler>
	}
}
 8001ef6:	bf00      	nop
 8001ef8:	3750      	adds	r7, #80	; 0x50
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40007000 	.word	0x40007000

08001f08 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08e      	sub	sp, #56	; 0x38
 8001f0c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001f0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001f1c:	f107 0320 	add.w	r3, r7, #32
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]
 8001f34:	615a      	str	r2, [r3, #20]
 8001f36:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001f38:	4b38      	ldr	r3, [pc, #224]	; (800201c <MX_TIM2_Init+0x114>)
 8001f3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f3e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 83;
 8001f40:	4b36      	ldr	r3, [pc, #216]	; (800201c <MX_TIM2_Init+0x114>)
 8001f42:	2253      	movs	r2, #83	; 0x53
 8001f44:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f46:	4b35      	ldr	r3, [pc, #212]	; (800201c <MX_TIM2_Init+0x114>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 8001f4c:	4b33      	ldr	r3, [pc, #204]	; (800201c <MX_TIM2_Init+0x114>)
 8001f4e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f52:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f54:	4b31      	ldr	r3, [pc, #196]	; (800201c <MX_TIM2_Init+0x114>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f5a:	4b30      	ldr	r3, [pc, #192]	; (800201c <MX_TIM2_Init+0x114>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001f60:	482e      	ldr	r0, [pc, #184]	; (800201c <MX_TIM2_Init+0x114>)
 8001f62:	f001 fb47 	bl	80035f4 <HAL_TIM_Base_Init>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM2_Init+0x68>
		Error_Handler();
 8001f6c:	f000 f9f8 	bl	8002360 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f74:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001f76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4827      	ldr	r0, [pc, #156]	; (800201c <MX_TIM2_Init+0x114>)
 8001f7e:	f001 fded 	bl	8003b5c <HAL_TIM_ConfigClockSource>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_TIM2_Init+0x84>
		Error_Handler();
 8001f88:	f000 f9ea 	bl	8002360 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001f8c:	4823      	ldr	r0, [pc, #140]	; (800201c <MX_TIM2_Init+0x114>)
 8001f8e:	f001 fba4 	bl	80036da <HAL_TIM_PWM_Init>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_TIM2_Init+0x94>
		Error_Handler();
 8001f98:	f000 f9e2 	bl	8002360 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001fa4:	f107 0320 	add.w	r3, r7, #32
 8001fa8:	4619      	mov	r1, r3
 8001faa:	481c      	ldr	r0, [pc, #112]	; (800201c <MX_TIM2_Init+0x114>)
 8001fac:	f002 f9c6 	bl	800433c <HAL_TIMEx_MasterConfigSynchronization>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001fb6:	f000 f9d3 	bl	8002360 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fba:	2360      	movs	r3, #96	; 0x60
 8001fbc:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	2200      	movs	r2, #0
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4812      	ldr	r0, [pc, #72]	; (800201c <MX_TIM2_Init+0x114>)
 8001fd2:	f001 fcfd 	bl	80039d0 <HAL_TIM_PWM_ConfigChannel>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001fdc:	f000 f9c0 	bl	8002360 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8001fe0:	1d3b      	adds	r3, r7, #4
 8001fe2:	2204      	movs	r2, #4
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	480d      	ldr	r0, [pc, #52]	; (800201c <MX_TIM2_Init+0x114>)
 8001fe8:	f001 fcf2 	bl	80039d0 <HAL_TIM_PWM_ConfigChannel>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_TIM2_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8001ff2:	f000 f9b5 	bl	8002360 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001ff6:	1d3b      	adds	r3, r7, #4
 8001ff8:	2208      	movs	r2, #8
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4807      	ldr	r0, [pc, #28]	; (800201c <MX_TIM2_Init+0x114>)
 8001ffe:	f001 fce7 	bl	80039d0 <HAL_TIM_PWM_ConfigChannel>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM2_Init+0x104>
			!= HAL_OK) {
		Error_Handler();
 8002008:	f000 f9aa 	bl	8002360 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 800200c:	4803      	ldr	r0, [pc, #12]	; (800201c <MX_TIM2_Init+0x114>)
 800200e:	f000 fa31 	bl	8002474 <HAL_TIM_MspPostInit>

}
 8002012:	bf00      	nop
 8002014:	3738      	adds	r7, #56	; 0x38
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200002d0 	.word	0x200002d0

08002020 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002026:	f107 0308 	add.w	r3, r7, #8
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002034:	463b      	mov	r3, r7
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800203c:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <MX_TIM3_Init+0x94>)
 800203e:	4a1e      	ldr	r2, [pc, #120]	; (80020b8 <MX_TIM3_Init+0x98>)
 8002040:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 41999;
 8002042:	4b1c      	ldr	r3, [pc, #112]	; (80020b4 <MX_TIM3_Init+0x94>)
 8002044:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002048:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204a:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <MX_TIM3_Init+0x94>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 59999;
 8002050:	4b18      	ldr	r3, [pc, #96]	; (80020b4 <MX_TIM3_Init+0x94>)
 8002052:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002056:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002058:	4b16      	ldr	r3, [pc, #88]	; (80020b4 <MX_TIM3_Init+0x94>)
 800205a:	2200      	movs	r2, #0
 800205c:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205e:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <MX_TIM3_Init+0x94>)
 8002060:	2200      	movs	r2, #0
 8002062:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8002064:	4813      	ldr	r0, [pc, #76]	; (80020b4 <MX_TIM3_Init+0x94>)
 8002066:	f001 fac5 	bl	80035f4 <HAL_TIM_Base_Init>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM3_Init+0x54>
		Error_Handler();
 8002070:	f000 f976 	bl	8002360 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002078:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800207a:	f107 0308 	add.w	r3, r7, #8
 800207e:	4619      	mov	r1, r3
 8002080:	480c      	ldr	r0, [pc, #48]	; (80020b4 <MX_TIM3_Init+0x94>)
 8002082:	f001 fd6b 	bl	8003b5c <HAL_TIM_ConfigClockSource>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_TIM3_Init+0x70>
		Error_Handler();
 800208c:	f000 f968 	bl	8002360 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002090:	2300      	movs	r3, #0
 8002092:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002094:	2300      	movs	r3, #0
 8002096:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8002098:	463b      	mov	r3, r7
 800209a:	4619      	mov	r1, r3
 800209c:	4805      	ldr	r0, [pc, #20]	; (80020b4 <MX_TIM3_Init+0x94>)
 800209e:	f002 f94d 	bl	800433c <HAL_TIMEx_MasterConfigSynchronization>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM3_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 80020a8:	f000 f95a 	bl	8002360 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80020ac:	bf00      	nop
 80020ae:	3718      	adds	r7, #24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000290 	.word	0x20000290
 80020b8:	40000400 	.word	0x40000400

080020bc <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80020c2:	f107 0308 	add.w	r3, r7, #8
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	605a      	str	r2, [r3, #4]
 80020cc:	609a      	str	r2, [r3, #8]
 80020ce:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80020d0:	463b      	mov	r3, r7
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 80020d8:	4b1d      	ldr	r3, [pc, #116]	; (8002150 <MX_TIM4_Init+0x94>)
 80020da:	4a1e      	ldr	r2, [pc, #120]	; (8002154 <MX_TIM4_Init+0x98>)
 80020dc:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 84 - 1;
 80020de:	4b1c      	ldr	r3, [pc, #112]	; (8002150 <MX_TIM4_Init+0x94>)
 80020e0:	2253      	movs	r2, #83	; 0x53
 80020e2:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e4:	4b1a      	ldr	r3, [pc, #104]	; (8002150 <MX_TIM4_Init+0x94>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xFFFF - 1;
 80020ea:	4b19      	ldr	r3, [pc, #100]	; (8002150 <MX_TIM4_Init+0x94>)
 80020ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80020f0:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f2:	4b17      	ldr	r3, [pc, #92]	; (8002150 <MX_TIM4_Init+0x94>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f8:	4b15      	ldr	r3, [pc, #84]	; (8002150 <MX_TIM4_Init+0x94>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 80020fe:	4814      	ldr	r0, [pc, #80]	; (8002150 <MX_TIM4_Init+0x94>)
 8002100:	f001 fa78 	bl	80035f4 <HAL_TIM_Base_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_TIM4_Init+0x52>
		Error_Handler();
 800210a:	f000 f929 	bl	8002360 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800210e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002112:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8002114:	f107 0308 	add.w	r3, r7, #8
 8002118:	4619      	mov	r1, r3
 800211a:	480d      	ldr	r0, [pc, #52]	; (8002150 <MX_TIM4_Init+0x94>)
 800211c:	f001 fd1e 	bl	8003b5c <HAL_TIM_ConfigClockSource>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM4_Init+0x6e>
		Error_Handler();
 8002126:	f000 f91b 	bl	8002360 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800212a:	2300      	movs	r3, #0
 800212c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800212e:	2300      	movs	r3, #0
 8002130:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8002132:	463b      	mov	r3, r7
 8002134:	4619      	mov	r1, r3
 8002136:	4806      	ldr	r0, [pc, #24]	; (8002150 <MX_TIM4_Init+0x94>)
 8002138:	f002 f900 	bl	800433c <HAL_TIMEx_MasterConfigSynchronization>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8002142:	f000 f90d 	bl	8002360 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8002146:	bf00      	nop
 8002148:	3718      	adds	r7, #24
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000250 	.word	0x20000250
 8002154:	40000800 	.word	0x40000800

08002158 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002158:	b580      	push	{r7, lr}
 800215a:	b08a      	sub	sp, #40	; 0x28
 800215c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800215e:	f107 0314 	add.w	r3, r7, #20
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	605a      	str	r2, [r3, #4]
 8002168:	609a      	str	r2, [r3, #8]
 800216a:	60da      	str	r2, [r3, #12]
 800216c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	4b53      	ldr	r3, [pc, #332]	; (80022c0 <MX_GPIO_Init+0x168>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a52      	ldr	r2, [pc, #328]	; (80022c0 <MX_GPIO_Init+0x168>)
 8002178:	f043 0310 	orr.w	r3, r3, #16
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b50      	ldr	r3, [pc, #320]	; (80022c0 <MX_GPIO_Init+0x168>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0310 	and.w	r3, r3, #16
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	4b4c      	ldr	r3, [pc, #304]	; (80022c0 <MX_GPIO_Init+0x168>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	4a4b      	ldr	r2, [pc, #300]	; (80022c0 <MX_GPIO_Init+0x168>)
 8002194:	f043 0304 	orr.w	r3, r3, #4
 8002198:	6313      	str	r3, [r2, #48]	; 0x30
 800219a:	4b49      	ldr	r3, [pc, #292]	; (80022c0 <MX_GPIO_Init+0x168>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	f003 0304 	and.w	r3, r3, #4
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60bb      	str	r3, [r7, #8]
 80021aa:	4b45      	ldr	r3, [pc, #276]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a44      	ldr	r2, [pc, #272]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b42      	ldr	r3, [pc, #264]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
 80021c6:	4b3e      	ldr	r3, [pc, #248]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	4a3d      	ldr	r2, [pc, #244]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6313      	str	r3, [r2, #48]	; 0x30
 80021d2:	4b3b      	ldr	r3, [pc, #236]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	603b      	str	r3, [r7, #0]
 80021e2:	4b37      	ldr	r3, [pc, #220]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4a36      	ldr	r2, [pc, #216]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021e8:	f043 0308 	orr.w	r3, r3, #8
 80021ec:	6313      	str	r3, [r2, #48]	; 0x30
 80021ee:	4b34      	ldr	r3, [pc, #208]	; (80022c0 <MX_GPIO_Init+0x168>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	603b      	str	r3, [r7, #0]
 80021f8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 80021fa:	2200      	movs	r2, #0
 80021fc:	217f      	movs	r1, #127	; 0x7f
 80021fe:	4831      	ldr	r0, [pc, #196]	; (80022c4 <MX_GPIO_Init+0x16c>)
 8002200:	f000 fd7e 	bl	8002d00 <HAL_GPIO_WritePin>
			LCD_D6_Pin | LCD_D7_Pin | LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin
					| LCD_D4_Pin | LCD_D5_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LCD_Screen_Pin | THS_Sensor1_Pin | THS_Sensor2_Pin,
 8002204:	2200      	movs	r2, #0
 8002206:	f248 0103 	movw	r1, #32771	; 0x8003
 800220a:	482f      	ldr	r0, [pc, #188]	; (80022c8 <MX_GPIO_Init+0x170>)
 800220c:	f000 fd78 	bl	8002d00 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8002210:	2200      	movs	r2, #0
 8002212:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002216:	482d      	ldr	r0, [pc, #180]	; (80022cc <MX_GPIO_Init+0x174>)
 8002218:	f000 fd72 	bl	8002d00 <HAL_GPIO_WritePin>
	STM_Green_Pin | STM_Orange_Pin | STM_Red_Pin | STM_Blue_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LCD_D6_Pin LCD_D7_Pin LCD_RS_Pin LCD_RW_Pin
	 LCD_E_Pin LCD_D4_Pin LCD_D5_Pin */
	GPIO_InitStruct.Pin = LCD_D6_Pin | LCD_D7_Pin | LCD_RS_Pin | LCD_RW_Pin
 800221c:	237f      	movs	r3, #127	; 0x7f
 800221e:	617b      	str	r3, [r7, #20]
			| LCD_E_Pin | LCD_D4_Pin | LCD_D5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002220:	2301      	movs	r3, #1
 8002222:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002224:	2302      	movs	r3, #2
 8002226:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002228:	2300      	movs	r3, #0
 800222a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800222c:	f107 0314 	add.w	r3, r7, #20
 8002230:	4619      	mov	r1, r3
 8002232:	4824      	ldr	r0, [pc, #144]	; (80022c4 <MX_GPIO_Init+0x16c>)
 8002234:	f000 fbb2 	bl	800299c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_Screen_Pin */
	GPIO_InitStruct.Pin = LCD_Screen_Pin;
 8002238:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800223c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800223e:	2301      	movs	r3, #1
 8002240:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002242:	2302      	movs	r3, #2
 8002244:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002246:	2300      	movs	r3, #0
 8002248:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD_Screen_GPIO_Port, &GPIO_InitStruct);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4619      	mov	r1, r3
 8002250:	481d      	ldr	r0, [pc, #116]	; (80022c8 <MX_GPIO_Init+0x170>)
 8002252:	f000 fba3 	bl	800299c <HAL_GPIO_Init>

	/*Configure GPIO pins : THS_Sensor1_Pin THS_Sensor2_Pin */
	GPIO_InitStruct.Pin = THS_Sensor1_Pin | THS_Sensor2_Pin;
 8002256:	2303      	movs	r3, #3
 8002258:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225a:	2301      	movs	r3, #1
 800225c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800225e:	2301      	movs	r3, #1
 8002260:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002266:	f107 0314 	add.w	r3, r7, #20
 800226a:	4619      	mov	r1, r3
 800226c:	4816      	ldr	r0, [pc, #88]	; (80022c8 <MX_GPIO_Init+0x170>)
 800226e:	f000 fb95 	bl	800299c <HAL_GPIO_Init>

	/*Configure GPIO pin : STM_UserButton_Pin */
	GPIO_InitStruct.Pin = STM_UserButton_Pin;
 8002272:	2301      	movs	r3, #1
 8002274:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002276:	4b16      	ldr	r3, [pc, #88]	; (80022d0 <MX_GPIO_Init+0x178>)
 8002278:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800227a:	2302      	movs	r3, #2
 800227c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(STM_UserButton_GPIO_Port, &GPIO_InitStruct);
 800227e:	f107 0314 	add.w	r3, r7, #20
 8002282:	4619      	mov	r1, r3
 8002284:	4813      	ldr	r0, [pc, #76]	; (80022d4 <MX_GPIO_Init+0x17c>)
 8002286:	f000 fb89 	bl	800299c <HAL_GPIO_Init>

	/*Configure GPIO pins : STM_Green_Pin STM_Orange_Pin STM_Red_Pin STM_Blue_Pin */
	GPIO_InitStruct.Pin = STM_Green_Pin | STM_Orange_Pin | STM_Red_Pin
 800228a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800228e:	617b      	str	r3, [r7, #20]
			| STM_Blue_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002290:	2301      	movs	r3, #1
 8002292:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002294:	2300      	movs	r3, #0
 8002296:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002298:	2300      	movs	r3, #0
 800229a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	4619      	mov	r1, r3
 80022a2:	480a      	ldr	r0, [pc, #40]	; (80022cc <MX_GPIO_Init+0x174>)
 80022a4:	f000 fb7a 	bl	800299c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80022a8:	2200      	movs	r2, #0
 80022aa:	2101      	movs	r1, #1
 80022ac:	2006      	movs	r0, #6
 80022ae:	f000 fb3e 	bl	800292e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80022b2:	2006      	movs	r0, #6
 80022b4:	f000 fb57 	bl	8002966 <HAL_NVIC_EnableIRQ>

}
 80022b8:	bf00      	nop
 80022ba:	3728      	adds	r7, #40	; 0x28
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40021000 	.word	0x40021000
 80022c8:	40020800 	.word	0x40020800
 80022cc:	40020c00 	.word	0x40020c00
 80022d0:	10110000 	.word	0x10110000
 80022d4:	40020000 	.word	0x40020000

080022d8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/* SP Callback Definitions */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022e8:	d106      	bne.n	80022f8 <HAL_TIM_PeriodElapsedCallback+0x20>
		_RGB_Test(_led);
 80022ea:	4b05      	ldr	r3, [pc, #20]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff fafa 	bl	80018e8 <_RGB_Test>
		THS_ErrorClock();
 80022f4:	f7ff fd0a 	bl	8001d0c <THS_ErrorClock>
	} else if (htim->Instance == TIM3) {

	}
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20000200 	.word	0x20000200

08002304 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d11a      	bne.n	800234a <HAL_GPIO_EXTI_Callback+0x46>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) /* Handle user button event */
 8002314:	2101      	movs	r1, #1
 8002316:	480f      	ldr	r0, [pc, #60]	; (8002354 <HAL_GPIO_EXTI_Callback+0x50>)
 8002318:	f000 fcda 	bl	8002cd0 <HAL_GPIO_ReadPin>
 800231c:	4603      	mov	r3, r0
 800231e:	2b01      	cmp	r3, #1
 8002320:	d113      	bne.n	800234a <HAL_GPIO_EXTI_Callback+0x46>
		{
			LCD_ToggleBackgroundLED();
 8002322:	f7fe fe57 	bl	8000fd4 <LCD_ToggleBackgroundLED>

			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8002326:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800232a:	480b      	ldr	r0, [pc, #44]	; (8002358 <HAL_GPIO_EXTI_Callback+0x54>)
 800232c:	f000 fd01 	bl	8002d32 <HAL_GPIO_TogglePin>
			++_led;
 8002330:	4b0a      	ldr	r3, [pc, #40]	; (800235c <HAL_GPIO_EXTI_Callback+0x58>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	3301      	adds	r3, #1
 8002336:	b2da      	uxtb	r2, r3
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <HAL_GPIO_EXTI_Callback+0x58>)
 800233a:	701a      	strb	r2, [r3, #0]
			if (_led > 9)
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <HAL_GPIO_EXTI_Callback+0x58>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b09      	cmp	r3, #9
 8002342:	d902      	bls.n	800234a <HAL_GPIO_EXTI_Callback+0x46>
				_led = 0;
 8002344:	4b05      	ldr	r3, [pc, #20]	; (800235c <HAL_GPIO_EXTI_Callback+0x58>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40020000 	.word	0x40020000
 8002358:	40020c00 	.word	0x40020c00
 800235c:	20000200 	.word	0x20000200

08002360 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	4b10      	ldr	r3, [pc, #64]	; (80023bc <HAL_MspInit+0x4c>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237e:	4a0f      	ldr	r2, [pc, #60]	; (80023bc <HAL_MspInit+0x4c>)
 8002380:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002384:	6453      	str	r3, [r2, #68]	; 0x44
 8002386:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <HAL_MspInit+0x4c>)
 8002388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800238e:	607b      	str	r3, [r7, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	603b      	str	r3, [r7, #0]
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <HAL_MspInit+0x4c>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	4a08      	ldr	r2, [pc, #32]	; (80023bc <HAL_MspInit+0x4c>)
 800239c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a0:	6413      	str	r3, [r2, #64]	; 0x40
 80023a2:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_MspInit+0x4c>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	40023800 	.word	0x40023800

080023c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023d0:	d116      	bne.n	8002400 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	4b24      	ldr	r3, [pc, #144]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	4a23      	ldr	r2, [pc, #140]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6413      	str	r3, [r2, #64]	; 0x40
 80023e2:	4b21      	ldr	r3, [pc, #132]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 80023e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2102      	movs	r1, #2
 80023f2:	201c      	movs	r0, #28
 80023f4:	f000 fa9b 	bl	800292e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023f8:	201c      	movs	r0, #28
 80023fa:	f000 fab4 	bl	8002966 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023fe:	e02e      	b.n	800245e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a19      	ldr	r2, [pc, #100]	; (800246c <HAL_TIM_Base_MspInit+0xac>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d116      	bne.n	8002438 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]
 800240e:	4b16      	ldr	r3, [pc, #88]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	4a15      	ldr	r2, [pc, #84]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 8002414:	f043 0302 	orr.w	r3, r3, #2
 8002418:	6413      	str	r3, [r2, #64]	; 0x40
 800241a:	4b13      	ldr	r3, [pc, #76]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8002426:	2200      	movs	r2, #0
 8002428:	2103      	movs	r1, #3
 800242a:	201d      	movs	r0, #29
 800242c:	f000 fa7f 	bl	800292e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002430:	201d      	movs	r0, #29
 8002432:	f000 fa98 	bl	8002966 <HAL_NVIC_EnableIRQ>
}
 8002436:	e012      	b.n	800245e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a0c      	ldr	r2, [pc, #48]	; (8002470 <HAL_TIM_Base_MspInit+0xb0>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d10d      	bne.n	800245e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	4b08      	ldr	r3, [pc, #32]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	4a07      	ldr	r2, [pc, #28]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 800244c:	f043 0304 	orr.w	r3, r3, #4
 8002450:	6413      	str	r3, [r2, #64]	; 0x40
 8002452:	4b05      	ldr	r3, [pc, #20]	; (8002468 <HAL_TIM_Base_MspInit+0xa8>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]
}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40023800 	.word	0x40023800
 800246c:	40000400 	.word	0x40000400
 8002470:	40000800 	.word	0x40000800

08002474 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b088      	sub	sp, #32
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800247c:	f107 030c 	add.w	r3, r7, #12
 8002480:	2200      	movs	r2, #0
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	605a      	str	r2, [r3, #4]
 8002486:	609a      	str	r2, [r3, #8]
 8002488:	60da      	str	r2, [r3, #12]
 800248a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002494:	d11d      	bne.n	80024d2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60bb      	str	r3, [r7, #8]
 800249a:	4b10      	ldr	r3, [pc, #64]	; (80024dc <HAL_TIM_MspPostInit+0x68>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	4a0f      	ldr	r2, [pc, #60]	; (80024dc <HAL_TIM_MspPostInit+0x68>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6313      	str	r3, [r2, #48]	; 0x30
 80024a6:	4b0d      	ldr	r3, [pc, #52]	; (80024dc <HAL_TIM_MspPostInit+0x68>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60bb      	str	r3, [r7, #8]
 80024b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = RGB_Green_Pin|RGB_Blue_Pin|RGB_Red_Pin;
 80024b2:	2326      	movs	r3, #38	; 0x26
 80024b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b6:	2302      	movs	r3, #2
 80024b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024be:	2300      	movs	r3, #0
 80024c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024c2:	2301      	movs	r3, #1
 80024c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c6:	f107 030c 	add.w	r3, r7, #12
 80024ca:	4619      	mov	r1, r3
 80024cc:	4804      	ldr	r0, [pc, #16]	; (80024e0 <HAL_TIM_MspPostInit+0x6c>)
 80024ce:	f000 fa65 	bl	800299c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80024d2:	bf00      	nop
 80024d4:	3720      	adds	r7, #32
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40020000 	.word	0x40020000

080024e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024f6:	e7fe      	b.n	80024f6 <HardFault_Handler+0x4>

080024f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024fc:	e7fe      	b.n	80024fc <MemManage_Handler+0x4>

080024fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024fe:	b480      	push	{r7}
 8002500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002502:	e7fe      	b.n	8002502 <BusFault_Handler+0x4>

08002504 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002508:	e7fe      	b.n	8002508 <UsageFault_Handler+0x4>

0800250a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800250a:	b480      	push	{r7}
 800250c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002538:	f000 f8dc 	bl	80026f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800253c:	bf00      	nop
 800253e:	bd80      	pop	{r7, pc}

08002540 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002544:	2001      	movs	r0, #1
 8002546:	f000 fc0f 	bl	8002d68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
	...

08002550 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <TIM2_IRQHandler+0x10>)
 8002556:	f001 f933 	bl	80037c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	200002d0 	.word	0x200002d0

08002564 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002568:	4802      	ldr	r0, [pc, #8]	; (8002574 <TIM3_IRQHandler+0x10>)
 800256a:	f001 f929 	bl	80037c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20000290 	.word	0x20000290

08002578 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002580:	4b11      	ldr	r3, [pc, #68]	; (80025c8 <_sbrk+0x50>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d102      	bne.n	800258e <_sbrk+0x16>
		heap_end = &end;
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <_sbrk+0x50>)
 800258a:	4a10      	ldr	r2, [pc, #64]	; (80025cc <_sbrk+0x54>)
 800258c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800258e:	4b0e      	ldr	r3, [pc, #56]	; (80025c8 <_sbrk+0x50>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <_sbrk+0x50>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4413      	add	r3, r2
 800259c:	466a      	mov	r2, sp
 800259e:	4293      	cmp	r3, r2
 80025a0:	d907      	bls.n	80025b2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80025a2:	f001 ff5b 	bl	800445c <__errno>
 80025a6:	4602      	mov	r2, r0
 80025a8:	230c      	movs	r3, #12
 80025aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	e006      	b.n	80025c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80025b2:	4b05      	ldr	r3, [pc, #20]	; (80025c8 <_sbrk+0x50>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4413      	add	r3, r2
 80025ba:	4a03      	ldr	r2, [pc, #12]	; (80025c8 <_sbrk+0x50>)
 80025bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80025be:	68fb      	ldr	r3, [r7, #12]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000204 	.word	0x20000204
 80025cc:	20000318 	.word	0x20000318

080025d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025d4:	4b08      	ldr	r3, [pc, #32]	; (80025f8 <SystemInit+0x28>)
 80025d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025da:	4a07      	ldr	r2, [pc, #28]	; (80025f8 <SystemInit+0x28>)
 80025dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025e4:	4b04      	ldr	r3, [pc, #16]	; (80025f8 <SystemInit+0x28>)
 80025e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025ea:	609a      	str	r2, [r3, #8]
#endif
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002634 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002600:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002602:	e003      	b.n	800260c <LoopCopyDataInit>

08002604 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002604:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002606:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002608:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800260a:	3104      	adds	r1, #4

0800260c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800260c:	480b      	ldr	r0, [pc, #44]	; (800263c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800260e:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002610:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002612:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002614:	d3f6      	bcc.n	8002604 <CopyDataInit>
  ldr  r2, =_sbss
 8002616:	4a0b      	ldr	r2, [pc, #44]	; (8002644 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002618:	e002      	b.n	8002620 <LoopFillZerobss>

0800261a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800261a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800261c:	f842 3b04 	str.w	r3, [r2], #4

08002620 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002620:	4b09      	ldr	r3, [pc, #36]	; (8002648 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002622:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002624:	d3f9      	bcc.n	800261a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002626:	f7ff ffd3 	bl	80025d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800262a:	f001 ff1d 	bl	8004468 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800262e:	f7ff fb89 	bl	8001d44 <main>
  bx  lr    
 8002632:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002634:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002638:	08006830 	.word	0x08006830
  ldr  r0, =_sdata
 800263c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002640:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002644:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8002648:	20000318 	.word	0x20000318

0800264c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC_IRQHandler>
	...

08002650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002654:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <HAL_Init+0x40>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0d      	ldr	r2, [pc, #52]	; (8002690 <HAL_Init+0x40>)
 800265a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800265e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002660:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <HAL_Init+0x40>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a0a      	ldr	r2, [pc, #40]	; (8002690 <HAL_Init+0x40>)
 8002666:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800266a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800266c:	4b08      	ldr	r3, [pc, #32]	; (8002690 <HAL_Init+0x40>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a07      	ldr	r2, [pc, #28]	; (8002690 <HAL_Init+0x40>)
 8002672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002676:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002678:	2003      	movs	r0, #3
 800267a:	f000 f94d 	bl	8002918 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800267e:	2000      	movs	r0, #0
 8002680:	f000 f808 	bl	8002694 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002684:	f7ff fe74 	bl	8002370 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40023c00 	.word	0x40023c00

08002694 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800269c:	4b12      	ldr	r3, [pc, #72]	; (80026e8 <HAL_InitTick+0x54>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b12      	ldr	r3, [pc, #72]	; (80026ec <HAL_InitTick+0x58>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	4619      	mov	r1, r3
 80026a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80026ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 f965 	bl	8002982 <HAL_SYSTICK_Config>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e00e      	b.n	80026e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b0f      	cmp	r3, #15
 80026c6:	d80a      	bhi.n	80026de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026c8:	2200      	movs	r2, #0
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	f04f 30ff 	mov.w	r0, #4294967295
 80026d0:	f000 f92d 	bl	800292e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026d4:	4a06      	ldr	r2, [pc, #24]	; (80026f0 <HAL_InitTick+0x5c>)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	e000      	b.n	80026e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000008 	.word	0x20000008
 80026ec:	20000010 	.word	0x20000010
 80026f0:	2000000c 	.word	0x2000000c

080026f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026f8:	4b06      	ldr	r3, [pc, #24]	; (8002714 <HAL_IncTick+0x20>)
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	461a      	mov	r2, r3
 80026fe:	4b06      	ldr	r3, [pc, #24]	; (8002718 <HAL_IncTick+0x24>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4413      	add	r3, r2
 8002704:	4a04      	ldr	r2, [pc, #16]	; (8002718 <HAL_IncTick+0x24>)
 8002706:	6013      	str	r3, [r2, #0]
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	20000010 	.word	0x20000010
 8002718:	20000310 	.word	0x20000310

0800271c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  return uwTick;
 8002720:	4b03      	ldr	r3, [pc, #12]	; (8002730 <HAL_GetTick+0x14>)
 8002722:	681b      	ldr	r3, [r3, #0]
}
 8002724:	4618      	mov	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000310 	.word	0x20000310

08002734 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800273c:	f7ff ffee 	bl	800271c <HAL_GetTick>
 8002740:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800274c:	d005      	beq.n	800275a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800274e:	4b09      	ldr	r3, [pc, #36]	; (8002774 <HAL_Delay+0x40>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	461a      	mov	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4413      	add	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800275a:	bf00      	nop
 800275c:	f7ff ffde 	bl	800271c <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	429a      	cmp	r2, r3
 800276a:	d8f7      	bhi.n	800275c <HAL_Delay+0x28>
  {
  }
}
 800276c:	bf00      	nop
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	20000010 	.word	0x20000010

08002778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002788:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <__NVIC_SetPriorityGrouping+0x44>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002794:	4013      	ands	r3, r2
 8002796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027aa:	4a04      	ldr	r2, [pc, #16]	; (80027bc <__NVIC_SetPriorityGrouping+0x44>)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	60d3      	str	r3, [r2, #12]
}
 80027b0:	bf00      	nop
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027c4:	4b04      	ldr	r3, [pc, #16]	; (80027d8 <__NVIC_GetPriorityGrouping+0x18>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	0a1b      	lsrs	r3, r3, #8
 80027ca:	f003 0307 	and.w	r3, r3, #7
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	db0b      	blt.n	8002806 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	f003 021f 	and.w	r2, r3, #31
 80027f4:	4907      	ldr	r1, [pc, #28]	; (8002814 <__NVIC_EnableIRQ+0x38>)
 80027f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	2001      	movs	r0, #1
 80027fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	e000e100 	.word	0xe000e100

08002818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	4603      	mov	r3, r0
 8002820:	6039      	str	r1, [r7, #0]
 8002822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002828:	2b00      	cmp	r3, #0
 800282a:	db0a      	blt.n	8002842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	b2da      	uxtb	r2, r3
 8002830:	490c      	ldr	r1, [pc, #48]	; (8002864 <__NVIC_SetPriority+0x4c>)
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	0112      	lsls	r2, r2, #4
 8002838:	b2d2      	uxtb	r2, r2
 800283a:	440b      	add	r3, r1
 800283c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002840:	e00a      	b.n	8002858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	b2da      	uxtb	r2, r3
 8002846:	4908      	ldr	r1, [pc, #32]	; (8002868 <__NVIC_SetPriority+0x50>)
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	3b04      	subs	r3, #4
 8002850:	0112      	lsls	r2, r2, #4
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	440b      	add	r3, r1
 8002856:	761a      	strb	r2, [r3, #24]
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	e000e100 	.word	0xe000e100
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800286c:	b480      	push	{r7}
 800286e:	b089      	sub	sp, #36	; 0x24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	f1c3 0307 	rsb	r3, r3, #7
 8002886:	2b04      	cmp	r3, #4
 8002888:	bf28      	it	cs
 800288a:	2304      	movcs	r3, #4
 800288c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3304      	adds	r3, #4
 8002892:	2b06      	cmp	r3, #6
 8002894:	d902      	bls.n	800289c <NVIC_EncodePriority+0x30>
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3b03      	subs	r3, #3
 800289a:	e000      	b.n	800289e <NVIC_EncodePriority+0x32>
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a0:	f04f 32ff 	mov.w	r2, #4294967295
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43da      	mvns	r2, r3
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	401a      	ands	r2, r3
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028b4:	f04f 31ff 	mov.w	r1, #4294967295
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	fa01 f303 	lsl.w	r3, r1, r3
 80028be:	43d9      	mvns	r1, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c4:	4313      	orrs	r3, r2
         );
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3724      	adds	r7, #36	; 0x24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
	...

080028d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3b01      	subs	r3, #1
 80028e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028e4:	d301      	bcc.n	80028ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028e6:	2301      	movs	r3, #1
 80028e8:	e00f      	b.n	800290a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ea:	4a0a      	ldr	r2, [pc, #40]	; (8002914 <SysTick_Config+0x40>)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3b01      	subs	r3, #1
 80028f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028f2:	210f      	movs	r1, #15
 80028f4:	f04f 30ff 	mov.w	r0, #4294967295
 80028f8:	f7ff ff8e 	bl	8002818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028fc:	4b05      	ldr	r3, [pc, #20]	; (8002914 <SysTick_Config+0x40>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002902:	4b04      	ldr	r3, [pc, #16]	; (8002914 <SysTick_Config+0x40>)
 8002904:	2207      	movs	r2, #7
 8002906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	e000e010 	.word	0xe000e010

08002918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff ff29 	bl	8002778 <__NVIC_SetPriorityGrouping>
}
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800292e:	b580      	push	{r7, lr}
 8002930:	b086      	sub	sp, #24
 8002932:	af00      	add	r7, sp, #0
 8002934:	4603      	mov	r3, r0
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	607a      	str	r2, [r7, #4]
 800293a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002940:	f7ff ff3e 	bl	80027c0 <__NVIC_GetPriorityGrouping>
 8002944:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	68b9      	ldr	r1, [r7, #8]
 800294a:	6978      	ldr	r0, [r7, #20]
 800294c:	f7ff ff8e 	bl	800286c <NVIC_EncodePriority>
 8002950:	4602      	mov	r2, r0
 8002952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002956:	4611      	mov	r1, r2
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff ff5d 	bl	8002818 <__NVIC_SetPriority>
}
 800295e:	bf00      	nop
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b082      	sub	sp, #8
 800296a:	af00      	add	r7, sp, #0
 800296c:	4603      	mov	r3, r0
 800296e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff ff31 	bl	80027dc <__NVIC_EnableIRQ>
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b082      	sub	sp, #8
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7ff ffa2 	bl	80028d4 <SysTick_Config>
 8002990:	4603      	mov	r3, r0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800299c:	b480      	push	{r7}
 800299e:	b089      	sub	sp, #36	; 0x24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
 80029b6:	e16b      	b.n	8002c90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029b8:	2201      	movs	r2, #1
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	f040 815a 	bne.w	8002c8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d00b      	beq.n	80029f6 <HAL_GPIO_Init+0x5a>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d007      	beq.n	80029f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029ea:	2b11      	cmp	r3, #17
 80029ec:	d003      	beq.n	80029f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b12      	cmp	r3, #18
 80029f4:	d130      	bne.n	8002a58 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	2203      	movs	r2, #3
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	091b      	lsrs	r3, r3, #4
 8002a42:	f003 0201 	and.w	r2, r3, #1
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	2203      	movs	r2, #3
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d003      	beq.n	8002a98 <HAL_GPIO_Init+0xfc>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b12      	cmp	r3, #18
 8002a96:	d123      	bne.n	8002ae0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	08da      	lsrs	r2, r3, #3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3208      	adds	r2, #8
 8002aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	f003 0307 	and.w	r3, r3, #7
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	220f      	movs	r2, #15
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	691a      	ldr	r2, [r3, #16]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	08da      	lsrs	r2, r3, #3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3208      	adds	r2, #8
 8002ada:	69b9      	ldr	r1, [r7, #24]
 8002adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	2203      	movs	r2, #3
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f003 0203 	and.w	r2, r3, #3
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 80b4 	beq.w	8002c8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	4b5f      	ldr	r3, [pc, #380]	; (8002ca4 <HAL_GPIO_Init+0x308>)
 8002b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2a:	4a5e      	ldr	r2, [pc, #376]	; (8002ca4 <HAL_GPIO_Init+0x308>)
 8002b2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b30:	6453      	str	r3, [r2, #68]	; 0x44
 8002b32:	4b5c      	ldr	r3, [pc, #368]	; (8002ca4 <HAL_GPIO_Init+0x308>)
 8002b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b3e:	4a5a      	ldr	r2, [pc, #360]	; (8002ca8 <HAL_GPIO_Init+0x30c>)
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	089b      	lsrs	r3, r3, #2
 8002b44:	3302      	adds	r3, #2
 8002b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	220f      	movs	r2, #15
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a51      	ldr	r2, [pc, #324]	; (8002cac <HAL_GPIO_Init+0x310>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d02b      	beq.n	8002bc2 <HAL_GPIO_Init+0x226>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a50      	ldr	r2, [pc, #320]	; (8002cb0 <HAL_GPIO_Init+0x314>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d025      	beq.n	8002bbe <HAL_GPIO_Init+0x222>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a4f      	ldr	r2, [pc, #316]	; (8002cb4 <HAL_GPIO_Init+0x318>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d01f      	beq.n	8002bba <HAL_GPIO_Init+0x21e>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a4e      	ldr	r2, [pc, #312]	; (8002cb8 <HAL_GPIO_Init+0x31c>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d019      	beq.n	8002bb6 <HAL_GPIO_Init+0x21a>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a4d      	ldr	r2, [pc, #308]	; (8002cbc <HAL_GPIO_Init+0x320>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d013      	beq.n	8002bb2 <HAL_GPIO_Init+0x216>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a4c      	ldr	r2, [pc, #304]	; (8002cc0 <HAL_GPIO_Init+0x324>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d00d      	beq.n	8002bae <HAL_GPIO_Init+0x212>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a4b      	ldr	r2, [pc, #300]	; (8002cc4 <HAL_GPIO_Init+0x328>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d007      	beq.n	8002baa <HAL_GPIO_Init+0x20e>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a4a      	ldr	r2, [pc, #296]	; (8002cc8 <HAL_GPIO_Init+0x32c>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d101      	bne.n	8002ba6 <HAL_GPIO_Init+0x20a>
 8002ba2:	2307      	movs	r3, #7
 8002ba4:	e00e      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002ba6:	2308      	movs	r3, #8
 8002ba8:	e00c      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002baa:	2306      	movs	r3, #6
 8002bac:	e00a      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002bae:	2305      	movs	r3, #5
 8002bb0:	e008      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	e006      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e004      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e002      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e000      	b.n	8002bc4 <HAL_GPIO_Init+0x228>
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	69fa      	ldr	r2, [r7, #28]
 8002bc6:	f002 0203 	and.w	r2, r2, #3
 8002bca:	0092      	lsls	r2, r2, #2
 8002bcc:	4093      	lsls	r3, r2
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bd4:	4934      	ldr	r1, [pc, #208]	; (8002ca8 <HAL_GPIO_Init+0x30c>)
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	089b      	lsrs	r3, r3, #2
 8002bda:	3302      	adds	r3, #2
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002be2:	4b3a      	ldr	r3, [pc, #232]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	43db      	mvns	r3, r3
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c06:	4a31      	ldr	r2, [pc, #196]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c0c:	4b2f      	ldr	r3, [pc, #188]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c30:	4a26      	ldr	r2, [pc, #152]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c36:	4b25      	ldr	r3, [pc, #148]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4013      	ands	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c5a:	4a1c      	ldr	r2, [pc, #112]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c60:	4b1a      	ldr	r3, [pc, #104]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c84:	4a11      	ldr	r2, [pc, #68]	; (8002ccc <HAL_GPIO_Init+0x330>)
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	61fb      	str	r3, [r7, #28]
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	2b0f      	cmp	r3, #15
 8002c94:	f67f ae90 	bls.w	80029b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c98:	bf00      	nop
 8002c9a:	3724      	adds	r7, #36	; 0x24
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	40013800 	.word	0x40013800
 8002cac:	40020000 	.word	0x40020000
 8002cb0:	40020400 	.word	0x40020400
 8002cb4:	40020800 	.word	0x40020800
 8002cb8:	40020c00 	.word	0x40020c00
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	40021400 	.word	0x40021400
 8002cc4:	40021800 	.word	0x40021800
 8002cc8:	40021c00 	.word	0x40021c00
 8002ccc:	40013c00 	.word	0x40013c00

08002cd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691a      	ldr	r2, [r3, #16]
 8002ce0:	887b      	ldrh	r3, [r7, #2]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d002      	beq.n	8002cee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	73fb      	strb	r3, [r7, #15]
 8002cec:	e001      	b.n	8002cf2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	460b      	mov	r3, r1
 8002d0a:	807b      	strh	r3, [r7, #2]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d10:	787b      	ldrb	r3, [r7, #1]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d16:	887a      	ldrh	r2, [r7, #2]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d1c:	e003      	b.n	8002d26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d1e:	887b      	ldrh	r3, [r7, #2]
 8002d20:	041a      	lsls	r2, r3, #16
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	619a      	str	r2, [r3, #24]
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	695a      	ldr	r2, [r3, #20]
 8002d42:	887b      	ldrh	r3, [r7, #2]
 8002d44:	401a      	ands	r2, r3
 8002d46:	887b      	ldrh	r3, [r7, #2]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d104      	bne.n	8002d56 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002d4c:	887b      	ldrh	r3, [r7, #2]
 8002d4e:	041a      	lsls	r2, r3, #16
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002d54:	e002      	b.n	8002d5c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002d56:	887a      	ldrh	r2, [r7, #2]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	619a      	str	r2, [r3, #24]
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d72:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d74:	695a      	ldr	r2, [r3, #20]
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d006      	beq.n	8002d8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d7e:	4a05      	ldr	r2, [pc, #20]	; (8002d94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d80:	88fb      	ldrh	r3, [r7, #6]
 8002d82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d84:	88fb      	ldrh	r3, [r7, #6]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff fabc 	bl	8002304 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40013c00 	.word	0x40013c00

08002d98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e25b      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d075      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002db6:	4ba3      	ldr	r3, [pc, #652]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 030c 	and.w	r3, r3, #12
 8002dbe:	2b04      	cmp	r3, #4
 8002dc0:	d00c      	beq.n	8002ddc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dc2:	4ba0      	ldr	r3, [pc, #640]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d112      	bne.n	8002df4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dce:	4b9d      	ldr	r3, [pc, #628]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dda:	d10b      	bne.n	8002df4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ddc:	4b99      	ldr	r3, [pc, #612]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d05b      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x108>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d157      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e236      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dfc:	d106      	bne.n	8002e0c <HAL_RCC_OscConfig+0x74>
 8002dfe:	4b91      	ldr	r3, [pc, #580]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a90      	ldr	r2, [pc, #576]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e08:	6013      	str	r3, [r2, #0]
 8002e0a:	e01d      	b.n	8002e48 <HAL_RCC_OscConfig+0xb0>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e14:	d10c      	bne.n	8002e30 <HAL_RCC_OscConfig+0x98>
 8002e16:	4b8b      	ldr	r3, [pc, #556]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a8a      	ldr	r2, [pc, #552]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e20:	6013      	str	r3, [r2, #0]
 8002e22:	4b88      	ldr	r3, [pc, #544]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a87      	ldr	r2, [pc, #540]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e2c:	6013      	str	r3, [r2, #0]
 8002e2e:	e00b      	b.n	8002e48 <HAL_RCC_OscConfig+0xb0>
 8002e30:	4b84      	ldr	r3, [pc, #528]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a83      	ldr	r2, [pc, #524]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e3a:	6013      	str	r3, [r2, #0]
 8002e3c:	4b81      	ldr	r3, [pc, #516]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a80      	ldr	r2, [pc, #512]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d013      	beq.n	8002e78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e50:	f7ff fc64 	bl	800271c <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e58:	f7ff fc60 	bl	800271c <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b64      	cmp	r3, #100	; 0x64
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e1fb      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e6a:	4b76      	ldr	r3, [pc, #472]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0f0      	beq.n	8002e58 <HAL_RCC_OscConfig+0xc0>
 8002e76:	e014      	b.n	8002ea2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e78:	f7ff fc50 	bl	800271c <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e80:	f7ff fc4c 	bl	800271c <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b64      	cmp	r3, #100	; 0x64
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e1e7      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e92:	4b6c      	ldr	r3, [pc, #432]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0xe8>
 8002e9e:	e000      	b.n	8002ea2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d063      	beq.n	8002f76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002eae:	4b65      	ldr	r3, [pc, #404]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f003 030c 	and.w	r3, r3, #12
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00b      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eba:	4b62      	ldr	r3, [pc, #392]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ec2:	2b08      	cmp	r3, #8
 8002ec4:	d11c      	bne.n	8002f00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ec6:	4b5f      	ldr	r3, [pc, #380]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d116      	bne.n	8002f00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ed2:	4b5c      	ldr	r3, [pc, #368]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d005      	beq.n	8002eea <HAL_RCC_OscConfig+0x152>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d001      	beq.n	8002eea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e1bb      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eea:	4b56      	ldr	r3, [pc, #344]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	4952      	ldr	r1, [pc, #328]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002efe:	e03a      	b.n	8002f76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d020      	beq.n	8002f4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f08:	4b4f      	ldr	r3, [pc, #316]	; (8003048 <HAL_RCC_OscConfig+0x2b0>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0e:	f7ff fc05 	bl	800271c <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f16:	f7ff fc01 	bl	800271c <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e19c      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f28:	4b46      	ldr	r3, [pc, #280]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0f0      	beq.n	8002f16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f34:	4b43      	ldr	r3, [pc, #268]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	4940      	ldr	r1, [pc, #256]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	600b      	str	r3, [r1, #0]
 8002f48:	e015      	b.n	8002f76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f4a:	4b3f      	ldr	r3, [pc, #252]	; (8003048 <HAL_RCC_OscConfig+0x2b0>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f50:	f7ff fbe4 	bl	800271c <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f58:	f7ff fbe0 	bl	800271c <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e17b      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f6a:	4b36      	ldr	r3, [pc, #216]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f0      	bne.n	8002f58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d030      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d016      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f8a:	4b30      	ldr	r3, [pc, #192]	; (800304c <HAL_RCC_OscConfig+0x2b4>)
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f90:	f7ff fbc4 	bl	800271c <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f96:	e008      	b.n	8002faa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f98:	f7ff fbc0 	bl	800271c <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e15b      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002faa:	4b26      	ldr	r3, [pc, #152]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002fac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d0f0      	beq.n	8002f98 <HAL_RCC_OscConfig+0x200>
 8002fb6:	e015      	b.n	8002fe4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fb8:	4b24      	ldr	r3, [pc, #144]	; (800304c <HAL_RCC_OscConfig+0x2b4>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fbe:	f7ff fbad 	bl	800271c <HAL_GetTick>
 8002fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fc6:	f7ff fba9 	bl	800271c <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e144      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd8:	4b1a      	ldr	r3, [pc, #104]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002fda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1f0      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 80a0 	beq.w	8003132 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ff6:	4b13      	ldr	r3, [pc, #76]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10f      	bne.n	8003022 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	60bb      	str	r3, [r7, #8]
 8003006:	4b0f      	ldr	r3, [pc, #60]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8003008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300a:	4a0e      	ldr	r2, [pc, #56]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 800300c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003010:	6413      	str	r3, [r2, #64]	; 0x40
 8003012:	4b0c      	ldr	r3, [pc, #48]	; (8003044 <HAL_RCC_OscConfig+0x2ac>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301a:	60bb      	str	r3, [r7, #8]
 800301c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800301e:	2301      	movs	r3, #1
 8003020:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003022:	4b0b      	ldr	r3, [pc, #44]	; (8003050 <HAL_RCC_OscConfig+0x2b8>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302a:	2b00      	cmp	r3, #0
 800302c:	d121      	bne.n	8003072 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800302e:	4b08      	ldr	r3, [pc, #32]	; (8003050 <HAL_RCC_OscConfig+0x2b8>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a07      	ldr	r2, [pc, #28]	; (8003050 <HAL_RCC_OscConfig+0x2b8>)
 8003034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003038:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800303a:	f7ff fb6f 	bl	800271c <HAL_GetTick>
 800303e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003040:	e011      	b.n	8003066 <HAL_RCC_OscConfig+0x2ce>
 8003042:	bf00      	nop
 8003044:	40023800 	.word	0x40023800
 8003048:	42470000 	.word	0x42470000
 800304c:	42470e80 	.word	0x42470e80
 8003050:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003054:	f7ff fb62 	bl	800271c <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e0fd      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003066:	4b81      	ldr	r3, [pc, #516]	; (800326c <HAL_RCC_OscConfig+0x4d4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f0      	beq.n	8003054 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d106      	bne.n	8003088 <HAL_RCC_OscConfig+0x2f0>
 800307a:	4b7d      	ldr	r3, [pc, #500]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 800307c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307e:	4a7c      	ldr	r2, [pc, #496]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6713      	str	r3, [r2, #112]	; 0x70
 8003086:	e01c      	b.n	80030c2 <HAL_RCC_OscConfig+0x32a>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	2b05      	cmp	r3, #5
 800308e:	d10c      	bne.n	80030aa <HAL_RCC_OscConfig+0x312>
 8003090:	4b77      	ldr	r3, [pc, #476]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 8003092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003094:	4a76      	ldr	r2, [pc, #472]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 8003096:	f043 0304 	orr.w	r3, r3, #4
 800309a:	6713      	str	r3, [r2, #112]	; 0x70
 800309c:	4b74      	ldr	r3, [pc, #464]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 800309e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a0:	4a73      	ldr	r2, [pc, #460]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	6713      	str	r3, [r2, #112]	; 0x70
 80030a8:	e00b      	b.n	80030c2 <HAL_RCC_OscConfig+0x32a>
 80030aa:	4b71      	ldr	r3, [pc, #452]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80030ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ae:	4a70      	ldr	r2, [pc, #448]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80030b0:	f023 0301 	bic.w	r3, r3, #1
 80030b4:	6713      	str	r3, [r2, #112]	; 0x70
 80030b6:	4b6e      	ldr	r3, [pc, #440]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80030b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ba:	4a6d      	ldr	r2, [pc, #436]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80030bc:	f023 0304 	bic.w	r3, r3, #4
 80030c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d015      	beq.n	80030f6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ca:	f7ff fb27 	bl	800271c <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d0:	e00a      	b.n	80030e8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030d2:	f7ff fb23 	bl	800271c <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e0bc      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030e8:	4b61      	ldr	r3, [pc, #388]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80030ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0ee      	beq.n	80030d2 <HAL_RCC_OscConfig+0x33a>
 80030f4:	e014      	b.n	8003120 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f6:	f7ff fb11 	bl	800271c <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030fc:	e00a      	b.n	8003114 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030fe:	f7ff fb0d 	bl	800271c <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	f241 3288 	movw	r2, #5000	; 0x1388
 800310c:	4293      	cmp	r3, r2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e0a6      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003114:	4b56      	ldr	r3, [pc, #344]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 8003116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1ee      	bne.n	80030fe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003120:	7dfb      	ldrb	r3, [r7, #23]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d105      	bne.n	8003132 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003126:	4b52      	ldr	r3, [pc, #328]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	4a51      	ldr	r2, [pc, #324]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 800312c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003130:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 8092 	beq.w	8003260 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800313c:	4b4c      	ldr	r3, [pc, #304]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 030c 	and.w	r3, r3, #12
 8003144:	2b08      	cmp	r3, #8
 8003146:	d05c      	beq.n	8003202 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d141      	bne.n	80031d4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003150:	4b48      	ldr	r3, [pc, #288]	; (8003274 <HAL_RCC_OscConfig+0x4dc>)
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003156:	f7ff fae1 	bl	800271c <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800315e:	f7ff fadd 	bl	800271c <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e078      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003170:	4b3f      	ldr	r3, [pc, #252]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1f0      	bne.n	800315e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69da      	ldr	r2, [r3, #28]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	431a      	orrs	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318a:	019b      	lsls	r3, r3, #6
 800318c:	431a      	orrs	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003192:	085b      	lsrs	r3, r3, #1
 8003194:	3b01      	subs	r3, #1
 8003196:	041b      	lsls	r3, r3, #16
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	061b      	lsls	r3, r3, #24
 80031a0:	4933      	ldr	r1, [pc, #204]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031a6:	4b33      	ldr	r3, [pc, #204]	; (8003274 <HAL_RCC_OscConfig+0x4dc>)
 80031a8:	2201      	movs	r2, #1
 80031aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ac:	f7ff fab6 	bl	800271c <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031b4:	f7ff fab2 	bl	800271c <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e04d      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031c6:	4b2a      	ldr	r3, [pc, #168]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0f0      	beq.n	80031b4 <HAL_RCC_OscConfig+0x41c>
 80031d2:	e045      	b.n	8003260 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031d4:	4b27      	ldr	r3, [pc, #156]	; (8003274 <HAL_RCC_OscConfig+0x4dc>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031da:	f7ff fa9f 	bl	800271c <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031e2:	f7ff fa9b 	bl	800271c <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e036      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031f4:	4b1e      	ldr	r3, [pc, #120]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1f0      	bne.n	80031e2 <HAL_RCC_OscConfig+0x44a>
 8003200:	e02e      	b.n	8003260 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d101      	bne.n	800320e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e029      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800320e:	4b18      	ldr	r3, [pc, #96]	; (8003270 <HAL_RCC_OscConfig+0x4d8>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	429a      	cmp	r2, r3
 8003220:	d11c      	bne.n	800325c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800322c:	429a      	cmp	r2, r3
 800322e:	d115      	bne.n	800325c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003236:	4013      	ands	r3, r2
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800323c:	4293      	cmp	r3, r2
 800323e:	d10d      	bne.n	800325c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800324a:	429a      	cmp	r2, r3
 800324c:	d106      	bne.n	800325c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003258:	429a      	cmp	r2, r3
 800325a:	d001      	beq.n	8003260 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e000      	b.n	8003262 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40007000 	.word	0x40007000
 8003270:	40023800 	.word	0x40023800
 8003274:	42470060 	.word	0x42470060

08003278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e0cc      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800328c:	4b68      	ldr	r3, [pc, #416]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 030f 	and.w	r3, r3, #15
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d90c      	bls.n	80032b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329a:	4b65      	ldr	r3, [pc, #404]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a2:	4b63      	ldr	r3, [pc, #396]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 030f 	and.w	r3, r3, #15
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d001      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e0b8      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d020      	beq.n	8003302 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d005      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032cc:	4b59      	ldr	r3, [pc, #356]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	4a58      	ldr	r2, [pc, #352]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d005      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032e4:	4b53      	ldr	r3, [pc, #332]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	4a52      	ldr	r2, [pc, #328]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032f0:	4b50      	ldr	r3, [pc, #320]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	494d      	ldr	r1, [pc, #308]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d044      	beq.n	8003398 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d107      	bne.n	8003326 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003316:	4b47      	ldr	r3, [pc, #284]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d119      	bne.n	8003356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e07f      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b02      	cmp	r3, #2
 800332c:	d003      	beq.n	8003336 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003332:	2b03      	cmp	r3, #3
 8003334:	d107      	bne.n	8003346 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003336:	4b3f      	ldr	r3, [pc, #252]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d109      	bne.n	8003356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e06f      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003346:	4b3b      	ldr	r3, [pc, #236]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e067      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003356:	4b37      	ldr	r3, [pc, #220]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f023 0203 	bic.w	r2, r3, #3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	4934      	ldr	r1, [pc, #208]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003364:	4313      	orrs	r3, r2
 8003366:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003368:	f7ff f9d8 	bl	800271c <HAL_GetTick>
 800336c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800336e:	e00a      	b.n	8003386 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003370:	f7ff f9d4 	bl	800271c <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	f241 3288 	movw	r2, #5000	; 0x1388
 800337e:	4293      	cmp	r3, r2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e04f      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003386:	4b2b      	ldr	r3, [pc, #172]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 020c 	and.w	r2, r3, #12
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	429a      	cmp	r2, r3
 8003396:	d1eb      	bne.n	8003370 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003398:	4b25      	ldr	r3, [pc, #148]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 030f 	and.w	r3, r3, #15
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d20c      	bcs.n	80033c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a6:	4b22      	ldr	r3, [pc, #136]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	b2d2      	uxtb	r2, r2
 80033ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ae:	4b20      	ldr	r3, [pc, #128]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d001      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e032      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d008      	beq.n	80033de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033cc:	4b19      	ldr	r3, [pc, #100]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	4916      	ldr	r1, [pc, #88]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d009      	beq.n	80033fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033ea:	4b12      	ldr	r3, [pc, #72]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	490e      	ldr	r1, [pc, #56]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033fe:	f000 f821 	bl	8003444 <HAL_RCC_GetSysClockFreq>
 8003402:	4601      	mov	r1, r0
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	091b      	lsrs	r3, r3, #4
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	4a0a      	ldr	r2, [pc, #40]	; (8003438 <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	5cd3      	ldrb	r3, [r2, r3]
 8003412:	fa21 f303 	lsr.w	r3, r1, r3
 8003416:	4a09      	ldr	r2, [pc, #36]	; (800343c <HAL_RCC_ClockConfig+0x1c4>)
 8003418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800341a:	4b09      	ldr	r3, [pc, #36]	; (8003440 <HAL_RCC_ClockConfig+0x1c8>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff f938 	bl	8002694 <HAL_InitTick>

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	40023c00 	.word	0x40023c00
 8003434:	40023800 	.word	0x40023800
 8003438:	080065b4 	.word	0x080065b4
 800343c:	20000008 	.word	0x20000008
 8003440:	2000000c 	.word	0x2000000c

08003444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003446:	b085      	sub	sp, #20
 8003448:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800344a:	2300      	movs	r3, #0
 800344c:	607b      	str	r3, [r7, #4]
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	2300      	movs	r3, #0
 8003454:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800345a:	4b63      	ldr	r3, [pc, #396]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 030c 	and.w	r3, r3, #12
 8003462:	2b04      	cmp	r3, #4
 8003464:	d007      	beq.n	8003476 <HAL_RCC_GetSysClockFreq+0x32>
 8003466:	2b08      	cmp	r3, #8
 8003468:	d008      	beq.n	800347c <HAL_RCC_GetSysClockFreq+0x38>
 800346a:	2b00      	cmp	r3, #0
 800346c:	f040 80b4 	bne.w	80035d8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003470:	4b5e      	ldr	r3, [pc, #376]	; (80035ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003472:	60bb      	str	r3, [r7, #8]
       break;
 8003474:	e0b3      	b.n	80035de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003476:	4b5e      	ldr	r3, [pc, #376]	; (80035f0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003478:	60bb      	str	r3, [r7, #8]
      break;
 800347a:	e0b0      	b.n	80035de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800347c:	4b5a      	ldr	r3, [pc, #360]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003484:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003486:	4b58      	ldr	r3, [pc, #352]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d04a      	beq.n	8003528 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003492:	4b55      	ldr	r3, [pc, #340]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	099b      	lsrs	r3, r3, #6
 8003498:	f04f 0400 	mov.w	r4, #0
 800349c:	f240 11ff 	movw	r1, #511	; 0x1ff
 80034a0:	f04f 0200 	mov.w	r2, #0
 80034a4:	ea03 0501 	and.w	r5, r3, r1
 80034a8:	ea04 0602 	and.w	r6, r4, r2
 80034ac:	4629      	mov	r1, r5
 80034ae:	4632      	mov	r2, r6
 80034b0:	f04f 0300 	mov.w	r3, #0
 80034b4:	f04f 0400 	mov.w	r4, #0
 80034b8:	0154      	lsls	r4, r2, #5
 80034ba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80034be:	014b      	lsls	r3, r1, #5
 80034c0:	4619      	mov	r1, r3
 80034c2:	4622      	mov	r2, r4
 80034c4:	1b49      	subs	r1, r1, r5
 80034c6:	eb62 0206 	sbc.w	r2, r2, r6
 80034ca:	f04f 0300 	mov.w	r3, #0
 80034ce:	f04f 0400 	mov.w	r4, #0
 80034d2:	0194      	lsls	r4, r2, #6
 80034d4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80034d8:	018b      	lsls	r3, r1, #6
 80034da:	1a5b      	subs	r3, r3, r1
 80034dc:	eb64 0402 	sbc.w	r4, r4, r2
 80034e0:	f04f 0100 	mov.w	r1, #0
 80034e4:	f04f 0200 	mov.w	r2, #0
 80034e8:	00e2      	lsls	r2, r4, #3
 80034ea:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80034ee:	00d9      	lsls	r1, r3, #3
 80034f0:	460b      	mov	r3, r1
 80034f2:	4614      	mov	r4, r2
 80034f4:	195b      	adds	r3, r3, r5
 80034f6:	eb44 0406 	adc.w	r4, r4, r6
 80034fa:	f04f 0100 	mov.w	r1, #0
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	0262      	lsls	r2, r4, #9
 8003504:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003508:	0259      	lsls	r1, r3, #9
 800350a:	460b      	mov	r3, r1
 800350c:	4614      	mov	r4, r2
 800350e:	4618      	mov	r0, r3
 8003510:	4621      	mov	r1, r4
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f04f 0400 	mov.w	r4, #0
 8003518:	461a      	mov	r2, r3
 800351a:	4623      	mov	r3, r4
 800351c:	f7fd fb44 	bl	8000ba8 <__aeabi_uldivmod>
 8003520:	4603      	mov	r3, r0
 8003522:	460c      	mov	r4, r1
 8003524:	60fb      	str	r3, [r7, #12]
 8003526:	e049      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003528:	4b2f      	ldr	r3, [pc, #188]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	099b      	lsrs	r3, r3, #6
 800352e:	f04f 0400 	mov.w	r4, #0
 8003532:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	ea03 0501 	and.w	r5, r3, r1
 800353e:	ea04 0602 	and.w	r6, r4, r2
 8003542:	4629      	mov	r1, r5
 8003544:	4632      	mov	r2, r6
 8003546:	f04f 0300 	mov.w	r3, #0
 800354a:	f04f 0400 	mov.w	r4, #0
 800354e:	0154      	lsls	r4, r2, #5
 8003550:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003554:	014b      	lsls	r3, r1, #5
 8003556:	4619      	mov	r1, r3
 8003558:	4622      	mov	r2, r4
 800355a:	1b49      	subs	r1, r1, r5
 800355c:	eb62 0206 	sbc.w	r2, r2, r6
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	f04f 0400 	mov.w	r4, #0
 8003568:	0194      	lsls	r4, r2, #6
 800356a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800356e:	018b      	lsls	r3, r1, #6
 8003570:	1a5b      	subs	r3, r3, r1
 8003572:	eb64 0402 	sbc.w	r4, r4, r2
 8003576:	f04f 0100 	mov.w	r1, #0
 800357a:	f04f 0200 	mov.w	r2, #0
 800357e:	00e2      	lsls	r2, r4, #3
 8003580:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003584:	00d9      	lsls	r1, r3, #3
 8003586:	460b      	mov	r3, r1
 8003588:	4614      	mov	r4, r2
 800358a:	195b      	adds	r3, r3, r5
 800358c:	eb44 0406 	adc.w	r4, r4, r6
 8003590:	f04f 0100 	mov.w	r1, #0
 8003594:	f04f 0200 	mov.w	r2, #0
 8003598:	02a2      	lsls	r2, r4, #10
 800359a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800359e:	0299      	lsls	r1, r3, #10
 80035a0:	460b      	mov	r3, r1
 80035a2:	4614      	mov	r4, r2
 80035a4:	4618      	mov	r0, r3
 80035a6:	4621      	mov	r1, r4
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f04f 0400 	mov.w	r4, #0
 80035ae:	461a      	mov	r2, r3
 80035b0:	4623      	mov	r3, r4
 80035b2:	f7fd faf9 	bl	8000ba8 <__aeabi_uldivmod>
 80035b6:	4603      	mov	r3, r0
 80035b8:	460c      	mov	r4, r1
 80035ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035bc:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	0c1b      	lsrs	r3, r3, #16
 80035c2:	f003 0303 	and.w	r3, r3, #3
 80035c6:	3301      	adds	r3, #1
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d4:	60bb      	str	r3, [r7, #8]
      break;
 80035d6:	e002      	b.n	80035de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035d8:	4b04      	ldr	r3, [pc, #16]	; (80035ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 80035da:	60bb      	str	r3, [r7, #8]
      break;
 80035dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035de:	68bb      	ldr	r3, [r7, #8]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035e8:	40023800 	.word	0x40023800
 80035ec:	00f42400 	.word	0x00f42400
 80035f0:	007a1200 	.word	0x007a1200

080035f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e01d      	b.n	8003642 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d106      	bne.n	8003620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7fe fed0 	bl	80023c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3304      	adds	r3, #4
 8003630:	4619      	mov	r1, r3
 8003632:	4610      	mov	r0, r2
 8003634:	f000 fb72 	bl	8003d1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800364a:	b480      	push	{r7}
 800364c:	b085      	sub	sp, #20
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2202      	movs	r2, #2
 8003656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2b06      	cmp	r3, #6
 800366a:	d007      	beq.n	800367c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003692:	b480      	push	{r7}
 8003694:	b085      	sub	sp, #20
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68da      	ldr	r2, [r3, #12]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 0201 	orr.w	r2, r2, #1
 80036a8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2b06      	cmp	r3, #6
 80036ba:	d007      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0201 	orr.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3714      	adds	r7, #20
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b082      	sub	sp, #8
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e01d      	b.n	8003728 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d106      	bne.n	8003706 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 f815 	bl	8003730 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2202      	movs	r2, #2
 800370a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	3304      	adds	r3, #4
 8003716:	4619      	mov	r1, r3
 8003718:	4610      	mov	r0, r2
 800371a:	f000 faff 	bl	8003d1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2201      	movs	r2, #1
 8003754:	6839      	ldr	r1, [r7, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fdca 	bl	80042f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a15      	ldr	r2, [pc, #84]	; (80037b8 <HAL_TIM_PWM_Start+0x74>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d004      	beq.n	8003770 <HAL_TIM_PWM_Start+0x2c>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a14      	ldr	r2, [pc, #80]	; (80037bc <HAL_TIM_PWM_Start+0x78>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d101      	bne.n	8003774 <HAL_TIM_PWM_Start+0x30>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <HAL_TIM_PWM_Start+0x32>
 8003774:	2300      	movs	r3, #0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d007      	beq.n	800378a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003788:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2b06      	cmp	r3, #6
 800379a:	d007      	beq.n	80037ac <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40010000 	.word	0x40010000
 80037bc:	40010400 	.word	0x40010400

080037c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d122      	bne.n	800381c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d11b      	bne.n	800381c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f06f 0202 	mvn.w	r2, #2
 80037ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d003      	beq.n	800380a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 fa6b 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 8003808:	e005      	b.n	8003816 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 fa5d 	bl	8003cca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 fa6e 	bl	8003cf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	f003 0304 	and.w	r3, r3, #4
 8003826:	2b04      	cmp	r3, #4
 8003828:	d122      	bne.n	8003870 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b04      	cmp	r3, #4
 8003836:	d11b      	bne.n	8003870 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f06f 0204 	mvn.w	r2, #4
 8003840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2202      	movs	r2, #2
 8003846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fa41 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 800385c:	e005      	b.n	800386a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 fa33 	bl	8003cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 fa44 	bl	8003cf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b08      	cmp	r3, #8
 800387c:	d122      	bne.n	80038c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	f003 0308 	and.w	r3, r3, #8
 8003888:	2b08      	cmp	r3, #8
 800388a:	d11b      	bne.n	80038c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f06f 0208 	mvn.w	r2, #8
 8003894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2204      	movs	r2, #4
 800389a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	f003 0303 	and.w	r3, r3, #3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 fa17 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 80038b0:	e005      	b.n	80038be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 fa09 	bl	8003cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 fa1a 	bl	8003cf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	f003 0310 	and.w	r3, r3, #16
 80038ce:	2b10      	cmp	r3, #16
 80038d0:	d122      	bne.n	8003918 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	f003 0310 	and.w	r3, r3, #16
 80038dc:	2b10      	cmp	r3, #16
 80038de:	d11b      	bne.n	8003918 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f06f 0210 	mvn.w	r2, #16
 80038e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2208      	movs	r2, #8
 80038ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f9ed 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 8003904:	e005      	b.n	8003912 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f9df 	bl	8003cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f9f0 	bl	8003cf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b01      	cmp	r3, #1
 8003924:	d10e      	bne.n	8003944 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b01      	cmp	r3, #1
 8003932:	d107      	bne.n	8003944 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f06f 0201 	mvn.w	r2, #1
 800393c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7fe fcca 	bl	80022d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800394e:	2b80      	cmp	r3, #128	; 0x80
 8003950:	d10e      	bne.n	8003970 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800395c:	2b80      	cmp	r3, #128	; 0x80
 800395e:	d107      	bne.n	8003970 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fd6c 	bl	8004448 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397a:	2b40      	cmp	r3, #64	; 0x40
 800397c:	d10e      	bne.n	800399c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003988:	2b40      	cmp	r3, #64	; 0x40
 800398a:	d107      	bne.n	800399c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f9b5 	bl	8003d06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	f003 0320 	and.w	r3, r3, #32
 80039a6:	2b20      	cmp	r3, #32
 80039a8:	d10e      	bne.n	80039c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	f003 0320 	and.w	r3, r3, #32
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	d107      	bne.n	80039c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f06f 0220 	mvn.w	r2, #32
 80039c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 fd36 	bl	8004434 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x1a>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e0b4      	b.n	8003b54 <HAL_TIM_PWM_ConfigChannel+0x184>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2202      	movs	r2, #2
 80039f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b0c      	cmp	r3, #12
 80039fe:	f200 809f 	bhi.w	8003b40 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003a02:	a201      	add	r2, pc, #4	; (adr r2, 8003a08 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a08:	08003a3d 	.word	0x08003a3d
 8003a0c:	08003b41 	.word	0x08003b41
 8003a10:	08003b41 	.word	0x08003b41
 8003a14:	08003b41 	.word	0x08003b41
 8003a18:	08003a7d 	.word	0x08003a7d
 8003a1c:	08003b41 	.word	0x08003b41
 8003a20:	08003b41 	.word	0x08003b41
 8003a24:	08003b41 	.word	0x08003b41
 8003a28:	08003abf 	.word	0x08003abf
 8003a2c:	08003b41 	.word	0x08003b41
 8003a30:	08003b41 	.word	0x08003b41
 8003a34:	08003b41 	.word	0x08003b41
 8003a38:	08003aff 	.word	0x08003aff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68b9      	ldr	r1, [r7, #8]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fa0a 	bl	8003e5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	699a      	ldr	r2, [r3, #24]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f042 0208 	orr.w	r2, r2, #8
 8003a56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	699a      	ldr	r2, [r3, #24]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0204 	bic.w	r2, r2, #4
 8003a66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6999      	ldr	r1, [r3, #24]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	691a      	ldr	r2, [r3, #16]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	430a      	orrs	r2, r1
 8003a78:	619a      	str	r2, [r3, #24]
      break;
 8003a7a:	e062      	b.n	8003b42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 fa5a 	bl	8003f3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699a      	ldr	r2, [r3, #24]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699a      	ldr	r2, [r3, #24]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6999      	ldr	r1, [r3, #24]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	021a      	lsls	r2, r3, #8
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	619a      	str	r2, [r3, #24]
      break;
 8003abc:	e041      	b.n	8003b42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68b9      	ldr	r1, [r7, #8]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 faaf 	bl	8004028 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	69da      	ldr	r2, [r3, #28]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f042 0208 	orr.w	r2, r2, #8
 8003ad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	69da      	ldr	r2, [r3, #28]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 0204 	bic.w	r2, r2, #4
 8003ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	69d9      	ldr	r1, [r3, #28]
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	691a      	ldr	r2, [r3, #16]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	61da      	str	r2, [r3, #28]
      break;
 8003afc:	e021      	b.n	8003b42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68b9      	ldr	r1, [r7, #8]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 fb03 	bl	8004110 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	69da      	ldr	r2, [r3, #28]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	69da      	ldr	r2, [r3, #28]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	69d9      	ldr	r1, [r3, #28]
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	021a      	lsls	r2, r3, #8
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	61da      	str	r2, [r3, #28]
      break;
 8003b3e:	e000      	b.n	8003b42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003b40:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3710      	adds	r7, #16
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d101      	bne.n	8003b74 <HAL_TIM_ConfigClockSource+0x18>
 8003b70:	2302      	movs	r3, #2
 8003b72:	e0a6      	b.n	8003cc2 <HAL_TIM_ConfigClockSource+0x166>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b92:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b9a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b40      	cmp	r3, #64	; 0x40
 8003baa:	d067      	beq.n	8003c7c <HAL_TIM_ConfigClockSource+0x120>
 8003bac:	2b40      	cmp	r3, #64	; 0x40
 8003bae:	d80b      	bhi.n	8003bc8 <HAL_TIM_ConfigClockSource+0x6c>
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d073      	beq.n	8003c9c <HAL_TIM_ConfigClockSource+0x140>
 8003bb4:	2b10      	cmp	r3, #16
 8003bb6:	d802      	bhi.n	8003bbe <HAL_TIM_ConfigClockSource+0x62>
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d06f      	beq.n	8003c9c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003bbc:	e078      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	d06c      	beq.n	8003c9c <HAL_TIM_ConfigClockSource+0x140>
 8003bc2:	2b30      	cmp	r3, #48	; 0x30
 8003bc4:	d06a      	beq.n	8003c9c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003bc6:	e073      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003bc8:	2b70      	cmp	r3, #112	; 0x70
 8003bca:	d00d      	beq.n	8003be8 <HAL_TIM_ConfigClockSource+0x8c>
 8003bcc:	2b70      	cmp	r3, #112	; 0x70
 8003bce:	d804      	bhi.n	8003bda <HAL_TIM_ConfigClockSource+0x7e>
 8003bd0:	2b50      	cmp	r3, #80	; 0x50
 8003bd2:	d033      	beq.n	8003c3c <HAL_TIM_ConfigClockSource+0xe0>
 8003bd4:	2b60      	cmp	r3, #96	; 0x60
 8003bd6:	d041      	beq.n	8003c5c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003bd8:	e06a      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003bda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bde:	d066      	beq.n	8003cae <HAL_TIM_ConfigClockSource+0x152>
 8003be0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003be4:	d017      	beq.n	8003c16 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003be6:	e063      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6818      	ldr	r0, [r3, #0]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	6899      	ldr	r1, [r3, #8]
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	f000 fb5a 	bl	80042b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c0a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	609a      	str	r2, [r3, #8]
      break;
 8003c14:	e04c      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	6899      	ldr	r1, [r3, #8]
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f000 fb43 	bl	80042b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c38:	609a      	str	r2, [r3, #8]
      break;
 8003c3a:	e039      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	6859      	ldr	r1, [r3, #4]
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	f000 fab7 	bl	80041bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2150      	movs	r1, #80	; 0x50
 8003c54:	4618      	mov	r0, r3
 8003c56:	f000 fb10 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8003c5a:	e029      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6818      	ldr	r0, [r3, #0]
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	6859      	ldr	r1, [r3, #4]
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	461a      	mov	r2, r3
 8003c6a:	f000 fad6 	bl	800421a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2160      	movs	r1, #96	; 0x60
 8003c74:	4618      	mov	r0, r3
 8003c76:	f000 fb00 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8003c7a:	e019      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6818      	ldr	r0, [r3, #0]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	6859      	ldr	r1, [r3, #4]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	461a      	mov	r2, r3
 8003c8a:	f000 fa97 	bl	80041bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2140      	movs	r1, #64	; 0x40
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 faf0 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8003c9a:	e009      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	4610      	mov	r0, r2
 8003ca8:	f000 fae7 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8003cac:	e000      	b.n	8003cb0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003cae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cfa:	bf00      	nop
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr

08003d06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
	...

08003d1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a40      	ldr	r2, [pc, #256]	; (8003e30 <TIM_Base_SetConfig+0x114>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d013      	beq.n	8003d5c <TIM_Base_SetConfig+0x40>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d3a:	d00f      	beq.n	8003d5c <TIM_Base_SetConfig+0x40>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a3d      	ldr	r2, [pc, #244]	; (8003e34 <TIM_Base_SetConfig+0x118>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00b      	beq.n	8003d5c <TIM_Base_SetConfig+0x40>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a3c      	ldr	r2, [pc, #240]	; (8003e38 <TIM_Base_SetConfig+0x11c>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d007      	beq.n	8003d5c <TIM_Base_SetConfig+0x40>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a3b      	ldr	r2, [pc, #236]	; (8003e3c <TIM_Base_SetConfig+0x120>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d003      	beq.n	8003d5c <TIM_Base_SetConfig+0x40>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a3a      	ldr	r2, [pc, #232]	; (8003e40 <TIM_Base_SetConfig+0x124>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d108      	bne.n	8003d6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a2f      	ldr	r2, [pc, #188]	; (8003e30 <TIM_Base_SetConfig+0x114>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d02b      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d7c:	d027      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a2c      	ldr	r2, [pc, #176]	; (8003e34 <TIM_Base_SetConfig+0x118>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d023      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a2b      	ldr	r2, [pc, #172]	; (8003e38 <TIM_Base_SetConfig+0x11c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d01f      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a2a      	ldr	r2, [pc, #168]	; (8003e3c <TIM_Base_SetConfig+0x120>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d01b      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a29      	ldr	r2, [pc, #164]	; (8003e40 <TIM_Base_SetConfig+0x124>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d017      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a28      	ldr	r2, [pc, #160]	; (8003e44 <TIM_Base_SetConfig+0x128>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d013      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a27      	ldr	r2, [pc, #156]	; (8003e48 <TIM_Base_SetConfig+0x12c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d00f      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a26      	ldr	r2, [pc, #152]	; (8003e4c <TIM_Base_SetConfig+0x130>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d00b      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a25      	ldr	r2, [pc, #148]	; (8003e50 <TIM_Base_SetConfig+0x134>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d007      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a24      	ldr	r2, [pc, #144]	; (8003e54 <TIM_Base_SetConfig+0x138>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d003      	beq.n	8003dce <TIM_Base_SetConfig+0xb2>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a23      	ldr	r2, [pc, #140]	; (8003e58 <TIM_Base_SetConfig+0x13c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d108      	bne.n	8003de0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a0a      	ldr	r2, [pc, #40]	; (8003e30 <TIM_Base_SetConfig+0x114>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d003      	beq.n	8003e14 <TIM_Base_SetConfig+0xf8>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a0c      	ldr	r2, [pc, #48]	; (8003e40 <TIM_Base_SetConfig+0x124>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d103      	bne.n	8003e1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	691a      	ldr	r2, [r3, #16]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	615a      	str	r2, [r3, #20]
}
 8003e22:	bf00      	nop
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	40010000 	.word	0x40010000
 8003e34:	40000400 	.word	0x40000400
 8003e38:	40000800 	.word	0x40000800
 8003e3c:	40000c00 	.word	0x40000c00
 8003e40:	40010400 	.word	0x40010400
 8003e44:	40014000 	.word	0x40014000
 8003e48:	40014400 	.word	0x40014400
 8003e4c:	40014800 	.word	0x40014800
 8003e50:	40001800 	.word	0x40001800
 8003e54:	40001c00 	.word	0x40001c00
 8003e58:	40002000 	.word	0x40002000

08003e5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b087      	sub	sp, #28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	f023 0201 	bic.w	r2, r3, #1
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f023 0303 	bic.w	r3, r3, #3
 8003e92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f023 0302 	bic.w	r3, r3, #2
 8003ea4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a20      	ldr	r2, [pc, #128]	; (8003f34 <TIM_OC1_SetConfig+0xd8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d003      	beq.n	8003ec0 <TIM_OC1_SetConfig+0x64>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a1f      	ldr	r2, [pc, #124]	; (8003f38 <TIM_OC1_SetConfig+0xdc>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d10c      	bne.n	8003eda <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f023 0308 	bic.w	r3, r3, #8
 8003ec6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f023 0304 	bic.w	r3, r3, #4
 8003ed8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a15      	ldr	r2, [pc, #84]	; (8003f34 <TIM_OC1_SetConfig+0xd8>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d003      	beq.n	8003eea <TIM_OC1_SetConfig+0x8e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a14      	ldr	r2, [pc, #80]	; (8003f38 <TIM_OC1_SetConfig+0xdc>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d111      	bne.n	8003f0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ef0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ef8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	621a      	str	r2, [r3, #32]
}
 8003f28:	bf00      	nop
 8003f2a:	371c      	adds	r7, #28
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	40010000 	.word	0x40010000
 8003f38:	40010400 	.word	0x40010400

08003f3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f023 0210 	bic.w	r2, r3, #16
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	021b      	lsls	r3, r3, #8
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	f023 0320 	bic.w	r3, r3, #32
 8003f86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a22      	ldr	r2, [pc, #136]	; (8004020 <TIM_OC2_SetConfig+0xe4>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d003      	beq.n	8003fa4 <TIM_OC2_SetConfig+0x68>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a21      	ldr	r2, [pc, #132]	; (8004024 <TIM_OC2_SetConfig+0xe8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d10d      	bne.n	8003fc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003faa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a17      	ldr	r2, [pc, #92]	; (8004020 <TIM_OC2_SetConfig+0xe4>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d003      	beq.n	8003fd0 <TIM_OC2_SetConfig+0x94>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a16      	ldr	r2, [pc, #88]	; (8004024 <TIM_OC2_SetConfig+0xe8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d113      	bne.n	8003ff8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	695b      	ldr	r3, [r3, #20]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	621a      	str	r2, [r3, #32]
}
 8004012:	bf00      	nop
 8004014:	371c      	adds	r7, #28
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	40010000 	.word	0x40010000
 8004024:	40010400 	.word	0x40010400

08004028 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004028:	b480      	push	{r7}
 800402a:	b087      	sub	sp, #28
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a1b      	ldr	r3, [r3, #32]
 8004036:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a1b      	ldr	r3, [r3, #32]
 8004042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f023 0303 	bic.w	r3, r3, #3
 800405e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	4313      	orrs	r3, r2
 8004068:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004070:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	021b      	lsls	r3, r3, #8
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	4313      	orrs	r3, r2
 800407c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a21      	ldr	r2, [pc, #132]	; (8004108 <TIM_OC3_SetConfig+0xe0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d003      	beq.n	800408e <TIM_OC3_SetConfig+0x66>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a20      	ldr	r2, [pc, #128]	; (800410c <TIM_OC3_SetConfig+0xe4>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d10d      	bne.n	80040aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004094:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	021b      	lsls	r3, r3, #8
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	4313      	orrs	r3, r2
 80040a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a16      	ldr	r2, [pc, #88]	; (8004108 <TIM_OC3_SetConfig+0xe0>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d003      	beq.n	80040ba <TIM_OC3_SetConfig+0x92>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a15      	ldr	r2, [pc, #84]	; (800410c <TIM_OC3_SetConfig+0xe4>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d113      	bne.n	80040e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	011b      	lsls	r3, r3, #4
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	011b      	lsls	r3, r3, #4
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	4313      	orrs	r3, r2
 80040e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	621a      	str	r2, [r3, #32]
}
 80040fc:	bf00      	nop
 80040fe:	371c      	adds	r7, #28
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr
 8004108:	40010000 	.word	0x40010000
 800410c:	40010400 	.word	0x40010400

08004110 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004110:	b480      	push	{r7}
 8004112:	b087      	sub	sp, #28
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69db      	ldr	r3, [r3, #28]
 8004136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800413e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004146:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	021b      	lsls	r3, r3, #8
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	4313      	orrs	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800415a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	031b      	lsls	r3, r3, #12
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a12      	ldr	r2, [pc, #72]	; (80041b4 <TIM_OC4_SetConfig+0xa4>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d003      	beq.n	8004178 <TIM_OC4_SetConfig+0x68>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a11      	ldr	r2, [pc, #68]	; (80041b8 <TIM_OC4_SetConfig+0xa8>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d109      	bne.n	800418c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800417e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	019b      	lsls	r3, r3, #6
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	4313      	orrs	r3, r2
 800418a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	621a      	str	r2, [r3, #32]
}
 80041a6:	bf00      	nop
 80041a8:	371c      	adds	r7, #28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	40010000 	.word	0x40010000
 80041b8:	40010400 	.word	0x40010400

080041bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	f023 0201 	bic.w	r2, r3, #1
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	011b      	lsls	r3, r3, #4
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f023 030a 	bic.w	r3, r3, #10
 80041f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4313      	orrs	r3, r2
 8004200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	693a      	ldr	r2, [r7, #16]
 8004206:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	621a      	str	r2, [r3, #32]
}
 800420e:	bf00      	nop
 8004210:	371c      	adds	r7, #28
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr

0800421a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800421a:	b480      	push	{r7}
 800421c:	b087      	sub	sp, #28
 800421e:	af00      	add	r7, sp, #0
 8004220:	60f8      	str	r0, [r7, #12]
 8004222:	60b9      	str	r1, [r7, #8]
 8004224:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	f023 0210 	bic.w	r2, r3, #16
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004244:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	031b      	lsls	r3, r3, #12
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004256:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	4313      	orrs	r3, r2
 8004260:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	621a      	str	r2, [r3, #32]
}
 800426e:	bf00      	nop
 8004270:	371c      	adds	r7, #28
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800427a:	b480      	push	{r7}
 800427c:	b085      	sub	sp, #20
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
 8004282:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004290:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004292:	683a      	ldr	r2, [r7, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4313      	orrs	r3, r2
 8004298:	f043 0307 	orr.w	r3, r3, #7
 800429c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	609a      	str	r2, [r3, #8]
}
 80042a4:	bf00      	nop
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
 80042bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	021a      	lsls	r2, r3, #8
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	431a      	orrs	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	4313      	orrs	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	609a      	str	r2, [r3, #8]
}
 80042e4:	bf00      	nop
 80042e6:	371c      	adds	r7, #28
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b087      	sub	sp, #28
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	f003 031f 	and.w	r3, r3, #31
 8004302:	2201      	movs	r2, #1
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6a1a      	ldr	r2, [r3, #32]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	43db      	mvns	r3, r3
 8004312:	401a      	ands	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6a1a      	ldr	r2, [r3, #32]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f003 031f 	and.w	r3, r3, #31
 8004322:	6879      	ldr	r1, [r7, #4]
 8004324:	fa01 f303 	lsl.w	r3, r1, r3
 8004328:	431a      	orrs	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	621a      	str	r2, [r3, #32]
}
 800432e:	bf00      	nop
 8004330:	371c      	adds	r7, #28
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
	...

0800433c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800433c:	b480      	push	{r7}
 800433e:	b085      	sub	sp, #20
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800434c:	2b01      	cmp	r3, #1
 800434e:	d101      	bne.n	8004354 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004350:	2302      	movs	r3, #2
 8004352:	e05a      	b.n	800440a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	4313      	orrs	r3, r2
 8004384:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a21      	ldr	r2, [pc, #132]	; (8004418 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d022      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a0:	d01d      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1d      	ldr	r2, [pc, #116]	; (800441c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d018      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a1b      	ldr	r2, [pc, #108]	; (8004420 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a1a      	ldr	r2, [pc, #104]	; (8004424 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d00e      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a18      	ldr	r2, [pc, #96]	; (8004428 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d009      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a17      	ldr	r2, [pc, #92]	; (800442c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d004      	beq.n	80043de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a15      	ldr	r2, [pc, #84]	; (8004430 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d10c      	bne.n	80043f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40010000 	.word	0x40010000
 800441c:	40000400 	.word	0x40000400
 8004420:	40000800 	.word	0x40000800
 8004424:	40000c00 	.word	0x40000c00
 8004428:	40010400 	.word	0x40010400
 800442c:	40014000 	.word	0x40014000
 8004430:	40001800 	.word	0x40001800

08004434 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <__errno>:
 800445c:	4b01      	ldr	r3, [pc, #4]	; (8004464 <__errno+0x8>)
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	20000014 	.word	0x20000014

08004468 <__libc_init_array>:
 8004468:	b570      	push	{r4, r5, r6, lr}
 800446a:	4e0d      	ldr	r6, [pc, #52]	; (80044a0 <__libc_init_array+0x38>)
 800446c:	4c0d      	ldr	r4, [pc, #52]	; (80044a4 <__libc_init_array+0x3c>)
 800446e:	1ba4      	subs	r4, r4, r6
 8004470:	10a4      	asrs	r4, r4, #2
 8004472:	2500      	movs	r5, #0
 8004474:	42a5      	cmp	r5, r4
 8004476:	d109      	bne.n	800448c <__libc_init_array+0x24>
 8004478:	4e0b      	ldr	r6, [pc, #44]	; (80044a8 <__libc_init_array+0x40>)
 800447a:	4c0c      	ldr	r4, [pc, #48]	; (80044ac <__libc_init_array+0x44>)
 800447c:	f002 f878 	bl	8006570 <_init>
 8004480:	1ba4      	subs	r4, r4, r6
 8004482:	10a4      	asrs	r4, r4, #2
 8004484:	2500      	movs	r5, #0
 8004486:	42a5      	cmp	r5, r4
 8004488:	d105      	bne.n	8004496 <__libc_init_array+0x2e>
 800448a:	bd70      	pop	{r4, r5, r6, pc}
 800448c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004490:	4798      	blx	r3
 8004492:	3501      	adds	r5, #1
 8004494:	e7ee      	b.n	8004474 <__libc_init_array+0xc>
 8004496:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800449a:	4798      	blx	r3
 800449c:	3501      	adds	r5, #1
 800449e:	e7f2      	b.n	8004486 <__libc_init_array+0x1e>
 80044a0:	08006828 	.word	0x08006828
 80044a4:	08006828 	.word	0x08006828
 80044a8:	08006828 	.word	0x08006828
 80044ac:	0800682c 	.word	0x0800682c

080044b0 <memset>:
 80044b0:	4402      	add	r2, r0
 80044b2:	4603      	mov	r3, r0
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d100      	bne.n	80044ba <memset+0xa>
 80044b8:	4770      	bx	lr
 80044ba:	f803 1b01 	strb.w	r1, [r3], #1
 80044be:	e7f9      	b.n	80044b4 <memset+0x4>

080044c0 <__cvt>:
 80044c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044c4:	ec55 4b10 	vmov	r4, r5, d0
 80044c8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80044ca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80044ce:	2d00      	cmp	r5, #0
 80044d0:	460e      	mov	r6, r1
 80044d2:	4691      	mov	r9, r2
 80044d4:	4619      	mov	r1, r3
 80044d6:	bfb8      	it	lt
 80044d8:	4622      	movlt	r2, r4
 80044da:	462b      	mov	r3, r5
 80044dc:	f027 0720 	bic.w	r7, r7, #32
 80044e0:	bfbb      	ittet	lt
 80044e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80044e6:	461d      	movlt	r5, r3
 80044e8:	2300      	movge	r3, #0
 80044ea:	232d      	movlt	r3, #45	; 0x2d
 80044ec:	bfb8      	it	lt
 80044ee:	4614      	movlt	r4, r2
 80044f0:	2f46      	cmp	r7, #70	; 0x46
 80044f2:	700b      	strb	r3, [r1, #0]
 80044f4:	d004      	beq.n	8004500 <__cvt+0x40>
 80044f6:	2f45      	cmp	r7, #69	; 0x45
 80044f8:	d100      	bne.n	80044fc <__cvt+0x3c>
 80044fa:	3601      	adds	r6, #1
 80044fc:	2102      	movs	r1, #2
 80044fe:	e000      	b.n	8004502 <__cvt+0x42>
 8004500:	2103      	movs	r1, #3
 8004502:	ab03      	add	r3, sp, #12
 8004504:	9301      	str	r3, [sp, #4]
 8004506:	ab02      	add	r3, sp, #8
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	4632      	mov	r2, r6
 800450c:	4653      	mov	r3, sl
 800450e:	ec45 4b10 	vmov	d0, r4, r5
 8004512:	f000 fcf9 	bl	8004f08 <_dtoa_r>
 8004516:	2f47      	cmp	r7, #71	; 0x47
 8004518:	4680      	mov	r8, r0
 800451a:	d102      	bne.n	8004522 <__cvt+0x62>
 800451c:	f019 0f01 	tst.w	r9, #1
 8004520:	d026      	beq.n	8004570 <__cvt+0xb0>
 8004522:	2f46      	cmp	r7, #70	; 0x46
 8004524:	eb08 0906 	add.w	r9, r8, r6
 8004528:	d111      	bne.n	800454e <__cvt+0x8e>
 800452a:	f898 3000 	ldrb.w	r3, [r8]
 800452e:	2b30      	cmp	r3, #48	; 0x30
 8004530:	d10a      	bne.n	8004548 <__cvt+0x88>
 8004532:	2200      	movs	r2, #0
 8004534:	2300      	movs	r3, #0
 8004536:	4620      	mov	r0, r4
 8004538:	4629      	mov	r1, r5
 800453a:	f7fc fac5 	bl	8000ac8 <__aeabi_dcmpeq>
 800453e:	b918      	cbnz	r0, 8004548 <__cvt+0x88>
 8004540:	f1c6 0601 	rsb	r6, r6, #1
 8004544:	f8ca 6000 	str.w	r6, [sl]
 8004548:	f8da 3000 	ldr.w	r3, [sl]
 800454c:	4499      	add	r9, r3
 800454e:	2200      	movs	r2, #0
 8004550:	2300      	movs	r3, #0
 8004552:	4620      	mov	r0, r4
 8004554:	4629      	mov	r1, r5
 8004556:	f7fc fab7 	bl	8000ac8 <__aeabi_dcmpeq>
 800455a:	b938      	cbnz	r0, 800456c <__cvt+0xac>
 800455c:	2230      	movs	r2, #48	; 0x30
 800455e:	9b03      	ldr	r3, [sp, #12]
 8004560:	454b      	cmp	r3, r9
 8004562:	d205      	bcs.n	8004570 <__cvt+0xb0>
 8004564:	1c59      	adds	r1, r3, #1
 8004566:	9103      	str	r1, [sp, #12]
 8004568:	701a      	strb	r2, [r3, #0]
 800456a:	e7f8      	b.n	800455e <__cvt+0x9e>
 800456c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004570:	9b03      	ldr	r3, [sp, #12]
 8004572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004574:	eba3 0308 	sub.w	r3, r3, r8
 8004578:	4640      	mov	r0, r8
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	b004      	add	sp, #16
 800457e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004582 <__exponent>:
 8004582:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004584:	2900      	cmp	r1, #0
 8004586:	4604      	mov	r4, r0
 8004588:	bfba      	itte	lt
 800458a:	4249      	neglt	r1, r1
 800458c:	232d      	movlt	r3, #45	; 0x2d
 800458e:	232b      	movge	r3, #43	; 0x2b
 8004590:	2909      	cmp	r1, #9
 8004592:	f804 2b02 	strb.w	r2, [r4], #2
 8004596:	7043      	strb	r3, [r0, #1]
 8004598:	dd20      	ble.n	80045dc <__exponent+0x5a>
 800459a:	f10d 0307 	add.w	r3, sp, #7
 800459e:	461f      	mov	r7, r3
 80045a0:	260a      	movs	r6, #10
 80045a2:	fb91 f5f6 	sdiv	r5, r1, r6
 80045a6:	fb06 1115 	mls	r1, r6, r5, r1
 80045aa:	3130      	adds	r1, #48	; 0x30
 80045ac:	2d09      	cmp	r5, #9
 80045ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80045b2:	f103 32ff 	add.w	r2, r3, #4294967295
 80045b6:	4629      	mov	r1, r5
 80045b8:	dc09      	bgt.n	80045ce <__exponent+0x4c>
 80045ba:	3130      	adds	r1, #48	; 0x30
 80045bc:	3b02      	subs	r3, #2
 80045be:	f802 1c01 	strb.w	r1, [r2, #-1]
 80045c2:	42bb      	cmp	r3, r7
 80045c4:	4622      	mov	r2, r4
 80045c6:	d304      	bcc.n	80045d2 <__exponent+0x50>
 80045c8:	1a10      	subs	r0, r2, r0
 80045ca:	b003      	add	sp, #12
 80045cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045ce:	4613      	mov	r3, r2
 80045d0:	e7e7      	b.n	80045a2 <__exponent+0x20>
 80045d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045d6:	f804 2b01 	strb.w	r2, [r4], #1
 80045da:	e7f2      	b.n	80045c2 <__exponent+0x40>
 80045dc:	2330      	movs	r3, #48	; 0x30
 80045de:	4419      	add	r1, r3
 80045e0:	7083      	strb	r3, [r0, #2]
 80045e2:	1d02      	adds	r2, r0, #4
 80045e4:	70c1      	strb	r1, [r0, #3]
 80045e6:	e7ef      	b.n	80045c8 <__exponent+0x46>

080045e8 <_printf_float>:
 80045e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ec:	b08d      	sub	sp, #52	; 0x34
 80045ee:	460c      	mov	r4, r1
 80045f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80045f4:	4616      	mov	r6, r2
 80045f6:	461f      	mov	r7, r3
 80045f8:	4605      	mov	r5, r0
 80045fa:	f001 fa3d 	bl	8005a78 <_localeconv_r>
 80045fe:	6803      	ldr	r3, [r0, #0]
 8004600:	9304      	str	r3, [sp, #16]
 8004602:	4618      	mov	r0, r3
 8004604:	f7fb fde4 	bl	80001d0 <strlen>
 8004608:	2300      	movs	r3, #0
 800460a:	930a      	str	r3, [sp, #40]	; 0x28
 800460c:	f8d8 3000 	ldr.w	r3, [r8]
 8004610:	9005      	str	r0, [sp, #20]
 8004612:	3307      	adds	r3, #7
 8004614:	f023 0307 	bic.w	r3, r3, #7
 8004618:	f103 0208 	add.w	r2, r3, #8
 800461c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004620:	f8d4 b000 	ldr.w	fp, [r4]
 8004624:	f8c8 2000 	str.w	r2, [r8]
 8004628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004630:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004634:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004638:	9307      	str	r3, [sp, #28]
 800463a:	f8cd 8018 	str.w	r8, [sp, #24]
 800463e:	f04f 32ff 	mov.w	r2, #4294967295
 8004642:	4ba7      	ldr	r3, [pc, #668]	; (80048e0 <_printf_float+0x2f8>)
 8004644:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004648:	f7fc fa70 	bl	8000b2c <__aeabi_dcmpun>
 800464c:	bb70      	cbnz	r0, 80046ac <_printf_float+0xc4>
 800464e:	f04f 32ff 	mov.w	r2, #4294967295
 8004652:	4ba3      	ldr	r3, [pc, #652]	; (80048e0 <_printf_float+0x2f8>)
 8004654:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004658:	f7fc fa4a 	bl	8000af0 <__aeabi_dcmple>
 800465c:	bb30      	cbnz	r0, 80046ac <_printf_float+0xc4>
 800465e:	2200      	movs	r2, #0
 8004660:	2300      	movs	r3, #0
 8004662:	4640      	mov	r0, r8
 8004664:	4649      	mov	r1, r9
 8004666:	f7fc fa39 	bl	8000adc <__aeabi_dcmplt>
 800466a:	b110      	cbz	r0, 8004672 <_printf_float+0x8a>
 800466c:	232d      	movs	r3, #45	; 0x2d
 800466e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004672:	4a9c      	ldr	r2, [pc, #624]	; (80048e4 <_printf_float+0x2fc>)
 8004674:	4b9c      	ldr	r3, [pc, #624]	; (80048e8 <_printf_float+0x300>)
 8004676:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800467a:	bf8c      	ite	hi
 800467c:	4690      	movhi	r8, r2
 800467e:	4698      	movls	r8, r3
 8004680:	2303      	movs	r3, #3
 8004682:	f02b 0204 	bic.w	r2, fp, #4
 8004686:	6123      	str	r3, [r4, #16]
 8004688:	6022      	str	r2, [r4, #0]
 800468a:	f04f 0900 	mov.w	r9, #0
 800468e:	9700      	str	r7, [sp, #0]
 8004690:	4633      	mov	r3, r6
 8004692:	aa0b      	add	r2, sp, #44	; 0x2c
 8004694:	4621      	mov	r1, r4
 8004696:	4628      	mov	r0, r5
 8004698:	f000 f9e6 	bl	8004a68 <_printf_common>
 800469c:	3001      	adds	r0, #1
 800469e:	f040 808d 	bne.w	80047bc <_printf_float+0x1d4>
 80046a2:	f04f 30ff 	mov.w	r0, #4294967295
 80046a6:	b00d      	add	sp, #52	; 0x34
 80046a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046ac:	4642      	mov	r2, r8
 80046ae:	464b      	mov	r3, r9
 80046b0:	4640      	mov	r0, r8
 80046b2:	4649      	mov	r1, r9
 80046b4:	f7fc fa3a 	bl	8000b2c <__aeabi_dcmpun>
 80046b8:	b110      	cbz	r0, 80046c0 <_printf_float+0xd8>
 80046ba:	4a8c      	ldr	r2, [pc, #560]	; (80048ec <_printf_float+0x304>)
 80046bc:	4b8c      	ldr	r3, [pc, #560]	; (80048f0 <_printf_float+0x308>)
 80046be:	e7da      	b.n	8004676 <_printf_float+0x8e>
 80046c0:	6861      	ldr	r1, [r4, #4]
 80046c2:	1c4b      	adds	r3, r1, #1
 80046c4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80046c8:	a80a      	add	r0, sp, #40	; 0x28
 80046ca:	d13e      	bne.n	800474a <_printf_float+0x162>
 80046cc:	2306      	movs	r3, #6
 80046ce:	6063      	str	r3, [r4, #4]
 80046d0:	2300      	movs	r3, #0
 80046d2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80046d6:	ab09      	add	r3, sp, #36	; 0x24
 80046d8:	9300      	str	r3, [sp, #0]
 80046da:	ec49 8b10 	vmov	d0, r8, r9
 80046de:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80046e2:	6022      	str	r2, [r4, #0]
 80046e4:	f8cd a004 	str.w	sl, [sp, #4]
 80046e8:	6861      	ldr	r1, [r4, #4]
 80046ea:	4628      	mov	r0, r5
 80046ec:	f7ff fee8 	bl	80044c0 <__cvt>
 80046f0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80046f4:	2b47      	cmp	r3, #71	; 0x47
 80046f6:	4680      	mov	r8, r0
 80046f8:	d109      	bne.n	800470e <_printf_float+0x126>
 80046fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046fc:	1cd8      	adds	r0, r3, #3
 80046fe:	db02      	blt.n	8004706 <_printf_float+0x11e>
 8004700:	6862      	ldr	r2, [r4, #4]
 8004702:	4293      	cmp	r3, r2
 8004704:	dd47      	ble.n	8004796 <_printf_float+0x1ae>
 8004706:	f1aa 0a02 	sub.w	sl, sl, #2
 800470a:	fa5f fa8a 	uxtb.w	sl, sl
 800470e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004712:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004714:	d824      	bhi.n	8004760 <_printf_float+0x178>
 8004716:	3901      	subs	r1, #1
 8004718:	4652      	mov	r2, sl
 800471a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800471e:	9109      	str	r1, [sp, #36]	; 0x24
 8004720:	f7ff ff2f 	bl	8004582 <__exponent>
 8004724:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004726:	1813      	adds	r3, r2, r0
 8004728:	2a01      	cmp	r2, #1
 800472a:	4681      	mov	r9, r0
 800472c:	6123      	str	r3, [r4, #16]
 800472e:	dc02      	bgt.n	8004736 <_printf_float+0x14e>
 8004730:	6822      	ldr	r2, [r4, #0]
 8004732:	07d1      	lsls	r1, r2, #31
 8004734:	d501      	bpl.n	800473a <_printf_float+0x152>
 8004736:	3301      	adds	r3, #1
 8004738:	6123      	str	r3, [r4, #16]
 800473a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0a5      	beq.n	800468e <_printf_float+0xa6>
 8004742:	232d      	movs	r3, #45	; 0x2d
 8004744:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004748:	e7a1      	b.n	800468e <_printf_float+0xa6>
 800474a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800474e:	f000 8177 	beq.w	8004a40 <_printf_float+0x458>
 8004752:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004756:	d1bb      	bne.n	80046d0 <_printf_float+0xe8>
 8004758:	2900      	cmp	r1, #0
 800475a:	d1b9      	bne.n	80046d0 <_printf_float+0xe8>
 800475c:	2301      	movs	r3, #1
 800475e:	e7b6      	b.n	80046ce <_printf_float+0xe6>
 8004760:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004764:	d119      	bne.n	800479a <_printf_float+0x1b2>
 8004766:	2900      	cmp	r1, #0
 8004768:	6863      	ldr	r3, [r4, #4]
 800476a:	dd0c      	ble.n	8004786 <_printf_float+0x19e>
 800476c:	6121      	str	r1, [r4, #16]
 800476e:	b913      	cbnz	r3, 8004776 <_printf_float+0x18e>
 8004770:	6822      	ldr	r2, [r4, #0]
 8004772:	07d2      	lsls	r2, r2, #31
 8004774:	d502      	bpl.n	800477c <_printf_float+0x194>
 8004776:	3301      	adds	r3, #1
 8004778:	440b      	add	r3, r1
 800477a:	6123      	str	r3, [r4, #16]
 800477c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800477e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004780:	f04f 0900 	mov.w	r9, #0
 8004784:	e7d9      	b.n	800473a <_printf_float+0x152>
 8004786:	b913      	cbnz	r3, 800478e <_printf_float+0x1a6>
 8004788:	6822      	ldr	r2, [r4, #0]
 800478a:	07d0      	lsls	r0, r2, #31
 800478c:	d501      	bpl.n	8004792 <_printf_float+0x1aa>
 800478e:	3302      	adds	r3, #2
 8004790:	e7f3      	b.n	800477a <_printf_float+0x192>
 8004792:	2301      	movs	r3, #1
 8004794:	e7f1      	b.n	800477a <_printf_float+0x192>
 8004796:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800479a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800479e:	4293      	cmp	r3, r2
 80047a0:	db05      	blt.n	80047ae <_printf_float+0x1c6>
 80047a2:	6822      	ldr	r2, [r4, #0]
 80047a4:	6123      	str	r3, [r4, #16]
 80047a6:	07d1      	lsls	r1, r2, #31
 80047a8:	d5e8      	bpl.n	800477c <_printf_float+0x194>
 80047aa:	3301      	adds	r3, #1
 80047ac:	e7e5      	b.n	800477a <_printf_float+0x192>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	bfd4      	ite	le
 80047b2:	f1c3 0302 	rsble	r3, r3, #2
 80047b6:	2301      	movgt	r3, #1
 80047b8:	4413      	add	r3, r2
 80047ba:	e7de      	b.n	800477a <_printf_float+0x192>
 80047bc:	6823      	ldr	r3, [r4, #0]
 80047be:	055a      	lsls	r2, r3, #21
 80047c0:	d407      	bmi.n	80047d2 <_printf_float+0x1ea>
 80047c2:	6923      	ldr	r3, [r4, #16]
 80047c4:	4642      	mov	r2, r8
 80047c6:	4631      	mov	r1, r6
 80047c8:	4628      	mov	r0, r5
 80047ca:	47b8      	blx	r7
 80047cc:	3001      	adds	r0, #1
 80047ce:	d12b      	bne.n	8004828 <_printf_float+0x240>
 80047d0:	e767      	b.n	80046a2 <_printf_float+0xba>
 80047d2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80047d6:	f240 80dc 	bls.w	8004992 <_printf_float+0x3aa>
 80047da:	2200      	movs	r2, #0
 80047dc:	2300      	movs	r3, #0
 80047de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047e2:	f7fc f971 	bl	8000ac8 <__aeabi_dcmpeq>
 80047e6:	2800      	cmp	r0, #0
 80047e8:	d033      	beq.n	8004852 <_printf_float+0x26a>
 80047ea:	2301      	movs	r3, #1
 80047ec:	4a41      	ldr	r2, [pc, #260]	; (80048f4 <_printf_float+0x30c>)
 80047ee:	4631      	mov	r1, r6
 80047f0:	4628      	mov	r0, r5
 80047f2:	47b8      	blx	r7
 80047f4:	3001      	adds	r0, #1
 80047f6:	f43f af54 	beq.w	80046a2 <_printf_float+0xba>
 80047fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047fe:	429a      	cmp	r2, r3
 8004800:	db02      	blt.n	8004808 <_printf_float+0x220>
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	07d8      	lsls	r0, r3, #31
 8004806:	d50f      	bpl.n	8004828 <_printf_float+0x240>
 8004808:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800480c:	4631      	mov	r1, r6
 800480e:	4628      	mov	r0, r5
 8004810:	47b8      	blx	r7
 8004812:	3001      	adds	r0, #1
 8004814:	f43f af45 	beq.w	80046a2 <_printf_float+0xba>
 8004818:	f04f 0800 	mov.w	r8, #0
 800481c:	f104 091a 	add.w	r9, r4, #26
 8004820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004822:	3b01      	subs	r3, #1
 8004824:	4543      	cmp	r3, r8
 8004826:	dc09      	bgt.n	800483c <_printf_float+0x254>
 8004828:	6823      	ldr	r3, [r4, #0]
 800482a:	079b      	lsls	r3, r3, #30
 800482c:	f100 8103 	bmi.w	8004a36 <_printf_float+0x44e>
 8004830:	68e0      	ldr	r0, [r4, #12]
 8004832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004834:	4298      	cmp	r0, r3
 8004836:	bfb8      	it	lt
 8004838:	4618      	movlt	r0, r3
 800483a:	e734      	b.n	80046a6 <_printf_float+0xbe>
 800483c:	2301      	movs	r3, #1
 800483e:	464a      	mov	r2, r9
 8004840:	4631      	mov	r1, r6
 8004842:	4628      	mov	r0, r5
 8004844:	47b8      	blx	r7
 8004846:	3001      	adds	r0, #1
 8004848:	f43f af2b 	beq.w	80046a2 <_printf_float+0xba>
 800484c:	f108 0801 	add.w	r8, r8, #1
 8004850:	e7e6      	b.n	8004820 <_printf_float+0x238>
 8004852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004854:	2b00      	cmp	r3, #0
 8004856:	dc2b      	bgt.n	80048b0 <_printf_float+0x2c8>
 8004858:	2301      	movs	r3, #1
 800485a:	4a26      	ldr	r2, [pc, #152]	; (80048f4 <_printf_float+0x30c>)
 800485c:	4631      	mov	r1, r6
 800485e:	4628      	mov	r0, r5
 8004860:	47b8      	blx	r7
 8004862:	3001      	adds	r0, #1
 8004864:	f43f af1d 	beq.w	80046a2 <_printf_float+0xba>
 8004868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800486a:	b923      	cbnz	r3, 8004876 <_printf_float+0x28e>
 800486c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800486e:	b913      	cbnz	r3, 8004876 <_printf_float+0x28e>
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	07d9      	lsls	r1, r3, #31
 8004874:	d5d8      	bpl.n	8004828 <_printf_float+0x240>
 8004876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800487a:	4631      	mov	r1, r6
 800487c:	4628      	mov	r0, r5
 800487e:	47b8      	blx	r7
 8004880:	3001      	adds	r0, #1
 8004882:	f43f af0e 	beq.w	80046a2 <_printf_float+0xba>
 8004886:	f04f 0900 	mov.w	r9, #0
 800488a:	f104 0a1a 	add.w	sl, r4, #26
 800488e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004890:	425b      	negs	r3, r3
 8004892:	454b      	cmp	r3, r9
 8004894:	dc01      	bgt.n	800489a <_printf_float+0x2b2>
 8004896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004898:	e794      	b.n	80047c4 <_printf_float+0x1dc>
 800489a:	2301      	movs	r3, #1
 800489c:	4652      	mov	r2, sl
 800489e:	4631      	mov	r1, r6
 80048a0:	4628      	mov	r0, r5
 80048a2:	47b8      	blx	r7
 80048a4:	3001      	adds	r0, #1
 80048a6:	f43f aefc 	beq.w	80046a2 <_printf_float+0xba>
 80048aa:	f109 0901 	add.w	r9, r9, #1
 80048ae:	e7ee      	b.n	800488e <_printf_float+0x2a6>
 80048b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80048b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80048b4:	429a      	cmp	r2, r3
 80048b6:	bfa8      	it	ge
 80048b8:	461a      	movge	r2, r3
 80048ba:	2a00      	cmp	r2, #0
 80048bc:	4691      	mov	r9, r2
 80048be:	dd07      	ble.n	80048d0 <_printf_float+0x2e8>
 80048c0:	4613      	mov	r3, r2
 80048c2:	4631      	mov	r1, r6
 80048c4:	4642      	mov	r2, r8
 80048c6:	4628      	mov	r0, r5
 80048c8:	47b8      	blx	r7
 80048ca:	3001      	adds	r0, #1
 80048cc:	f43f aee9 	beq.w	80046a2 <_printf_float+0xba>
 80048d0:	f104 031a 	add.w	r3, r4, #26
 80048d4:	f04f 0b00 	mov.w	fp, #0
 80048d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80048dc:	9306      	str	r3, [sp, #24]
 80048de:	e015      	b.n	800490c <_printf_float+0x324>
 80048e0:	7fefffff 	.word	0x7fefffff
 80048e4:	080065c8 	.word	0x080065c8
 80048e8:	080065c4 	.word	0x080065c4
 80048ec:	080065d0 	.word	0x080065d0
 80048f0:	080065cc 	.word	0x080065cc
 80048f4:	080065d4 	.word	0x080065d4
 80048f8:	2301      	movs	r3, #1
 80048fa:	9a06      	ldr	r2, [sp, #24]
 80048fc:	4631      	mov	r1, r6
 80048fe:	4628      	mov	r0, r5
 8004900:	47b8      	blx	r7
 8004902:	3001      	adds	r0, #1
 8004904:	f43f aecd 	beq.w	80046a2 <_printf_float+0xba>
 8004908:	f10b 0b01 	add.w	fp, fp, #1
 800490c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004910:	ebaa 0309 	sub.w	r3, sl, r9
 8004914:	455b      	cmp	r3, fp
 8004916:	dcef      	bgt.n	80048f8 <_printf_float+0x310>
 8004918:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800491c:	429a      	cmp	r2, r3
 800491e:	44d0      	add	r8, sl
 8004920:	db15      	blt.n	800494e <_printf_float+0x366>
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	07da      	lsls	r2, r3, #31
 8004926:	d412      	bmi.n	800494e <_printf_float+0x366>
 8004928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800492a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800492c:	eba3 020a 	sub.w	r2, r3, sl
 8004930:	eba3 0a01 	sub.w	sl, r3, r1
 8004934:	4592      	cmp	sl, r2
 8004936:	bfa8      	it	ge
 8004938:	4692      	movge	sl, r2
 800493a:	f1ba 0f00 	cmp.w	sl, #0
 800493e:	dc0e      	bgt.n	800495e <_printf_float+0x376>
 8004940:	f04f 0800 	mov.w	r8, #0
 8004944:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004948:	f104 091a 	add.w	r9, r4, #26
 800494c:	e019      	b.n	8004982 <_printf_float+0x39a>
 800494e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004952:	4631      	mov	r1, r6
 8004954:	4628      	mov	r0, r5
 8004956:	47b8      	blx	r7
 8004958:	3001      	adds	r0, #1
 800495a:	d1e5      	bne.n	8004928 <_printf_float+0x340>
 800495c:	e6a1      	b.n	80046a2 <_printf_float+0xba>
 800495e:	4653      	mov	r3, sl
 8004960:	4642      	mov	r2, r8
 8004962:	4631      	mov	r1, r6
 8004964:	4628      	mov	r0, r5
 8004966:	47b8      	blx	r7
 8004968:	3001      	adds	r0, #1
 800496a:	d1e9      	bne.n	8004940 <_printf_float+0x358>
 800496c:	e699      	b.n	80046a2 <_printf_float+0xba>
 800496e:	2301      	movs	r3, #1
 8004970:	464a      	mov	r2, r9
 8004972:	4631      	mov	r1, r6
 8004974:	4628      	mov	r0, r5
 8004976:	47b8      	blx	r7
 8004978:	3001      	adds	r0, #1
 800497a:	f43f ae92 	beq.w	80046a2 <_printf_float+0xba>
 800497e:	f108 0801 	add.w	r8, r8, #1
 8004982:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	eba3 030a 	sub.w	r3, r3, sl
 800498c:	4543      	cmp	r3, r8
 800498e:	dcee      	bgt.n	800496e <_printf_float+0x386>
 8004990:	e74a      	b.n	8004828 <_printf_float+0x240>
 8004992:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004994:	2a01      	cmp	r2, #1
 8004996:	dc01      	bgt.n	800499c <_printf_float+0x3b4>
 8004998:	07db      	lsls	r3, r3, #31
 800499a:	d53a      	bpl.n	8004a12 <_printf_float+0x42a>
 800499c:	2301      	movs	r3, #1
 800499e:	4642      	mov	r2, r8
 80049a0:	4631      	mov	r1, r6
 80049a2:	4628      	mov	r0, r5
 80049a4:	47b8      	blx	r7
 80049a6:	3001      	adds	r0, #1
 80049a8:	f43f ae7b 	beq.w	80046a2 <_printf_float+0xba>
 80049ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049b0:	4631      	mov	r1, r6
 80049b2:	4628      	mov	r0, r5
 80049b4:	47b8      	blx	r7
 80049b6:	3001      	adds	r0, #1
 80049b8:	f108 0801 	add.w	r8, r8, #1
 80049bc:	f43f ae71 	beq.w	80046a2 <_printf_float+0xba>
 80049c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049c2:	2200      	movs	r2, #0
 80049c4:	f103 3aff 	add.w	sl, r3, #4294967295
 80049c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80049cc:	2300      	movs	r3, #0
 80049ce:	f7fc f87b 	bl	8000ac8 <__aeabi_dcmpeq>
 80049d2:	b9c8      	cbnz	r0, 8004a08 <_printf_float+0x420>
 80049d4:	4653      	mov	r3, sl
 80049d6:	4642      	mov	r2, r8
 80049d8:	4631      	mov	r1, r6
 80049da:	4628      	mov	r0, r5
 80049dc:	47b8      	blx	r7
 80049de:	3001      	adds	r0, #1
 80049e0:	d10e      	bne.n	8004a00 <_printf_float+0x418>
 80049e2:	e65e      	b.n	80046a2 <_printf_float+0xba>
 80049e4:	2301      	movs	r3, #1
 80049e6:	4652      	mov	r2, sl
 80049e8:	4631      	mov	r1, r6
 80049ea:	4628      	mov	r0, r5
 80049ec:	47b8      	blx	r7
 80049ee:	3001      	adds	r0, #1
 80049f0:	f43f ae57 	beq.w	80046a2 <_printf_float+0xba>
 80049f4:	f108 0801 	add.w	r8, r8, #1
 80049f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049fa:	3b01      	subs	r3, #1
 80049fc:	4543      	cmp	r3, r8
 80049fe:	dcf1      	bgt.n	80049e4 <_printf_float+0x3fc>
 8004a00:	464b      	mov	r3, r9
 8004a02:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a06:	e6de      	b.n	80047c6 <_printf_float+0x1de>
 8004a08:	f04f 0800 	mov.w	r8, #0
 8004a0c:	f104 0a1a 	add.w	sl, r4, #26
 8004a10:	e7f2      	b.n	80049f8 <_printf_float+0x410>
 8004a12:	2301      	movs	r3, #1
 8004a14:	e7df      	b.n	80049d6 <_printf_float+0x3ee>
 8004a16:	2301      	movs	r3, #1
 8004a18:	464a      	mov	r2, r9
 8004a1a:	4631      	mov	r1, r6
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	47b8      	blx	r7
 8004a20:	3001      	adds	r0, #1
 8004a22:	f43f ae3e 	beq.w	80046a2 <_printf_float+0xba>
 8004a26:	f108 0801 	add.w	r8, r8, #1
 8004a2a:	68e3      	ldr	r3, [r4, #12]
 8004a2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a2e:	1a9b      	subs	r3, r3, r2
 8004a30:	4543      	cmp	r3, r8
 8004a32:	dcf0      	bgt.n	8004a16 <_printf_float+0x42e>
 8004a34:	e6fc      	b.n	8004830 <_printf_float+0x248>
 8004a36:	f04f 0800 	mov.w	r8, #0
 8004a3a:	f104 0919 	add.w	r9, r4, #25
 8004a3e:	e7f4      	b.n	8004a2a <_printf_float+0x442>
 8004a40:	2900      	cmp	r1, #0
 8004a42:	f43f ae8b 	beq.w	800475c <_printf_float+0x174>
 8004a46:	2300      	movs	r3, #0
 8004a48:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004a4c:	ab09      	add	r3, sp, #36	; 0x24
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	ec49 8b10 	vmov	d0, r8, r9
 8004a54:	6022      	str	r2, [r4, #0]
 8004a56:	f8cd a004 	str.w	sl, [sp, #4]
 8004a5a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004a5e:	4628      	mov	r0, r5
 8004a60:	f7ff fd2e 	bl	80044c0 <__cvt>
 8004a64:	4680      	mov	r8, r0
 8004a66:	e648      	b.n	80046fa <_printf_float+0x112>

08004a68 <_printf_common>:
 8004a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a6c:	4691      	mov	r9, r2
 8004a6e:	461f      	mov	r7, r3
 8004a70:	688a      	ldr	r2, [r1, #8]
 8004a72:	690b      	ldr	r3, [r1, #16]
 8004a74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	bfb8      	it	lt
 8004a7c:	4613      	movlt	r3, r2
 8004a7e:	f8c9 3000 	str.w	r3, [r9]
 8004a82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a86:	4606      	mov	r6, r0
 8004a88:	460c      	mov	r4, r1
 8004a8a:	b112      	cbz	r2, 8004a92 <_printf_common+0x2a>
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	f8c9 3000 	str.w	r3, [r9]
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	0699      	lsls	r1, r3, #26
 8004a96:	bf42      	ittt	mi
 8004a98:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004a9c:	3302      	addmi	r3, #2
 8004a9e:	f8c9 3000 	strmi.w	r3, [r9]
 8004aa2:	6825      	ldr	r5, [r4, #0]
 8004aa4:	f015 0506 	ands.w	r5, r5, #6
 8004aa8:	d107      	bne.n	8004aba <_printf_common+0x52>
 8004aaa:	f104 0a19 	add.w	sl, r4, #25
 8004aae:	68e3      	ldr	r3, [r4, #12]
 8004ab0:	f8d9 2000 	ldr.w	r2, [r9]
 8004ab4:	1a9b      	subs	r3, r3, r2
 8004ab6:	42ab      	cmp	r3, r5
 8004ab8:	dc28      	bgt.n	8004b0c <_printf_common+0xa4>
 8004aba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004abe:	6822      	ldr	r2, [r4, #0]
 8004ac0:	3300      	adds	r3, #0
 8004ac2:	bf18      	it	ne
 8004ac4:	2301      	movne	r3, #1
 8004ac6:	0692      	lsls	r2, r2, #26
 8004ac8:	d42d      	bmi.n	8004b26 <_printf_common+0xbe>
 8004aca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ace:	4639      	mov	r1, r7
 8004ad0:	4630      	mov	r0, r6
 8004ad2:	47c0      	blx	r8
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	d020      	beq.n	8004b1a <_printf_common+0xb2>
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	68e5      	ldr	r5, [r4, #12]
 8004adc:	f8d9 2000 	ldr.w	r2, [r9]
 8004ae0:	f003 0306 	and.w	r3, r3, #6
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	bf08      	it	eq
 8004ae8:	1aad      	subeq	r5, r5, r2
 8004aea:	68a3      	ldr	r3, [r4, #8]
 8004aec:	6922      	ldr	r2, [r4, #16]
 8004aee:	bf0c      	ite	eq
 8004af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004af4:	2500      	movne	r5, #0
 8004af6:	4293      	cmp	r3, r2
 8004af8:	bfc4      	itt	gt
 8004afa:	1a9b      	subgt	r3, r3, r2
 8004afc:	18ed      	addgt	r5, r5, r3
 8004afe:	f04f 0900 	mov.w	r9, #0
 8004b02:	341a      	adds	r4, #26
 8004b04:	454d      	cmp	r5, r9
 8004b06:	d11a      	bne.n	8004b3e <_printf_common+0xd6>
 8004b08:	2000      	movs	r0, #0
 8004b0a:	e008      	b.n	8004b1e <_printf_common+0xb6>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	4652      	mov	r2, sl
 8004b10:	4639      	mov	r1, r7
 8004b12:	4630      	mov	r0, r6
 8004b14:	47c0      	blx	r8
 8004b16:	3001      	adds	r0, #1
 8004b18:	d103      	bne.n	8004b22 <_printf_common+0xba>
 8004b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b22:	3501      	adds	r5, #1
 8004b24:	e7c3      	b.n	8004aae <_printf_common+0x46>
 8004b26:	18e1      	adds	r1, r4, r3
 8004b28:	1c5a      	adds	r2, r3, #1
 8004b2a:	2030      	movs	r0, #48	; 0x30
 8004b2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b30:	4422      	add	r2, r4
 8004b32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b3a:	3302      	adds	r3, #2
 8004b3c:	e7c5      	b.n	8004aca <_printf_common+0x62>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	4622      	mov	r2, r4
 8004b42:	4639      	mov	r1, r7
 8004b44:	4630      	mov	r0, r6
 8004b46:	47c0      	blx	r8
 8004b48:	3001      	adds	r0, #1
 8004b4a:	d0e6      	beq.n	8004b1a <_printf_common+0xb2>
 8004b4c:	f109 0901 	add.w	r9, r9, #1
 8004b50:	e7d8      	b.n	8004b04 <_printf_common+0x9c>
	...

08004b54 <_printf_i>:
 8004b54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b58:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004b5c:	460c      	mov	r4, r1
 8004b5e:	7e09      	ldrb	r1, [r1, #24]
 8004b60:	b085      	sub	sp, #20
 8004b62:	296e      	cmp	r1, #110	; 0x6e
 8004b64:	4617      	mov	r7, r2
 8004b66:	4606      	mov	r6, r0
 8004b68:	4698      	mov	r8, r3
 8004b6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b6c:	f000 80b3 	beq.w	8004cd6 <_printf_i+0x182>
 8004b70:	d822      	bhi.n	8004bb8 <_printf_i+0x64>
 8004b72:	2963      	cmp	r1, #99	; 0x63
 8004b74:	d036      	beq.n	8004be4 <_printf_i+0x90>
 8004b76:	d80a      	bhi.n	8004b8e <_printf_i+0x3a>
 8004b78:	2900      	cmp	r1, #0
 8004b7a:	f000 80b9 	beq.w	8004cf0 <_printf_i+0x19c>
 8004b7e:	2958      	cmp	r1, #88	; 0x58
 8004b80:	f000 8083 	beq.w	8004c8a <_printf_i+0x136>
 8004b84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b88:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004b8c:	e032      	b.n	8004bf4 <_printf_i+0xa0>
 8004b8e:	2964      	cmp	r1, #100	; 0x64
 8004b90:	d001      	beq.n	8004b96 <_printf_i+0x42>
 8004b92:	2969      	cmp	r1, #105	; 0x69
 8004b94:	d1f6      	bne.n	8004b84 <_printf_i+0x30>
 8004b96:	6820      	ldr	r0, [r4, #0]
 8004b98:	6813      	ldr	r3, [r2, #0]
 8004b9a:	0605      	lsls	r5, r0, #24
 8004b9c:	f103 0104 	add.w	r1, r3, #4
 8004ba0:	d52a      	bpl.n	8004bf8 <_printf_i+0xa4>
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	6011      	str	r1, [r2, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	da03      	bge.n	8004bb2 <_printf_i+0x5e>
 8004baa:	222d      	movs	r2, #45	; 0x2d
 8004bac:	425b      	negs	r3, r3
 8004bae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004bb2:	486f      	ldr	r0, [pc, #444]	; (8004d70 <_printf_i+0x21c>)
 8004bb4:	220a      	movs	r2, #10
 8004bb6:	e039      	b.n	8004c2c <_printf_i+0xd8>
 8004bb8:	2973      	cmp	r1, #115	; 0x73
 8004bba:	f000 809d 	beq.w	8004cf8 <_printf_i+0x1a4>
 8004bbe:	d808      	bhi.n	8004bd2 <_printf_i+0x7e>
 8004bc0:	296f      	cmp	r1, #111	; 0x6f
 8004bc2:	d020      	beq.n	8004c06 <_printf_i+0xb2>
 8004bc4:	2970      	cmp	r1, #112	; 0x70
 8004bc6:	d1dd      	bne.n	8004b84 <_printf_i+0x30>
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	f043 0320 	orr.w	r3, r3, #32
 8004bce:	6023      	str	r3, [r4, #0]
 8004bd0:	e003      	b.n	8004bda <_printf_i+0x86>
 8004bd2:	2975      	cmp	r1, #117	; 0x75
 8004bd4:	d017      	beq.n	8004c06 <_printf_i+0xb2>
 8004bd6:	2978      	cmp	r1, #120	; 0x78
 8004bd8:	d1d4      	bne.n	8004b84 <_printf_i+0x30>
 8004bda:	2378      	movs	r3, #120	; 0x78
 8004bdc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004be0:	4864      	ldr	r0, [pc, #400]	; (8004d74 <_printf_i+0x220>)
 8004be2:	e055      	b.n	8004c90 <_printf_i+0x13c>
 8004be4:	6813      	ldr	r3, [r2, #0]
 8004be6:	1d19      	adds	r1, r3, #4
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6011      	str	r1, [r2, #0]
 8004bec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bf0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e08c      	b.n	8004d12 <_printf_i+0x1be>
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6011      	str	r1, [r2, #0]
 8004bfc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004c00:	bf18      	it	ne
 8004c02:	b21b      	sxthne	r3, r3
 8004c04:	e7cf      	b.n	8004ba6 <_printf_i+0x52>
 8004c06:	6813      	ldr	r3, [r2, #0]
 8004c08:	6825      	ldr	r5, [r4, #0]
 8004c0a:	1d18      	adds	r0, r3, #4
 8004c0c:	6010      	str	r0, [r2, #0]
 8004c0e:	0628      	lsls	r0, r5, #24
 8004c10:	d501      	bpl.n	8004c16 <_printf_i+0xc2>
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	e002      	b.n	8004c1c <_printf_i+0xc8>
 8004c16:	0668      	lsls	r0, r5, #25
 8004c18:	d5fb      	bpl.n	8004c12 <_printf_i+0xbe>
 8004c1a:	881b      	ldrh	r3, [r3, #0]
 8004c1c:	4854      	ldr	r0, [pc, #336]	; (8004d70 <_printf_i+0x21c>)
 8004c1e:	296f      	cmp	r1, #111	; 0x6f
 8004c20:	bf14      	ite	ne
 8004c22:	220a      	movne	r2, #10
 8004c24:	2208      	moveq	r2, #8
 8004c26:	2100      	movs	r1, #0
 8004c28:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c2c:	6865      	ldr	r5, [r4, #4]
 8004c2e:	60a5      	str	r5, [r4, #8]
 8004c30:	2d00      	cmp	r5, #0
 8004c32:	f2c0 8095 	blt.w	8004d60 <_printf_i+0x20c>
 8004c36:	6821      	ldr	r1, [r4, #0]
 8004c38:	f021 0104 	bic.w	r1, r1, #4
 8004c3c:	6021      	str	r1, [r4, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d13d      	bne.n	8004cbe <_printf_i+0x16a>
 8004c42:	2d00      	cmp	r5, #0
 8004c44:	f040 808e 	bne.w	8004d64 <_printf_i+0x210>
 8004c48:	4665      	mov	r5, ip
 8004c4a:	2a08      	cmp	r2, #8
 8004c4c:	d10b      	bne.n	8004c66 <_printf_i+0x112>
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	07db      	lsls	r3, r3, #31
 8004c52:	d508      	bpl.n	8004c66 <_printf_i+0x112>
 8004c54:	6923      	ldr	r3, [r4, #16]
 8004c56:	6862      	ldr	r2, [r4, #4]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	bfde      	ittt	le
 8004c5c:	2330      	movle	r3, #48	; 0x30
 8004c5e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c62:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c66:	ebac 0305 	sub.w	r3, ip, r5
 8004c6a:	6123      	str	r3, [r4, #16]
 8004c6c:	f8cd 8000 	str.w	r8, [sp]
 8004c70:	463b      	mov	r3, r7
 8004c72:	aa03      	add	r2, sp, #12
 8004c74:	4621      	mov	r1, r4
 8004c76:	4630      	mov	r0, r6
 8004c78:	f7ff fef6 	bl	8004a68 <_printf_common>
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	d14d      	bne.n	8004d1c <_printf_i+0x1c8>
 8004c80:	f04f 30ff 	mov.w	r0, #4294967295
 8004c84:	b005      	add	sp, #20
 8004c86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c8a:	4839      	ldr	r0, [pc, #228]	; (8004d70 <_printf_i+0x21c>)
 8004c8c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004c90:	6813      	ldr	r3, [r2, #0]
 8004c92:	6821      	ldr	r1, [r4, #0]
 8004c94:	1d1d      	adds	r5, r3, #4
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	6015      	str	r5, [r2, #0]
 8004c9a:	060a      	lsls	r2, r1, #24
 8004c9c:	d50b      	bpl.n	8004cb6 <_printf_i+0x162>
 8004c9e:	07ca      	lsls	r2, r1, #31
 8004ca0:	bf44      	itt	mi
 8004ca2:	f041 0120 	orrmi.w	r1, r1, #32
 8004ca6:	6021      	strmi	r1, [r4, #0]
 8004ca8:	b91b      	cbnz	r3, 8004cb2 <_printf_i+0x15e>
 8004caa:	6822      	ldr	r2, [r4, #0]
 8004cac:	f022 0220 	bic.w	r2, r2, #32
 8004cb0:	6022      	str	r2, [r4, #0]
 8004cb2:	2210      	movs	r2, #16
 8004cb4:	e7b7      	b.n	8004c26 <_printf_i+0xd2>
 8004cb6:	064d      	lsls	r5, r1, #25
 8004cb8:	bf48      	it	mi
 8004cba:	b29b      	uxthmi	r3, r3
 8004cbc:	e7ef      	b.n	8004c9e <_printf_i+0x14a>
 8004cbe:	4665      	mov	r5, ip
 8004cc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004cc4:	fb02 3311 	mls	r3, r2, r1, r3
 8004cc8:	5cc3      	ldrb	r3, [r0, r3]
 8004cca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004cce:	460b      	mov	r3, r1
 8004cd0:	2900      	cmp	r1, #0
 8004cd2:	d1f5      	bne.n	8004cc0 <_printf_i+0x16c>
 8004cd4:	e7b9      	b.n	8004c4a <_printf_i+0xf6>
 8004cd6:	6813      	ldr	r3, [r2, #0]
 8004cd8:	6825      	ldr	r5, [r4, #0]
 8004cda:	6961      	ldr	r1, [r4, #20]
 8004cdc:	1d18      	adds	r0, r3, #4
 8004cde:	6010      	str	r0, [r2, #0]
 8004ce0:	0628      	lsls	r0, r5, #24
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	d501      	bpl.n	8004cea <_printf_i+0x196>
 8004ce6:	6019      	str	r1, [r3, #0]
 8004ce8:	e002      	b.n	8004cf0 <_printf_i+0x19c>
 8004cea:	066a      	lsls	r2, r5, #25
 8004cec:	d5fb      	bpl.n	8004ce6 <_printf_i+0x192>
 8004cee:	8019      	strh	r1, [r3, #0]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	6123      	str	r3, [r4, #16]
 8004cf4:	4665      	mov	r5, ip
 8004cf6:	e7b9      	b.n	8004c6c <_printf_i+0x118>
 8004cf8:	6813      	ldr	r3, [r2, #0]
 8004cfa:	1d19      	adds	r1, r3, #4
 8004cfc:	6011      	str	r1, [r2, #0]
 8004cfe:	681d      	ldr	r5, [r3, #0]
 8004d00:	6862      	ldr	r2, [r4, #4]
 8004d02:	2100      	movs	r1, #0
 8004d04:	4628      	mov	r0, r5
 8004d06:	f7fb fa6b 	bl	80001e0 <memchr>
 8004d0a:	b108      	cbz	r0, 8004d10 <_printf_i+0x1bc>
 8004d0c:	1b40      	subs	r0, r0, r5
 8004d0e:	6060      	str	r0, [r4, #4]
 8004d10:	6863      	ldr	r3, [r4, #4]
 8004d12:	6123      	str	r3, [r4, #16]
 8004d14:	2300      	movs	r3, #0
 8004d16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d1a:	e7a7      	b.n	8004c6c <_printf_i+0x118>
 8004d1c:	6923      	ldr	r3, [r4, #16]
 8004d1e:	462a      	mov	r2, r5
 8004d20:	4639      	mov	r1, r7
 8004d22:	4630      	mov	r0, r6
 8004d24:	47c0      	blx	r8
 8004d26:	3001      	adds	r0, #1
 8004d28:	d0aa      	beq.n	8004c80 <_printf_i+0x12c>
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	079b      	lsls	r3, r3, #30
 8004d2e:	d413      	bmi.n	8004d58 <_printf_i+0x204>
 8004d30:	68e0      	ldr	r0, [r4, #12]
 8004d32:	9b03      	ldr	r3, [sp, #12]
 8004d34:	4298      	cmp	r0, r3
 8004d36:	bfb8      	it	lt
 8004d38:	4618      	movlt	r0, r3
 8004d3a:	e7a3      	b.n	8004c84 <_printf_i+0x130>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	464a      	mov	r2, r9
 8004d40:	4639      	mov	r1, r7
 8004d42:	4630      	mov	r0, r6
 8004d44:	47c0      	blx	r8
 8004d46:	3001      	adds	r0, #1
 8004d48:	d09a      	beq.n	8004c80 <_printf_i+0x12c>
 8004d4a:	3501      	adds	r5, #1
 8004d4c:	68e3      	ldr	r3, [r4, #12]
 8004d4e:	9a03      	ldr	r2, [sp, #12]
 8004d50:	1a9b      	subs	r3, r3, r2
 8004d52:	42ab      	cmp	r3, r5
 8004d54:	dcf2      	bgt.n	8004d3c <_printf_i+0x1e8>
 8004d56:	e7eb      	b.n	8004d30 <_printf_i+0x1dc>
 8004d58:	2500      	movs	r5, #0
 8004d5a:	f104 0919 	add.w	r9, r4, #25
 8004d5e:	e7f5      	b.n	8004d4c <_printf_i+0x1f8>
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1ac      	bne.n	8004cbe <_printf_i+0x16a>
 8004d64:	7803      	ldrb	r3, [r0, #0]
 8004d66:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d6e:	e76c      	b.n	8004c4a <_printf_i+0xf6>
 8004d70:	080065d6 	.word	0x080065d6
 8004d74:	080065e7 	.word	0x080065e7

08004d78 <_vsniprintf_r>:
 8004d78:	b530      	push	{r4, r5, lr}
 8004d7a:	1e14      	subs	r4, r2, #0
 8004d7c:	4605      	mov	r5, r0
 8004d7e:	b09b      	sub	sp, #108	; 0x6c
 8004d80:	4618      	mov	r0, r3
 8004d82:	da05      	bge.n	8004d90 <_vsniprintf_r+0x18>
 8004d84:	238b      	movs	r3, #139	; 0x8b
 8004d86:	602b      	str	r3, [r5, #0]
 8004d88:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8c:	b01b      	add	sp, #108	; 0x6c
 8004d8e:	bd30      	pop	{r4, r5, pc}
 8004d90:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004d94:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004d98:	bf14      	ite	ne
 8004d9a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004d9e:	4623      	moveq	r3, r4
 8004da0:	9302      	str	r3, [sp, #8]
 8004da2:	9305      	str	r3, [sp, #20]
 8004da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004da8:	9100      	str	r1, [sp, #0]
 8004daa:	9104      	str	r1, [sp, #16]
 8004dac:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004db0:	4602      	mov	r2, r0
 8004db2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004db4:	4669      	mov	r1, sp
 8004db6:	4628      	mov	r0, r5
 8004db8:	f001 fa6a 	bl	8006290 <_svfiprintf_r>
 8004dbc:	1c43      	adds	r3, r0, #1
 8004dbe:	bfbc      	itt	lt
 8004dc0:	238b      	movlt	r3, #139	; 0x8b
 8004dc2:	602b      	strlt	r3, [r5, #0]
 8004dc4:	2c00      	cmp	r4, #0
 8004dc6:	d0e1      	beq.n	8004d8c <_vsniprintf_r+0x14>
 8004dc8:	9b00      	ldr	r3, [sp, #0]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	701a      	strb	r2, [r3, #0]
 8004dce:	e7dd      	b.n	8004d8c <_vsniprintf_r+0x14>

08004dd0 <vsniprintf>:
 8004dd0:	b507      	push	{r0, r1, r2, lr}
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	460a      	mov	r2, r1
 8004dd8:	4601      	mov	r1, r0
 8004dda:	4803      	ldr	r0, [pc, #12]	; (8004de8 <vsniprintf+0x18>)
 8004ddc:	6800      	ldr	r0, [r0, #0]
 8004dde:	f7ff ffcb 	bl	8004d78 <_vsniprintf_r>
 8004de2:	b003      	add	sp, #12
 8004de4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004de8:	20000014 	.word	0x20000014

08004dec <quorem>:
 8004dec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004df0:	6903      	ldr	r3, [r0, #16]
 8004df2:	690c      	ldr	r4, [r1, #16]
 8004df4:	42a3      	cmp	r3, r4
 8004df6:	4680      	mov	r8, r0
 8004df8:	f2c0 8082 	blt.w	8004f00 <quorem+0x114>
 8004dfc:	3c01      	subs	r4, #1
 8004dfe:	f101 0714 	add.w	r7, r1, #20
 8004e02:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004e06:	f100 0614 	add.w	r6, r0, #20
 8004e0a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004e0e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004e12:	eb06 030c 	add.w	r3, r6, ip
 8004e16:	3501      	adds	r5, #1
 8004e18:	eb07 090c 	add.w	r9, r7, ip
 8004e1c:	9301      	str	r3, [sp, #4]
 8004e1e:	fbb0 f5f5 	udiv	r5, r0, r5
 8004e22:	b395      	cbz	r5, 8004e8a <quorem+0x9e>
 8004e24:	f04f 0a00 	mov.w	sl, #0
 8004e28:	4638      	mov	r0, r7
 8004e2a:	46b6      	mov	lr, r6
 8004e2c:	46d3      	mov	fp, sl
 8004e2e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004e32:	b293      	uxth	r3, r2
 8004e34:	fb05 a303 	mla	r3, r5, r3, sl
 8004e38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	ebab 0303 	sub.w	r3, fp, r3
 8004e42:	0c12      	lsrs	r2, r2, #16
 8004e44:	f8de b000 	ldr.w	fp, [lr]
 8004e48:	fb05 a202 	mla	r2, r5, r2, sl
 8004e4c:	fa13 f38b 	uxtah	r3, r3, fp
 8004e50:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004e54:	fa1f fb82 	uxth.w	fp, r2
 8004e58:	f8de 2000 	ldr.w	r2, [lr]
 8004e5c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004e60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e6a:	4581      	cmp	r9, r0
 8004e6c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004e70:	f84e 3b04 	str.w	r3, [lr], #4
 8004e74:	d2db      	bcs.n	8004e2e <quorem+0x42>
 8004e76:	f856 300c 	ldr.w	r3, [r6, ip]
 8004e7a:	b933      	cbnz	r3, 8004e8a <quorem+0x9e>
 8004e7c:	9b01      	ldr	r3, [sp, #4]
 8004e7e:	3b04      	subs	r3, #4
 8004e80:	429e      	cmp	r6, r3
 8004e82:	461a      	mov	r2, r3
 8004e84:	d330      	bcc.n	8004ee8 <quorem+0xfc>
 8004e86:	f8c8 4010 	str.w	r4, [r8, #16]
 8004e8a:	4640      	mov	r0, r8
 8004e8c:	f001 f82a 	bl	8005ee4 <__mcmp>
 8004e90:	2800      	cmp	r0, #0
 8004e92:	db25      	blt.n	8004ee0 <quorem+0xf4>
 8004e94:	3501      	adds	r5, #1
 8004e96:	4630      	mov	r0, r6
 8004e98:	f04f 0c00 	mov.w	ip, #0
 8004e9c:	f857 2b04 	ldr.w	r2, [r7], #4
 8004ea0:	f8d0 e000 	ldr.w	lr, [r0]
 8004ea4:	b293      	uxth	r3, r2
 8004ea6:	ebac 0303 	sub.w	r3, ip, r3
 8004eaa:	0c12      	lsrs	r2, r2, #16
 8004eac:	fa13 f38e 	uxtah	r3, r3, lr
 8004eb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004eb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ebe:	45b9      	cmp	r9, r7
 8004ec0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004ec4:	f840 3b04 	str.w	r3, [r0], #4
 8004ec8:	d2e8      	bcs.n	8004e9c <quorem+0xb0>
 8004eca:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004ece:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004ed2:	b92a      	cbnz	r2, 8004ee0 <quorem+0xf4>
 8004ed4:	3b04      	subs	r3, #4
 8004ed6:	429e      	cmp	r6, r3
 8004ed8:	461a      	mov	r2, r3
 8004eda:	d30b      	bcc.n	8004ef4 <quorem+0x108>
 8004edc:	f8c8 4010 	str.w	r4, [r8, #16]
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	b003      	add	sp, #12
 8004ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee8:	6812      	ldr	r2, [r2, #0]
 8004eea:	3b04      	subs	r3, #4
 8004eec:	2a00      	cmp	r2, #0
 8004eee:	d1ca      	bne.n	8004e86 <quorem+0x9a>
 8004ef0:	3c01      	subs	r4, #1
 8004ef2:	e7c5      	b.n	8004e80 <quorem+0x94>
 8004ef4:	6812      	ldr	r2, [r2, #0]
 8004ef6:	3b04      	subs	r3, #4
 8004ef8:	2a00      	cmp	r2, #0
 8004efa:	d1ef      	bne.n	8004edc <quorem+0xf0>
 8004efc:	3c01      	subs	r4, #1
 8004efe:	e7ea      	b.n	8004ed6 <quorem+0xea>
 8004f00:	2000      	movs	r0, #0
 8004f02:	e7ee      	b.n	8004ee2 <quorem+0xf6>
 8004f04:	0000      	movs	r0, r0
	...

08004f08 <_dtoa_r>:
 8004f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f0c:	ec57 6b10 	vmov	r6, r7, d0
 8004f10:	b097      	sub	sp, #92	; 0x5c
 8004f12:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004f14:	9106      	str	r1, [sp, #24]
 8004f16:	4604      	mov	r4, r0
 8004f18:	920b      	str	r2, [sp, #44]	; 0x2c
 8004f1a:	9312      	str	r3, [sp, #72]	; 0x48
 8004f1c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004f20:	e9cd 6700 	strd	r6, r7, [sp]
 8004f24:	b93d      	cbnz	r5, 8004f36 <_dtoa_r+0x2e>
 8004f26:	2010      	movs	r0, #16
 8004f28:	f000 fdb4 	bl	8005a94 <malloc>
 8004f2c:	6260      	str	r0, [r4, #36]	; 0x24
 8004f2e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004f32:	6005      	str	r5, [r0, #0]
 8004f34:	60c5      	str	r5, [r0, #12]
 8004f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f38:	6819      	ldr	r1, [r3, #0]
 8004f3a:	b151      	cbz	r1, 8004f52 <_dtoa_r+0x4a>
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	604a      	str	r2, [r1, #4]
 8004f40:	2301      	movs	r3, #1
 8004f42:	4093      	lsls	r3, r2
 8004f44:	608b      	str	r3, [r1, #8]
 8004f46:	4620      	mov	r0, r4
 8004f48:	f000 fdeb 	bl	8005b22 <_Bfree>
 8004f4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f4e:	2200      	movs	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	1e3b      	subs	r3, r7, #0
 8004f54:	bfbb      	ittet	lt
 8004f56:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004f5a:	9301      	strlt	r3, [sp, #4]
 8004f5c:	2300      	movge	r3, #0
 8004f5e:	2201      	movlt	r2, #1
 8004f60:	bfac      	ite	ge
 8004f62:	f8c8 3000 	strge.w	r3, [r8]
 8004f66:	f8c8 2000 	strlt.w	r2, [r8]
 8004f6a:	4baf      	ldr	r3, [pc, #700]	; (8005228 <_dtoa_r+0x320>)
 8004f6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004f70:	ea33 0308 	bics.w	r3, r3, r8
 8004f74:	d114      	bne.n	8004fa0 <_dtoa_r+0x98>
 8004f76:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f78:	f242 730f 	movw	r3, #9999	; 0x270f
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	9b00      	ldr	r3, [sp, #0]
 8004f80:	b923      	cbnz	r3, 8004f8c <_dtoa_r+0x84>
 8004f82:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004f86:	2800      	cmp	r0, #0
 8004f88:	f000 8542 	beq.w	8005a10 <_dtoa_r+0xb08>
 8004f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f8e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800523c <_dtoa_r+0x334>
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f000 8544 	beq.w	8005a20 <_dtoa_r+0xb18>
 8004f98:	f10b 0303 	add.w	r3, fp, #3
 8004f9c:	f000 bd3e 	b.w	8005a1c <_dtoa_r+0xb14>
 8004fa0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	4630      	mov	r0, r6
 8004faa:	4639      	mov	r1, r7
 8004fac:	f7fb fd8c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fb0:	4681      	mov	r9, r0
 8004fb2:	b168      	cbz	r0, 8004fd0 <_dtoa_r+0xc8>
 8004fb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 8524 	beq.w	8005a0a <_dtoa_r+0xb02>
 8004fc2:	4b9a      	ldr	r3, [pc, #616]	; (800522c <_dtoa_r+0x324>)
 8004fc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004fc6:	f103 3bff 	add.w	fp, r3, #4294967295
 8004fca:	6013      	str	r3, [r2, #0]
 8004fcc:	f000 bd28 	b.w	8005a20 <_dtoa_r+0xb18>
 8004fd0:	aa14      	add	r2, sp, #80	; 0x50
 8004fd2:	a915      	add	r1, sp, #84	; 0x54
 8004fd4:	ec47 6b10 	vmov	d0, r6, r7
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f000 fffa 	bl	8005fd2 <__d2b>
 8004fde:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004fe2:	9004      	str	r0, [sp, #16]
 8004fe4:	2d00      	cmp	r5, #0
 8004fe6:	d07c      	beq.n	80050e2 <_dtoa_r+0x1da>
 8004fe8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004fec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004ff0:	46b2      	mov	sl, r6
 8004ff2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004ff6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004ffa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004ffe:	2200      	movs	r2, #0
 8005000:	4b8b      	ldr	r3, [pc, #556]	; (8005230 <_dtoa_r+0x328>)
 8005002:	4650      	mov	r0, sl
 8005004:	4659      	mov	r1, fp
 8005006:	f7fb f93f 	bl	8000288 <__aeabi_dsub>
 800500a:	a381      	add	r3, pc, #516	; (adr r3, 8005210 <_dtoa_r+0x308>)
 800500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005010:	f7fb faf2 	bl	80005f8 <__aeabi_dmul>
 8005014:	a380      	add	r3, pc, #512	; (adr r3, 8005218 <_dtoa_r+0x310>)
 8005016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501a:	f7fb f937 	bl	800028c <__adddf3>
 800501e:	4606      	mov	r6, r0
 8005020:	4628      	mov	r0, r5
 8005022:	460f      	mov	r7, r1
 8005024:	f7fb fa7e 	bl	8000524 <__aeabi_i2d>
 8005028:	a37d      	add	r3, pc, #500	; (adr r3, 8005220 <_dtoa_r+0x318>)
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	f7fb fae3 	bl	80005f8 <__aeabi_dmul>
 8005032:	4602      	mov	r2, r0
 8005034:	460b      	mov	r3, r1
 8005036:	4630      	mov	r0, r6
 8005038:	4639      	mov	r1, r7
 800503a:	f7fb f927 	bl	800028c <__adddf3>
 800503e:	4606      	mov	r6, r0
 8005040:	460f      	mov	r7, r1
 8005042:	f7fb fd89 	bl	8000b58 <__aeabi_d2iz>
 8005046:	2200      	movs	r2, #0
 8005048:	4682      	mov	sl, r0
 800504a:	2300      	movs	r3, #0
 800504c:	4630      	mov	r0, r6
 800504e:	4639      	mov	r1, r7
 8005050:	f7fb fd44 	bl	8000adc <__aeabi_dcmplt>
 8005054:	b148      	cbz	r0, 800506a <_dtoa_r+0x162>
 8005056:	4650      	mov	r0, sl
 8005058:	f7fb fa64 	bl	8000524 <__aeabi_i2d>
 800505c:	4632      	mov	r2, r6
 800505e:	463b      	mov	r3, r7
 8005060:	f7fb fd32 	bl	8000ac8 <__aeabi_dcmpeq>
 8005064:	b908      	cbnz	r0, 800506a <_dtoa_r+0x162>
 8005066:	f10a 3aff 	add.w	sl, sl, #4294967295
 800506a:	f1ba 0f16 	cmp.w	sl, #22
 800506e:	d859      	bhi.n	8005124 <_dtoa_r+0x21c>
 8005070:	4970      	ldr	r1, [pc, #448]	; (8005234 <_dtoa_r+0x32c>)
 8005072:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005076:	e9dd 2300 	ldrd	r2, r3, [sp]
 800507a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800507e:	f7fb fd4b 	bl	8000b18 <__aeabi_dcmpgt>
 8005082:	2800      	cmp	r0, #0
 8005084:	d050      	beq.n	8005128 <_dtoa_r+0x220>
 8005086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800508a:	2300      	movs	r3, #0
 800508c:	930f      	str	r3, [sp, #60]	; 0x3c
 800508e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005090:	1b5d      	subs	r5, r3, r5
 8005092:	f1b5 0801 	subs.w	r8, r5, #1
 8005096:	bf49      	itett	mi
 8005098:	f1c5 0301 	rsbmi	r3, r5, #1
 800509c:	2300      	movpl	r3, #0
 800509e:	9305      	strmi	r3, [sp, #20]
 80050a0:	f04f 0800 	movmi.w	r8, #0
 80050a4:	bf58      	it	pl
 80050a6:	9305      	strpl	r3, [sp, #20]
 80050a8:	f1ba 0f00 	cmp.w	sl, #0
 80050ac:	db3e      	blt.n	800512c <_dtoa_r+0x224>
 80050ae:	2300      	movs	r3, #0
 80050b0:	44d0      	add	r8, sl
 80050b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80050b6:	9307      	str	r3, [sp, #28]
 80050b8:	9b06      	ldr	r3, [sp, #24]
 80050ba:	2b09      	cmp	r3, #9
 80050bc:	f200 8090 	bhi.w	80051e0 <_dtoa_r+0x2d8>
 80050c0:	2b05      	cmp	r3, #5
 80050c2:	bfc4      	itt	gt
 80050c4:	3b04      	subgt	r3, #4
 80050c6:	9306      	strgt	r3, [sp, #24]
 80050c8:	9b06      	ldr	r3, [sp, #24]
 80050ca:	f1a3 0302 	sub.w	r3, r3, #2
 80050ce:	bfcc      	ite	gt
 80050d0:	2500      	movgt	r5, #0
 80050d2:	2501      	movle	r5, #1
 80050d4:	2b03      	cmp	r3, #3
 80050d6:	f200 808f 	bhi.w	80051f8 <_dtoa_r+0x2f0>
 80050da:	e8df f003 	tbb	[pc, r3]
 80050de:	7f7d      	.short	0x7f7d
 80050e0:	7131      	.short	0x7131
 80050e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80050e6:	441d      	add	r5, r3
 80050e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80050ec:	2820      	cmp	r0, #32
 80050ee:	dd13      	ble.n	8005118 <_dtoa_r+0x210>
 80050f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80050f4:	9b00      	ldr	r3, [sp, #0]
 80050f6:	fa08 f800 	lsl.w	r8, r8, r0
 80050fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80050fe:	fa23 f000 	lsr.w	r0, r3, r0
 8005102:	ea48 0000 	orr.w	r0, r8, r0
 8005106:	f7fb f9fd 	bl	8000504 <__aeabi_ui2d>
 800510a:	2301      	movs	r3, #1
 800510c:	4682      	mov	sl, r0
 800510e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005112:	3d01      	subs	r5, #1
 8005114:	9313      	str	r3, [sp, #76]	; 0x4c
 8005116:	e772      	b.n	8004ffe <_dtoa_r+0xf6>
 8005118:	9b00      	ldr	r3, [sp, #0]
 800511a:	f1c0 0020 	rsb	r0, r0, #32
 800511e:	fa03 f000 	lsl.w	r0, r3, r0
 8005122:	e7f0      	b.n	8005106 <_dtoa_r+0x1fe>
 8005124:	2301      	movs	r3, #1
 8005126:	e7b1      	b.n	800508c <_dtoa_r+0x184>
 8005128:	900f      	str	r0, [sp, #60]	; 0x3c
 800512a:	e7b0      	b.n	800508e <_dtoa_r+0x186>
 800512c:	9b05      	ldr	r3, [sp, #20]
 800512e:	eba3 030a 	sub.w	r3, r3, sl
 8005132:	9305      	str	r3, [sp, #20]
 8005134:	f1ca 0300 	rsb	r3, sl, #0
 8005138:	9307      	str	r3, [sp, #28]
 800513a:	2300      	movs	r3, #0
 800513c:	930e      	str	r3, [sp, #56]	; 0x38
 800513e:	e7bb      	b.n	80050b8 <_dtoa_r+0x1b0>
 8005140:	2301      	movs	r3, #1
 8005142:	930a      	str	r3, [sp, #40]	; 0x28
 8005144:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005146:	2b00      	cmp	r3, #0
 8005148:	dd59      	ble.n	80051fe <_dtoa_r+0x2f6>
 800514a:	9302      	str	r3, [sp, #8]
 800514c:	4699      	mov	r9, r3
 800514e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005150:	2200      	movs	r2, #0
 8005152:	6072      	str	r2, [r6, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	f102 0014 	add.w	r0, r2, #20
 800515a:	4298      	cmp	r0, r3
 800515c:	6871      	ldr	r1, [r6, #4]
 800515e:	d953      	bls.n	8005208 <_dtoa_r+0x300>
 8005160:	4620      	mov	r0, r4
 8005162:	f000 fcaa 	bl	8005aba <_Balloc>
 8005166:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005168:	6030      	str	r0, [r6, #0]
 800516a:	f1b9 0f0e 	cmp.w	r9, #14
 800516e:	f8d3 b000 	ldr.w	fp, [r3]
 8005172:	f200 80e6 	bhi.w	8005342 <_dtoa_r+0x43a>
 8005176:	2d00      	cmp	r5, #0
 8005178:	f000 80e3 	beq.w	8005342 <_dtoa_r+0x43a>
 800517c:	ed9d 7b00 	vldr	d7, [sp]
 8005180:	f1ba 0f00 	cmp.w	sl, #0
 8005184:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005188:	dd74      	ble.n	8005274 <_dtoa_r+0x36c>
 800518a:	4a2a      	ldr	r2, [pc, #168]	; (8005234 <_dtoa_r+0x32c>)
 800518c:	f00a 030f 	and.w	r3, sl, #15
 8005190:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005194:	ed93 7b00 	vldr	d7, [r3]
 8005198:	ea4f 162a 	mov.w	r6, sl, asr #4
 800519c:	06f0      	lsls	r0, r6, #27
 800519e:	ed8d 7b08 	vstr	d7, [sp, #32]
 80051a2:	d565      	bpl.n	8005270 <_dtoa_r+0x368>
 80051a4:	4b24      	ldr	r3, [pc, #144]	; (8005238 <_dtoa_r+0x330>)
 80051a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80051aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80051ae:	f7fb fb4d 	bl	800084c <__aeabi_ddiv>
 80051b2:	e9cd 0100 	strd	r0, r1, [sp]
 80051b6:	f006 060f 	and.w	r6, r6, #15
 80051ba:	2503      	movs	r5, #3
 80051bc:	4f1e      	ldr	r7, [pc, #120]	; (8005238 <_dtoa_r+0x330>)
 80051be:	e04c      	b.n	800525a <_dtoa_r+0x352>
 80051c0:	2301      	movs	r3, #1
 80051c2:	930a      	str	r3, [sp, #40]	; 0x28
 80051c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051c6:	4453      	add	r3, sl
 80051c8:	f103 0901 	add.w	r9, r3, #1
 80051cc:	9302      	str	r3, [sp, #8]
 80051ce:	464b      	mov	r3, r9
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	bfb8      	it	lt
 80051d4:	2301      	movlt	r3, #1
 80051d6:	e7ba      	b.n	800514e <_dtoa_r+0x246>
 80051d8:	2300      	movs	r3, #0
 80051da:	e7b2      	b.n	8005142 <_dtoa_r+0x23a>
 80051dc:	2300      	movs	r3, #0
 80051de:	e7f0      	b.n	80051c2 <_dtoa_r+0x2ba>
 80051e0:	2501      	movs	r5, #1
 80051e2:	2300      	movs	r3, #0
 80051e4:	9306      	str	r3, [sp, #24]
 80051e6:	950a      	str	r5, [sp, #40]	; 0x28
 80051e8:	f04f 33ff 	mov.w	r3, #4294967295
 80051ec:	9302      	str	r3, [sp, #8]
 80051ee:	4699      	mov	r9, r3
 80051f0:	2200      	movs	r2, #0
 80051f2:	2312      	movs	r3, #18
 80051f4:	920b      	str	r2, [sp, #44]	; 0x2c
 80051f6:	e7aa      	b.n	800514e <_dtoa_r+0x246>
 80051f8:	2301      	movs	r3, #1
 80051fa:	930a      	str	r3, [sp, #40]	; 0x28
 80051fc:	e7f4      	b.n	80051e8 <_dtoa_r+0x2e0>
 80051fe:	2301      	movs	r3, #1
 8005200:	9302      	str	r3, [sp, #8]
 8005202:	4699      	mov	r9, r3
 8005204:	461a      	mov	r2, r3
 8005206:	e7f5      	b.n	80051f4 <_dtoa_r+0x2ec>
 8005208:	3101      	adds	r1, #1
 800520a:	6071      	str	r1, [r6, #4]
 800520c:	0052      	lsls	r2, r2, #1
 800520e:	e7a2      	b.n	8005156 <_dtoa_r+0x24e>
 8005210:	636f4361 	.word	0x636f4361
 8005214:	3fd287a7 	.word	0x3fd287a7
 8005218:	8b60c8b3 	.word	0x8b60c8b3
 800521c:	3fc68a28 	.word	0x3fc68a28
 8005220:	509f79fb 	.word	0x509f79fb
 8005224:	3fd34413 	.word	0x3fd34413
 8005228:	7ff00000 	.word	0x7ff00000
 800522c:	080065d5 	.word	0x080065d5
 8005230:	3ff80000 	.word	0x3ff80000
 8005234:	08006630 	.word	0x08006630
 8005238:	08006608 	.word	0x08006608
 800523c:	08006601 	.word	0x08006601
 8005240:	07f1      	lsls	r1, r6, #31
 8005242:	d508      	bpl.n	8005256 <_dtoa_r+0x34e>
 8005244:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005248:	e9d7 2300 	ldrd	r2, r3, [r7]
 800524c:	f7fb f9d4 	bl	80005f8 <__aeabi_dmul>
 8005250:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005254:	3501      	adds	r5, #1
 8005256:	1076      	asrs	r6, r6, #1
 8005258:	3708      	adds	r7, #8
 800525a:	2e00      	cmp	r6, #0
 800525c:	d1f0      	bne.n	8005240 <_dtoa_r+0x338>
 800525e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005262:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005266:	f7fb faf1 	bl	800084c <__aeabi_ddiv>
 800526a:	e9cd 0100 	strd	r0, r1, [sp]
 800526e:	e01a      	b.n	80052a6 <_dtoa_r+0x39e>
 8005270:	2502      	movs	r5, #2
 8005272:	e7a3      	b.n	80051bc <_dtoa_r+0x2b4>
 8005274:	f000 80a0 	beq.w	80053b8 <_dtoa_r+0x4b0>
 8005278:	f1ca 0600 	rsb	r6, sl, #0
 800527c:	4b9f      	ldr	r3, [pc, #636]	; (80054fc <_dtoa_r+0x5f4>)
 800527e:	4fa0      	ldr	r7, [pc, #640]	; (8005500 <_dtoa_r+0x5f8>)
 8005280:	f006 020f 	and.w	r2, r6, #15
 8005284:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005290:	f7fb f9b2 	bl	80005f8 <__aeabi_dmul>
 8005294:	e9cd 0100 	strd	r0, r1, [sp]
 8005298:	1136      	asrs	r6, r6, #4
 800529a:	2300      	movs	r3, #0
 800529c:	2502      	movs	r5, #2
 800529e:	2e00      	cmp	r6, #0
 80052a0:	d17f      	bne.n	80053a2 <_dtoa_r+0x49a>
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e1      	bne.n	800526a <_dtoa_r+0x362>
 80052a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 8087 	beq.w	80053bc <_dtoa_r+0x4b4>
 80052ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80052b2:	2200      	movs	r2, #0
 80052b4:	4b93      	ldr	r3, [pc, #588]	; (8005504 <_dtoa_r+0x5fc>)
 80052b6:	4630      	mov	r0, r6
 80052b8:	4639      	mov	r1, r7
 80052ba:	f7fb fc0f 	bl	8000adc <__aeabi_dcmplt>
 80052be:	2800      	cmp	r0, #0
 80052c0:	d07c      	beq.n	80053bc <_dtoa_r+0x4b4>
 80052c2:	f1b9 0f00 	cmp.w	r9, #0
 80052c6:	d079      	beq.n	80053bc <_dtoa_r+0x4b4>
 80052c8:	9b02      	ldr	r3, [sp, #8]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	dd35      	ble.n	800533a <_dtoa_r+0x432>
 80052ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 80052d2:	9308      	str	r3, [sp, #32]
 80052d4:	4639      	mov	r1, r7
 80052d6:	2200      	movs	r2, #0
 80052d8:	4b8b      	ldr	r3, [pc, #556]	; (8005508 <_dtoa_r+0x600>)
 80052da:	4630      	mov	r0, r6
 80052dc:	f7fb f98c 	bl	80005f8 <__aeabi_dmul>
 80052e0:	e9cd 0100 	strd	r0, r1, [sp]
 80052e4:	9f02      	ldr	r7, [sp, #8]
 80052e6:	3501      	adds	r5, #1
 80052e8:	4628      	mov	r0, r5
 80052ea:	f7fb f91b 	bl	8000524 <__aeabi_i2d>
 80052ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80052f2:	f7fb f981 	bl	80005f8 <__aeabi_dmul>
 80052f6:	2200      	movs	r2, #0
 80052f8:	4b84      	ldr	r3, [pc, #528]	; (800550c <_dtoa_r+0x604>)
 80052fa:	f7fa ffc7 	bl	800028c <__adddf3>
 80052fe:	4605      	mov	r5, r0
 8005300:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005304:	2f00      	cmp	r7, #0
 8005306:	d15d      	bne.n	80053c4 <_dtoa_r+0x4bc>
 8005308:	2200      	movs	r2, #0
 800530a:	4b81      	ldr	r3, [pc, #516]	; (8005510 <_dtoa_r+0x608>)
 800530c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005310:	f7fa ffba 	bl	8000288 <__aeabi_dsub>
 8005314:	462a      	mov	r2, r5
 8005316:	4633      	mov	r3, r6
 8005318:	e9cd 0100 	strd	r0, r1, [sp]
 800531c:	f7fb fbfc 	bl	8000b18 <__aeabi_dcmpgt>
 8005320:	2800      	cmp	r0, #0
 8005322:	f040 8288 	bne.w	8005836 <_dtoa_r+0x92e>
 8005326:	462a      	mov	r2, r5
 8005328:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800532c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005330:	f7fb fbd4 	bl	8000adc <__aeabi_dcmplt>
 8005334:	2800      	cmp	r0, #0
 8005336:	f040 827c 	bne.w	8005832 <_dtoa_r+0x92a>
 800533a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800533e:	e9cd 2300 	strd	r2, r3, [sp]
 8005342:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005344:	2b00      	cmp	r3, #0
 8005346:	f2c0 8150 	blt.w	80055ea <_dtoa_r+0x6e2>
 800534a:	f1ba 0f0e 	cmp.w	sl, #14
 800534e:	f300 814c 	bgt.w	80055ea <_dtoa_r+0x6e2>
 8005352:	4b6a      	ldr	r3, [pc, #424]	; (80054fc <_dtoa_r+0x5f4>)
 8005354:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005358:	ed93 7b00 	vldr	d7, [r3]
 800535c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800535e:	2b00      	cmp	r3, #0
 8005360:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005364:	f280 80d8 	bge.w	8005518 <_dtoa_r+0x610>
 8005368:	f1b9 0f00 	cmp.w	r9, #0
 800536c:	f300 80d4 	bgt.w	8005518 <_dtoa_r+0x610>
 8005370:	f040 825e 	bne.w	8005830 <_dtoa_r+0x928>
 8005374:	2200      	movs	r2, #0
 8005376:	4b66      	ldr	r3, [pc, #408]	; (8005510 <_dtoa_r+0x608>)
 8005378:	ec51 0b17 	vmov	r0, r1, d7
 800537c:	f7fb f93c 	bl	80005f8 <__aeabi_dmul>
 8005380:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005384:	f7fb fbbe 	bl	8000b04 <__aeabi_dcmpge>
 8005388:	464f      	mov	r7, r9
 800538a:	464e      	mov	r6, r9
 800538c:	2800      	cmp	r0, #0
 800538e:	f040 8234 	bne.w	80057fa <_dtoa_r+0x8f2>
 8005392:	2331      	movs	r3, #49	; 0x31
 8005394:	f10b 0501 	add.w	r5, fp, #1
 8005398:	f88b 3000 	strb.w	r3, [fp]
 800539c:	f10a 0a01 	add.w	sl, sl, #1
 80053a0:	e22f      	b.n	8005802 <_dtoa_r+0x8fa>
 80053a2:	07f2      	lsls	r2, r6, #31
 80053a4:	d505      	bpl.n	80053b2 <_dtoa_r+0x4aa>
 80053a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053aa:	f7fb f925 	bl	80005f8 <__aeabi_dmul>
 80053ae:	3501      	adds	r5, #1
 80053b0:	2301      	movs	r3, #1
 80053b2:	1076      	asrs	r6, r6, #1
 80053b4:	3708      	adds	r7, #8
 80053b6:	e772      	b.n	800529e <_dtoa_r+0x396>
 80053b8:	2502      	movs	r5, #2
 80053ba:	e774      	b.n	80052a6 <_dtoa_r+0x39e>
 80053bc:	f8cd a020 	str.w	sl, [sp, #32]
 80053c0:	464f      	mov	r7, r9
 80053c2:	e791      	b.n	80052e8 <_dtoa_r+0x3e0>
 80053c4:	4b4d      	ldr	r3, [pc, #308]	; (80054fc <_dtoa_r+0x5f4>)
 80053c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053ca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80053ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d047      	beq.n	8005464 <_dtoa_r+0x55c>
 80053d4:	4602      	mov	r2, r0
 80053d6:	460b      	mov	r3, r1
 80053d8:	2000      	movs	r0, #0
 80053da:	494e      	ldr	r1, [pc, #312]	; (8005514 <_dtoa_r+0x60c>)
 80053dc:	f7fb fa36 	bl	800084c <__aeabi_ddiv>
 80053e0:	462a      	mov	r2, r5
 80053e2:	4633      	mov	r3, r6
 80053e4:	f7fa ff50 	bl	8000288 <__aeabi_dsub>
 80053e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80053ec:	465d      	mov	r5, fp
 80053ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053f2:	f7fb fbb1 	bl	8000b58 <__aeabi_d2iz>
 80053f6:	4606      	mov	r6, r0
 80053f8:	f7fb f894 	bl	8000524 <__aeabi_i2d>
 80053fc:	4602      	mov	r2, r0
 80053fe:	460b      	mov	r3, r1
 8005400:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005404:	f7fa ff40 	bl	8000288 <__aeabi_dsub>
 8005408:	3630      	adds	r6, #48	; 0x30
 800540a:	f805 6b01 	strb.w	r6, [r5], #1
 800540e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005412:	e9cd 0100 	strd	r0, r1, [sp]
 8005416:	f7fb fb61 	bl	8000adc <__aeabi_dcmplt>
 800541a:	2800      	cmp	r0, #0
 800541c:	d163      	bne.n	80054e6 <_dtoa_r+0x5de>
 800541e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005422:	2000      	movs	r0, #0
 8005424:	4937      	ldr	r1, [pc, #220]	; (8005504 <_dtoa_r+0x5fc>)
 8005426:	f7fa ff2f 	bl	8000288 <__aeabi_dsub>
 800542a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800542e:	f7fb fb55 	bl	8000adc <__aeabi_dcmplt>
 8005432:	2800      	cmp	r0, #0
 8005434:	f040 80b7 	bne.w	80055a6 <_dtoa_r+0x69e>
 8005438:	eba5 030b 	sub.w	r3, r5, fp
 800543c:	429f      	cmp	r7, r3
 800543e:	f77f af7c 	ble.w	800533a <_dtoa_r+0x432>
 8005442:	2200      	movs	r2, #0
 8005444:	4b30      	ldr	r3, [pc, #192]	; (8005508 <_dtoa_r+0x600>)
 8005446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800544a:	f7fb f8d5 	bl	80005f8 <__aeabi_dmul>
 800544e:	2200      	movs	r2, #0
 8005450:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005454:	4b2c      	ldr	r3, [pc, #176]	; (8005508 <_dtoa_r+0x600>)
 8005456:	e9dd 0100 	ldrd	r0, r1, [sp]
 800545a:	f7fb f8cd 	bl	80005f8 <__aeabi_dmul>
 800545e:	e9cd 0100 	strd	r0, r1, [sp]
 8005462:	e7c4      	b.n	80053ee <_dtoa_r+0x4e6>
 8005464:	462a      	mov	r2, r5
 8005466:	4633      	mov	r3, r6
 8005468:	f7fb f8c6 	bl	80005f8 <__aeabi_dmul>
 800546c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005470:	eb0b 0507 	add.w	r5, fp, r7
 8005474:	465e      	mov	r6, fp
 8005476:	e9dd 0100 	ldrd	r0, r1, [sp]
 800547a:	f7fb fb6d 	bl	8000b58 <__aeabi_d2iz>
 800547e:	4607      	mov	r7, r0
 8005480:	f7fb f850 	bl	8000524 <__aeabi_i2d>
 8005484:	3730      	adds	r7, #48	; 0x30
 8005486:	4602      	mov	r2, r0
 8005488:	460b      	mov	r3, r1
 800548a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800548e:	f7fa fefb 	bl	8000288 <__aeabi_dsub>
 8005492:	f806 7b01 	strb.w	r7, [r6], #1
 8005496:	42ae      	cmp	r6, r5
 8005498:	e9cd 0100 	strd	r0, r1, [sp]
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	d126      	bne.n	80054f0 <_dtoa_r+0x5e8>
 80054a2:	4b1c      	ldr	r3, [pc, #112]	; (8005514 <_dtoa_r+0x60c>)
 80054a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054a8:	f7fa fef0 	bl	800028c <__adddf3>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054b4:	f7fb fb30 	bl	8000b18 <__aeabi_dcmpgt>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d174      	bne.n	80055a6 <_dtoa_r+0x69e>
 80054bc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80054c0:	2000      	movs	r0, #0
 80054c2:	4914      	ldr	r1, [pc, #80]	; (8005514 <_dtoa_r+0x60c>)
 80054c4:	f7fa fee0 	bl	8000288 <__aeabi_dsub>
 80054c8:	4602      	mov	r2, r0
 80054ca:	460b      	mov	r3, r1
 80054cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054d0:	f7fb fb04 	bl	8000adc <__aeabi_dcmplt>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	f43f af30 	beq.w	800533a <_dtoa_r+0x432>
 80054da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80054de:	2b30      	cmp	r3, #48	; 0x30
 80054e0:	f105 32ff 	add.w	r2, r5, #4294967295
 80054e4:	d002      	beq.n	80054ec <_dtoa_r+0x5e4>
 80054e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80054ea:	e04a      	b.n	8005582 <_dtoa_r+0x67a>
 80054ec:	4615      	mov	r5, r2
 80054ee:	e7f4      	b.n	80054da <_dtoa_r+0x5d2>
 80054f0:	4b05      	ldr	r3, [pc, #20]	; (8005508 <_dtoa_r+0x600>)
 80054f2:	f7fb f881 	bl	80005f8 <__aeabi_dmul>
 80054f6:	e9cd 0100 	strd	r0, r1, [sp]
 80054fa:	e7bc      	b.n	8005476 <_dtoa_r+0x56e>
 80054fc:	08006630 	.word	0x08006630
 8005500:	08006608 	.word	0x08006608
 8005504:	3ff00000 	.word	0x3ff00000
 8005508:	40240000 	.word	0x40240000
 800550c:	401c0000 	.word	0x401c0000
 8005510:	40140000 	.word	0x40140000
 8005514:	3fe00000 	.word	0x3fe00000
 8005518:	e9dd 6700 	ldrd	r6, r7, [sp]
 800551c:	465d      	mov	r5, fp
 800551e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005522:	4630      	mov	r0, r6
 8005524:	4639      	mov	r1, r7
 8005526:	f7fb f991 	bl	800084c <__aeabi_ddiv>
 800552a:	f7fb fb15 	bl	8000b58 <__aeabi_d2iz>
 800552e:	4680      	mov	r8, r0
 8005530:	f7fa fff8 	bl	8000524 <__aeabi_i2d>
 8005534:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005538:	f7fb f85e 	bl	80005f8 <__aeabi_dmul>
 800553c:	4602      	mov	r2, r0
 800553e:	460b      	mov	r3, r1
 8005540:	4630      	mov	r0, r6
 8005542:	4639      	mov	r1, r7
 8005544:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005548:	f7fa fe9e 	bl	8000288 <__aeabi_dsub>
 800554c:	f805 6b01 	strb.w	r6, [r5], #1
 8005550:	eba5 060b 	sub.w	r6, r5, fp
 8005554:	45b1      	cmp	r9, r6
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	d139      	bne.n	80055d0 <_dtoa_r+0x6c8>
 800555c:	f7fa fe96 	bl	800028c <__adddf3>
 8005560:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005564:	4606      	mov	r6, r0
 8005566:	460f      	mov	r7, r1
 8005568:	f7fb fad6 	bl	8000b18 <__aeabi_dcmpgt>
 800556c:	b9c8      	cbnz	r0, 80055a2 <_dtoa_r+0x69a>
 800556e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005572:	4630      	mov	r0, r6
 8005574:	4639      	mov	r1, r7
 8005576:	f7fb faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800557a:	b110      	cbz	r0, 8005582 <_dtoa_r+0x67a>
 800557c:	f018 0f01 	tst.w	r8, #1
 8005580:	d10f      	bne.n	80055a2 <_dtoa_r+0x69a>
 8005582:	9904      	ldr	r1, [sp, #16]
 8005584:	4620      	mov	r0, r4
 8005586:	f000 facc 	bl	8005b22 <_Bfree>
 800558a:	2300      	movs	r3, #0
 800558c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800558e:	702b      	strb	r3, [r5, #0]
 8005590:	f10a 0301 	add.w	r3, sl, #1
 8005594:	6013      	str	r3, [r2, #0]
 8005596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005598:	2b00      	cmp	r3, #0
 800559a:	f000 8241 	beq.w	8005a20 <_dtoa_r+0xb18>
 800559e:	601d      	str	r5, [r3, #0]
 80055a0:	e23e      	b.n	8005a20 <_dtoa_r+0xb18>
 80055a2:	f8cd a020 	str.w	sl, [sp, #32]
 80055a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80055aa:	2a39      	cmp	r2, #57	; 0x39
 80055ac:	f105 33ff 	add.w	r3, r5, #4294967295
 80055b0:	d108      	bne.n	80055c4 <_dtoa_r+0x6bc>
 80055b2:	459b      	cmp	fp, r3
 80055b4:	d10a      	bne.n	80055cc <_dtoa_r+0x6c4>
 80055b6:	9b08      	ldr	r3, [sp, #32]
 80055b8:	3301      	adds	r3, #1
 80055ba:	9308      	str	r3, [sp, #32]
 80055bc:	2330      	movs	r3, #48	; 0x30
 80055be:	f88b 3000 	strb.w	r3, [fp]
 80055c2:	465b      	mov	r3, fp
 80055c4:	781a      	ldrb	r2, [r3, #0]
 80055c6:	3201      	adds	r2, #1
 80055c8:	701a      	strb	r2, [r3, #0]
 80055ca:	e78c      	b.n	80054e6 <_dtoa_r+0x5de>
 80055cc:	461d      	mov	r5, r3
 80055ce:	e7ea      	b.n	80055a6 <_dtoa_r+0x69e>
 80055d0:	2200      	movs	r2, #0
 80055d2:	4b9b      	ldr	r3, [pc, #620]	; (8005840 <_dtoa_r+0x938>)
 80055d4:	f7fb f810 	bl	80005f8 <__aeabi_dmul>
 80055d8:	2200      	movs	r2, #0
 80055da:	2300      	movs	r3, #0
 80055dc:	4606      	mov	r6, r0
 80055de:	460f      	mov	r7, r1
 80055e0:	f7fb fa72 	bl	8000ac8 <__aeabi_dcmpeq>
 80055e4:	2800      	cmp	r0, #0
 80055e6:	d09a      	beq.n	800551e <_dtoa_r+0x616>
 80055e8:	e7cb      	b.n	8005582 <_dtoa_r+0x67a>
 80055ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055ec:	2a00      	cmp	r2, #0
 80055ee:	f000 808b 	beq.w	8005708 <_dtoa_r+0x800>
 80055f2:	9a06      	ldr	r2, [sp, #24]
 80055f4:	2a01      	cmp	r2, #1
 80055f6:	dc6e      	bgt.n	80056d6 <_dtoa_r+0x7ce>
 80055f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80055fa:	2a00      	cmp	r2, #0
 80055fc:	d067      	beq.n	80056ce <_dtoa_r+0x7c6>
 80055fe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005602:	9f07      	ldr	r7, [sp, #28]
 8005604:	9d05      	ldr	r5, [sp, #20]
 8005606:	9a05      	ldr	r2, [sp, #20]
 8005608:	2101      	movs	r1, #1
 800560a:	441a      	add	r2, r3
 800560c:	4620      	mov	r0, r4
 800560e:	9205      	str	r2, [sp, #20]
 8005610:	4498      	add	r8, r3
 8005612:	f000 fb26 	bl	8005c62 <__i2b>
 8005616:	4606      	mov	r6, r0
 8005618:	2d00      	cmp	r5, #0
 800561a:	dd0c      	ble.n	8005636 <_dtoa_r+0x72e>
 800561c:	f1b8 0f00 	cmp.w	r8, #0
 8005620:	dd09      	ble.n	8005636 <_dtoa_r+0x72e>
 8005622:	4545      	cmp	r5, r8
 8005624:	9a05      	ldr	r2, [sp, #20]
 8005626:	462b      	mov	r3, r5
 8005628:	bfa8      	it	ge
 800562a:	4643      	movge	r3, r8
 800562c:	1ad2      	subs	r2, r2, r3
 800562e:	9205      	str	r2, [sp, #20]
 8005630:	1aed      	subs	r5, r5, r3
 8005632:	eba8 0803 	sub.w	r8, r8, r3
 8005636:	9b07      	ldr	r3, [sp, #28]
 8005638:	b1eb      	cbz	r3, 8005676 <_dtoa_r+0x76e>
 800563a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800563c:	2b00      	cmp	r3, #0
 800563e:	d067      	beq.n	8005710 <_dtoa_r+0x808>
 8005640:	b18f      	cbz	r7, 8005666 <_dtoa_r+0x75e>
 8005642:	4631      	mov	r1, r6
 8005644:	463a      	mov	r2, r7
 8005646:	4620      	mov	r0, r4
 8005648:	f000 fbaa 	bl	8005da0 <__pow5mult>
 800564c:	9a04      	ldr	r2, [sp, #16]
 800564e:	4601      	mov	r1, r0
 8005650:	4606      	mov	r6, r0
 8005652:	4620      	mov	r0, r4
 8005654:	f000 fb0e 	bl	8005c74 <__multiply>
 8005658:	9904      	ldr	r1, [sp, #16]
 800565a:	9008      	str	r0, [sp, #32]
 800565c:	4620      	mov	r0, r4
 800565e:	f000 fa60 	bl	8005b22 <_Bfree>
 8005662:	9b08      	ldr	r3, [sp, #32]
 8005664:	9304      	str	r3, [sp, #16]
 8005666:	9b07      	ldr	r3, [sp, #28]
 8005668:	1bda      	subs	r2, r3, r7
 800566a:	d004      	beq.n	8005676 <_dtoa_r+0x76e>
 800566c:	9904      	ldr	r1, [sp, #16]
 800566e:	4620      	mov	r0, r4
 8005670:	f000 fb96 	bl	8005da0 <__pow5mult>
 8005674:	9004      	str	r0, [sp, #16]
 8005676:	2101      	movs	r1, #1
 8005678:	4620      	mov	r0, r4
 800567a:	f000 faf2 	bl	8005c62 <__i2b>
 800567e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005680:	4607      	mov	r7, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	f000 81d0 	beq.w	8005a28 <_dtoa_r+0xb20>
 8005688:	461a      	mov	r2, r3
 800568a:	4601      	mov	r1, r0
 800568c:	4620      	mov	r0, r4
 800568e:	f000 fb87 	bl	8005da0 <__pow5mult>
 8005692:	9b06      	ldr	r3, [sp, #24]
 8005694:	2b01      	cmp	r3, #1
 8005696:	4607      	mov	r7, r0
 8005698:	dc40      	bgt.n	800571c <_dtoa_r+0x814>
 800569a:	9b00      	ldr	r3, [sp, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d139      	bne.n	8005714 <_dtoa_r+0x80c>
 80056a0:	9b01      	ldr	r3, [sp, #4]
 80056a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d136      	bne.n	8005718 <_dtoa_r+0x810>
 80056aa:	9b01      	ldr	r3, [sp, #4]
 80056ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056b0:	0d1b      	lsrs	r3, r3, #20
 80056b2:	051b      	lsls	r3, r3, #20
 80056b4:	b12b      	cbz	r3, 80056c2 <_dtoa_r+0x7ba>
 80056b6:	9b05      	ldr	r3, [sp, #20]
 80056b8:	3301      	adds	r3, #1
 80056ba:	9305      	str	r3, [sp, #20]
 80056bc:	f108 0801 	add.w	r8, r8, #1
 80056c0:	2301      	movs	r3, #1
 80056c2:	9307      	str	r3, [sp, #28]
 80056c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d12a      	bne.n	8005720 <_dtoa_r+0x818>
 80056ca:	2001      	movs	r0, #1
 80056cc:	e030      	b.n	8005730 <_dtoa_r+0x828>
 80056ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80056d0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80056d4:	e795      	b.n	8005602 <_dtoa_r+0x6fa>
 80056d6:	9b07      	ldr	r3, [sp, #28]
 80056d8:	f109 37ff 	add.w	r7, r9, #4294967295
 80056dc:	42bb      	cmp	r3, r7
 80056de:	bfbf      	itttt	lt
 80056e0:	9b07      	ldrlt	r3, [sp, #28]
 80056e2:	9707      	strlt	r7, [sp, #28]
 80056e4:	1afa      	sublt	r2, r7, r3
 80056e6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80056e8:	bfbb      	ittet	lt
 80056ea:	189b      	addlt	r3, r3, r2
 80056ec:	930e      	strlt	r3, [sp, #56]	; 0x38
 80056ee:	1bdf      	subge	r7, r3, r7
 80056f0:	2700      	movlt	r7, #0
 80056f2:	f1b9 0f00 	cmp.w	r9, #0
 80056f6:	bfb5      	itete	lt
 80056f8:	9b05      	ldrlt	r3, [sp, #20]
 80056fa:	9d05      	ldrge	r5, [sp, #20]
 80056fc:	eba3 0509 	sublt.w	r5, r3, r9
 8005700:	464b      	movge	r3, r9
 8005702:	bfb8      	it	lt
 8005704:	2300      	movlt	r3, #0
 8005706:	e77e      	b.n	8005606 <_dtoa_r+0x6fe>
 8005708:	9f07      	ldr	r7, [sp, #28]
 800570a:	9d05      	ldr	r5, [sp, #20]
 800570c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800570e:	e783      	b.n	8005618 <_dtoa_r+0x710>
 8005710:	9a07      	ldr	r2, [sp, #28]
 8005712:	e7ab      	b.n	800566c <_dtoa_r+0x764>
 8005714:	2300      	movs	r3, #0
 8005716:	e7d4      	b.n	80056c2 <_dtoa_r+0x7ba>
 8005718:	9b00      	ldr	r3, [sp, #0]
 800571a:	e7d2      	b.n	80056c2 <_dtoa_r+0x7ba>
 800571c:	2300      	movs	r3, #0
 800571e:	9307      	str	r3, [sp, #28]
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005726:	6918      	ldr	r0, [r3, #16]
 8005728:	f000 fa4d 	bl	8005bc6 <__hi0bits>
 800572c:	f1c0 0020 	rsb	r0, r0, #32
 8005730:	4440      	add	r0, r8
 8005732:	f010 001f 	ands.w	r0, r0, #31
 8005736:	d047      	beq.n	80057c8 <_dtoa_r+0x8c0>
 8005738:	f1c0 0320 	rsb	r3, r0, #32
 800573c:	2b04      	cmp	r3, #4
 800573e:	dd3b      	ble.n	80057b8 <_dtoa_r+0x8b0>
 8005740:	9b05      	ldr	r3, [sp, #20]
 8005742:	f1c0 001c 	rsb	r0, r0, #28
 8005746:	4403      	add	r3, r0
 8005748:	9305      	str	r3, [sp, #20]
 800574a:	4405      	add	r5, r0
 800574c:	4480      	add	r8, r0
 800574e:	9b05      	ldr	r3, [sp, #20]
 8005750:	2b00      	cmp	r3, #0
 8005752:	dd05      	ble.n	8005760 <_dtoa_r+0x858>
 8005754:	461a      	mov	r2, r3
 8005756:	9904      	ldr	r1, [sp, #16]
 8005758:	4620      	mov	r0, r4
 800575a:	f000 fb6f 	bl	8005e3c <__lshift>
 800575e:	9004      	str	r0, [sp, #16]
 8005760:	f1b8 0f00 	cmp.w	r8, #0
 8005764:	dd05      	ble.n	8005772 <_dtoa_r+0x86a>
 8005766:	4639      	mov	r1, r7
 8005768:	4642      	mov	r2, r8
 800576a:	4620      	mov	r0, r4
 800576c:	f000 fb66 	bl	8005e3c <__lshift>
 8005770:	4607      	mov	r7, r0
 8005772:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005774:	b353      	cbz	r3, 80057cc <_dtoa_r+0x8c4>
 8005776:	4639      	mov	r1, r7
 8005778:	9804      	ldr	r0, [sp, #16]
 800577a:	f000 fbb3 	bl	8005ee4 <__mcmp>
 800577e:	2800      	cmp	r0, #0
 8005780:	da24      	bge.n	80057cc <_dtoa_r+0x8c4>
 8005782:	2300      	movs	r3, #0
 8005784:	220a      	movs	r2, #10
 8005786:	9904      	ldr	r1, [sp, #16]
 8005788:	4620      	mov	r0, r4
 800578a:	f000 f9e1 	bl	8005b50 <__multadd>
 800578e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005790:	9004      	str	r0, [sp, #16]
 8005792:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005796:	2b00      	cmp	r3, #0
 8005798:	f000 814d 	beq.w	8005a36 <_dtoa_r+0xb2e>
 800579c:	2300      	movs	r3, #0
 800579e:	4631      	mov	r1, r6
 80057a0:	220a      	movs	r2, #10
 80057a2:	4620      	mov	r0, r4
 80057a4:	f000 f9d4 	bl	8005b50 <__multadd>
 80057a8:	9b02      	ldr	r3, [sp, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	4606      	mov	r6, r0
 80057ae:	dc4f      	bgt.n	8005850 <_dtoa_r+0x948>
 80057b0:	9b06      	ldr	r3, [sp, #24]
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	dd4c      	ble.n	8005850 <_dtoa_r+0x948>
 80057b6:	e011      	b.n	80057dc <_dtoa_r+0x8d4>
 80057b8:	d0c9      	beq.n	800574e <_dtoa_r+0x846>
 80057ba:	9a05      	ldr	r2, [sp, #20]
 80057bc:	331c      	adds	r3, #28
 80057be:	441a      	add	r2, r3
 80057c0:	9205      	str	r2, [sp, #20]
 80057c2:	441d      	add	r5, r3
 80057c4:	4498      	add	r8, r3
 80057c6:	e7c2      	b.n	800574e <_dtoa_r+0x846>
 80057c8:	4603      	mov	r3, r0
 80057ca:	e7f6      	b.n	80057ba <_dtoa_r+0x8b2>
 80057cc:	f1b9 0f00 	cmp.w	r9, #0
 80057d0:	dc38      	bgt.n	8005844 <_dtoa_r+0x93c>
 80057d2:	9b06      	ldr	r3, [sp, #24]
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	dd35      	ble.n	8005844 <_dtoa_r+0x93c>
 80057d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80057dc:	9b02      	ldr	r3, [sp, #8]
 80057de:	b963      	cbnz	r3, 80057fa <_dtoa_r+0x8f2>
 80057e0:	4639      	mov	r1, r7
 80057e2:	2205      	movs	r2, #5
 80057e4:	4620      	mov	r0, r4
 80057e6:	f000 f9b3 	bl	8005b50 <__multadd>
 80057ea:	4601      	mov	r1, r0
 80057ec:	4607      	mov	r7, r0
 80057ee:	9804      	ldr	r0, [sp, #16]
 80057f0:	f000 fb78 	bl	8005ee4 <__mcmp>
 80057f4:	2800      	cmp	r0, #0
 80057f6:	f73f adcc 	bgt.w	8005392 <_dtoa_r+0x48a>
 80057fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057fc:	465d      	mov	r5, fp
 80057fe:	ea6f 0a03 	mvn.w	sl, r3
 8005802:	f04f 0900 	mov.w	r9, #0
 8005806:	4639      	mov	r1, r7
 8005808:	4620      	mov	r0, r4
 800580a:	f000 f98a 	bl	8005b22 <_Bfree>
 800580e:	2e00      	cmp	r6, #0
 8005810:	f43f aeb7 	beq.w	8005582 <_dtoa_r+0x67a>
 8005814:	f1b9 0f00 	cmp.w	r9, #0
 8005818:	d005      	beq.n	8005826 <_dtoa_r+0x91e>
 800581a:	45b1      	cmp	r9, r6
 800581c:	d003      	beq.n	8005826 <_dtoa_r+0x91e>
 800581e:	4649      	mov	r1, r9
 8005820:	4620      	mov	r0, r4
 8005822:	f000 f97e 	bl	8005b22 <_Bfree>
 8005826:	4631      	mov	r1, r6
 8005828:	4620      	mov	r0, r4
 800582a:	f000 f97a 	bl	8005b22 <_Bfree>
 800582e:	e6a8      	b.n	8005582 <_dtoa_r+0x67a>
 8005830:	2700      	movs	r7, #0
 8005832:	463e      	mov	r6, r7
 8005834:	e7e1      	b.n	80057fa <_dtoa_r+0x8f2>
 8005836:	f8dd a020 	ldr.w	sl, [sp, #32]
 800583a:	463e      	mov	r6, r7
 800583c:	e5a9      	b.n	8005392 <_dtoa_r+0x48a>
 800583e:	bf00      	nop
 8005840:	40240000 	.word	0x40240000
 8005844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005846:	f8cd 9008 	str.w	r9, [sp, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 80fa 	beq.w	8005a44 <_dtoa_r+0xb3c>
 8005850:	2d00      	cmp	r5, #0
 8005852:	dd05      	ble.n	8005860 <_dtoa_r+0x958>
 8005854:	4631      	mov	r1, r6
 8005856:	462a      	mov	r2, r5
 8005858:	4620      	mov	r0, r4
 800585a:	f000 faef 	bl	8005e3c <__lshift>
 800585e:	4606      	mov	r6, r0
 8005860:	9b07      	ldr	r3, [sp, #28]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d04c      	beq.n	8005900 <_dtoa_r+0x9f8>
 8005866:	6871      	ldr	r1, [r6, #4]
 8005868:	4620      	mov	r0, r4
 800586a:	f000 f926 	bl	8005aba <_Balloc>
 800586e:	6932      	ldr	r2, [r6, #16]
 8005870:	3202      	adds	r2, #2
 8005872:	4605      	mov	r5, r0
 8005874:	0092      	lsls	r2, r2, #2
 8005876:	f106 010c 	add.w	r1, r6, #12
 800587a:	300c      	adds	r0, #12
 800587c:	f000 f912 	bl	8005aa4 <memcpy>
 8005880:	2201      	movs	r2, #1
 8005882:	4629      	mov	r1, r5
 8005884:	4620      	mov	r0, r4
 8005886:	f000 fad9 	bl	8005e3c <__lshift>
 800588a:	9b00      	ldr	r3, [sp, #0]
 800588c:	f8cd b014 	str.w	fp, [sp, #20]
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	46b1      	mov	r9, r6
 8005896:	9307      	str	r3, [sp, #28]
 8005898:	4606      	mov	r6, r0
 800589a:	4639      	mov	r1, r7
 800589c:	9804      	ldr	r0, [sp, #16]
 800589e:	f7ff faa5 	bl	8004dec <quorem>
 80058a2:	4649      	mov	r1, r9
 80058a4:	4605      	mov	r5, r0
 80058a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80058aa:	9804      	ldr	r0, [sp, #16]
 80058ac:	f000 fb1a 	bl	8005ee4 <__mcmp>
 80058b0:	4632      	mov	r2, r6
 80058b2:	9000      	str	r0, [sp, #0]
 80058b4:	4639      	mov	r1, r7
 80058b6:	4620      	mov	r0, r4
 80058b8:	f000 fb2e 	bl	8005f18 <__mdiff>
 80058bc:	68c3      	ldr	r3, [r0, #12]
 80058be:	4602      	mov	r2, r0
 80058c0:	bb03      	cbnz	r3, 8005904 <_dtoa_r+0x9fc>
 80058c2:	4601      	mov	r1, r0
 80058c4:	9008      	str	r0, [sp, #32]
 80058c6:	9804      	ldr	r0, [sp, #16]
 80058c8:	f000 fb0c 	bl	8005ee4 <__mcmp>
 80058cc:	9a08      	ldr	r2, [sp, #32]
 80058ce:	4603      	mov	r3, r0
 80058d0:	4611      	mov	r1, r2
 80058d2:	4620      	mov	r0, r4
 80058d4:	9308      	str	r3, [sp, #32]
 80058d6:	f000 f924 	bl	8005b22 <_Bfree>
 80058da:	9b08      	ldr	r3, [sp, #32]
 80058dc:	b9a3      	cbnz	r3, 8005908 <_dtoa_r+0xa00>
 80058de:	9a06      	ldr	r2, [sp, #24]
 80058e0:	b992      	cbnz	r2, 8005908 <_dtoa_r+0xa00>
 80058e2:	9a07      	ldr	r2, [sp, #28]
 80058e4:	b982      	cbnz	r2, 8005908 <_dtoa_r+0xa00>
 80058e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80058ea:	d029      	beq.n	8005940 <_dtoa_r+0xa38>
 80058ec:	9b00      	ldr	r3, [sp, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	dd01      	ble.n	80058f6 <_dtoa_r+0x9ee>
 80058f2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80058f6:	9b05      	ldr	r3, [sp, #20]
 80058f8:	1c5d      	adds	r5, r3, #1
 80058fa:	f883 8000 	strb.w	r8, [r3]
 80058fe:	e782      	b.n	8005806 <_dtoa_r+0x8fe>
 8005900:	4630      	mov	r0, r6
 8005902:	e7c2      	b.n	800588a <_dtoa_r+0x982>
 8005904:	2301      	movs	r3, #1
 8005906:	e7e3      	b.n	80058d0 <_dtoa_r+0x9c8>
 8005908:	9a00      	ldr	r2, [sp, #0]
 800590a:	2a00      	cmp	r2, #0
 800590c:	db04      	blt.n	8005918 <_dtoa_r+0xa10>
 800590e:	d125      	bne.n	800595c <_dtoa_r+0xa54>
 8005910:	9a06      	ldr	r2, [sp, #24]
 8005912:	bb1a      	cbnz	r2, 800595c <_dtoa_r+0xa54>
 8005914:	9a07      	ldr	r2, [sp, #28]
 8005916:	bb0a      	cbnz	r2, 800595c <_dtoa_r+0xa54>
 8005918:	2b00      	cmp	r3, #0
 800591a:	ddec      	ble.n	80058f6 <_dtoa_r+0x9ee>
 800591c:	2201      	movs	r2, #1
 800591e:	9904      	ldr	r1, [sp, #16]
 8005920:	4620      	mov	r0, r4
 8005922:	f000 fa8b 	bl	8005e3c <__lshift>
 8005926:	4639      	mov	r1, r7
 8005928:	9004      	str	r0, [sp, #16]
 800592a:	f000 fadb 	bl	8005ee4 <__mcmp>
 800592e:	2800      	cmp	r0, #0
 8005930:	dc03      	bgt.n	800593a <_dtoa_r+0xa32>
 8005932:	d1e0      	bne.n	80058f6 <_dtoa_r+0x9ee>
 8005934:	f018 0f01 	tst.w	r8, #1
 8005938:	d0dd      	beq.n	80058f6 <_dtoa_r+0x9ee>
 800593a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800593e:	d1d8      	bne.n	80058f2 <_dtoa_r+0x9ea>
 8005940:	9b05      	ldr	r3, [sp, #20]
 8005942:	9a05      	ldr	r2, [sp, #20]
 8005944:	1c5d      	adds	r5, r3, #1
 8005946:	2339      	movs	r3, #57	; 0x39
 8005948:	7013      	strb	r3, [r2, #0]
 800594a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800594e:	2b39      	cmp	r3, #57	; 0x39
 8005950:	f105 32ff 	add.w	r2, r5, #4294967295
 8005954:	d04f      	beq.n	80059f6 <_dtoa_r+0xaee>
 8005956:	3301      	adds	r3, #1
 8005958:	7013      	strb	r3, [r2, #0]
 800595a:	e754      	b.n	8005806 <_dtoa_r+0x8fe>
 800595c:	9a05      	ldr	r2, [sp, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	f102 0501 	add.w	r5, r2, #1
 8005964:	dd06      	ble.n	8005974 <_dtoa_r+0xa6c>
 8005966:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800596a:	d0e9      	beq.n	8005940 <_dtoa_r+0xa38>
 800596c:	f108 0801 	add.w	r8, r8, #1
 8005970:	9b05      	ldr	r3, [sp, #20]
 8005972:	e7c2      	b.n	80058fa <_dtoa_r+0x9f2>
 8005974:	9a02      	ldr	r2, [sp, #8]
 8005976:	f805 8c01 	strb.w	r8, [r5, #-1]
 800597a:	eba5 030b 	sub.w	r3, r5, fp
 800597e:	4293      	cmp	r3, r2
 8005980:	d021      	beq.n	80059c6 <_dtoa_r+0xabe>
 8005982:	2300      	movs	r3, #0
 8005984:	220a      	movs	r2, #10
 8005986:	9904      	ldr	r1, [sp, #16]
 8005988:	4620      	mov	r0, r4
 800598a:	f000 f8e1 	bl	8005b50 <__multadd>
 800598e:	45b1      	cmp	r9, r6
 8005990:	9004      	str	r0, [sp, #16]
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	f04f 020a 	mov.w	r2, #10
 800599a:	4649      	mov	r1, r9
 800599c:	4620      	mov	r0, r4
 800599e:	d105      	bne.n	80059ac <_dtoa_r+0xaa4>
 80059a0:	f000 f8d6 	bl	8005b50 <__multadd>
 80059a4:	4681      	mov	r9, r0
 80059a6:	4606      	mov	r6, r0
 80059a8:	9505      	str	r5, [sp, #20]
 80059aa:	e776      	b.n	800589a <_dtoa_r+0x992>
 80059ac:	f000 f8d0 	bl	8005b50 <__multadd>
 80059b0:	4631      	mov	r1, r6
 80059b2:	4681      	mov	r9, r0
 80059b4:	2300      	movs	r3, #0
 80059b6:	220a      	movs	r2, #10
 80059b8:	4620      	mov	r0, r4
 80059ba:	f000 f8c9 	bl	8005b50 <__multadd>
 80059be:	4606      	mov	r6, r0
 80059c0:	e7f2      	b.n	80059a8 <_dtoa_r+0xaa0>
 80059c2:	f04f 0900 	mov.w	r9, #0
 80059c6:	2201      	movs	r2, #1
 80059c8:	9904      	ldr	r1, [sp, #16]
 80059ca:	4620      	mov	r0, r4
 80059cc:	f000 fa36 	bl	8005e3c <__lshift>
 80059d0:	4639      	mov	r1, r7
 80059d2:	9004      	str	r0, [sp, #16]
 80059d4:	f000 fa86 	bl	8005ee4 <__mcmp>
 80059d8:	2800      	cmp	r0, #0
 80059da:	dcb6      	bgt.n	800594a <_dtoa_r+0xa42>
 80059dc:	d102      	bne.n	80059e4 <_dtoa_r+0xadc>
 80059de:	f018 0f01 	tst.w	r8, #1
 80059e2:	d1b2      	bne.n	800594a <_dtoa_r+0xa42>
 80059e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80059e8:	2b30      	cmp	r3, #48	; 0x30
 80059ea:	f105 32ff 	add.w	r2, r5, #4294967295
 80059ee:	f47f af0a 	bne.w	8005806 <_dtoa_r+0x8fe>
 80059f2:	4615      	mov	r5, r2
 80059f4:	e7f6      	b.n	80059e4 <_dtoa_r+0xadc>
 80059f6:	4593      	cmp	fp, r2
 80059f8:	d105      	bne.n	8005a06 <_dtoa_r+0xafe>
 80059fa:	2331      	movs	r3, #49	; 0x31
 80059fc:	f10a 0a01 	add.w	sl, sl, #1
 8005a00:	f88b 3000 	strb.w	r3, [fp]
 8005a04:	e6ff      	b.n	8005806 <_dtoa_r+0x8fe>
 8005a06:	4615      	mov	r5, r2
 8005a08:	e79f      	b.n	800594a <_dtoa_r+0xa42>
 8005a0a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005a70 <_dtoa_r+0xb68>
 8005a0e:	e007      	b.n	8005a20 <_dtoa_r+0xb18>
 8005a10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a12:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005a74 <_dtoa_r+0xb6c>
 8005a16:	b11b      	cbz	r3, 8005a20 <_dtoa_r+0xb18>
 8005a18:	f10b 0308 	add.w	r3, fp, #8
 8005a1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	4658      	mov	r0, fp
 8005a22:	b017      	add	sp, #92	; 0x5c
 8005a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a28:	9b06      	ldr	r3, [sp, #24]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	f77f ae35 	ble.w	800569a <_dtoa_r+0x792>
 8005a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a32:	9307      	str	r3, [sp, #28]
 8005a34:	e649      	b.n	80056ca <_dtoa_r+0x7c2>
 8005a36:	9b02      	ldr	r3, [sp, #8]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	dc03      	bgt.n	8005a44 <_dtoa_r+0xb3c>
 8005a3c:	9b06      	ldr	r3, [sp, #24]
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	f73f aecc 	bgt.w	80057dc <_dtoa_r+0x8d4>
 8005a44:	465d      	mov	r5, fp
 8005a46:	4639      	mov	r1, r7
 8005a48:	9804      	ldr	r0, [sp, #16]
 8005a4a:	f7ff f9cf 	bl	8004dec <quorem>
 8005a4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005a52:	f805 8b01 	strb.w	r8, [r5], #1
 8005a56:	9a02      	ldr	r2, [sp, #8]
 8005a58:	eba5 030b 	sub.w	r3, r5, fp
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	ddb0      	ble.n	80059c2 <_dtoa_r+0xaba>
 8005a60:	2300      	movs	r3, #0
 8005a62:	220a      	movs	r2, #10
 8005a64:	9904      	ldr	r1, [sp, #16]
 8005a66:	4620      	mov	r0, r4
 8005a68:	f000 f872 	bl	8005b50 <__multadd>
 8005a6c:	9004      	str	r0, [sp, #16]
 8005a6e:	e7ea      	b.n	8005a46 <_dtoa_r+0xb3e>
 8005a70:	080065d4 	.word	0x080065d4
 8005a74:	080065f8 	.word	0x080065f8

08005a78 <_localeconv_r>:
 8005a78:	4b04      	ldr	r3, [pc, #16]	; (8005a8c <_localeconv_r+0x14>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6a18      	ldr	r0, [r3, #32]
 8005a7e:	4b04      	ldr	r3, [pc, #16]	; (8005a90 <_localeconv_r+0x18>)
 8005a80:	2800      	cmp	r0, #0
 8005a82:	bf08      	it	eq
 8005a84:	4618      	moveq	r0, r3
 8005a86:	30f0      	adds	r0, #240	; 0xf0
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	20000014 	.word	0x20000014
 8005a90:	20000078 	.word	0x20000078

08005a94 <malloc>:
 8005a94:	4b02      	ldr	r3, [pc, #8]	; (8005aa0 <malloc+0xc>)
 8005a96:	4601      	mov	r1, r0
 8005a98:	6818      	ldr	r0, [r3, #0]
 8005a9a:	f000 bb45 	b.w	8006128 <_malloc_r>
 8005a9e:	bf00      	nop
 8005aa0:	20000014 	.word	0x20000014

08005aa4 <memcpy>:
 8005aa4:	b510      	push	{r4, lr}
 8005aa6:	1e43      	subs	r3, r0, #1
 8005aa8:	440a      	add	r2, r1
 8005aaa:	4291      	cmp	r1, r2
 8005aac:	d100      	bne.n	8005ab0 <memcpy+0xc>
 8005aae:	bd10      	pop	{r4, pc}
 8005ab0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ab4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ab8:	e7f7      	b.n	8005aaa <memcpy+0x6>

08005aba <_Balloc>:
 8005aba:	b570      	push	{r4, r5, r6, lr}
 8005abc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005abe:	4604      	mov	r4, r0
 8005ac0:	460e      	mov	r6, r1
 8005ac2:	b93d      	cbnz	r5, 8005ad4 <_Balloc+0x1a>
 8005ac4:	2010      	movs	r0, #16
 8005ac6:	f7ff ffe5 	bl	8005a94 <malloc>
 8005aca:	6260      	str	r0, [r4, #36]	; 0x24
 8005acc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ad0:	6005      	str	r5, [r0, #0]
 8005ad2:	60c5      	str	r5, [r0, #12]
 8005ad4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005ad6:	68eb      	ldr	r3, [r5, #12]
 8005ad8:	b183      	cbz	r3, 8005afc <_Balloc+0x42>
 8005ada:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005ae2:	b9b8      	cbnz	r0, 8005b14 <_Balloc+0x5a>
 8005ae4:	2101      	movs	r1, #1
 8005ae6:	fa01 f506 	lsl.w	r5, r1, r6
 8005aea:	1d6a      	adds	r2, r5, #5
 8005aec:	0092      	lsls	r2, r2, #2
 8005aee:	4620      	mov	r0, r4
 8005af0:	f000 fabe 	bl	8006070 <_calloc_r>
 8005af4:	b160      	cbz	r0, 8005b10 <_Balloc+0x56>
 8005af6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005afa:	e00e      	b.n	8005b1a <_Balloc+0x60>
 8005afc:	2221      	movs	r2, #33	; 0x21
 8005afe:	2104      	movs	r1, #4
 8005b00:	4620      	mov	r0, r4
 8005b02:	f000 fab5 	bl	8006070 <_calloc_r>
 8005b06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b08:	60e8      	str	r0, [r5, #12]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1e4      	bne.n	8005ada <_Balloc+0x20>
 8005b10:	2000      	movs	r0, #0
 8005b12:	bd70      	pop	{r4, r5, r6, pc}
 8005b14:	6802      	ldr	r2, [r0, #0]
 8005b16:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b20:	e7f7      	b.n	8005b12 <_Balloc+0x58>

08005b22 <_Bfree>:
 8005b22:	b570      	push	{r4, r5, r6, lr}
 8005b24:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005b26:	4606      	mov	r6, r0
 8005b28:	460d      	mov	r5, r1
 8005b2a:	b93c      	cbnz	r4, 8005b3c <_Bfree+0x1a>
 8005b2c:	2010      	movs	r0, #16
 8005b2e:	f7ff ffb1 	bl	8005a94 <malloc>
 8005b32:	6270      	str	r0, [r6, #36]	; 0x24
 8005b34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b38:	6004      	str	r4, [r0, #0]
 8005b3a:	60c4      	str	r4, [r0, #12]
 8005b3c:	b13d      	cbz	r5, 8005b4e <_Bfree+0x2c>
 8005b3e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005b40:	686a      	ldr	r2, [r5, #4]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b48:	6029      	str	r1, [r5, #0]
 8005b4a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005b4e:	bd70      	pop	{r4, r5, r6, pc}

08005b50 <__multadd>:
 8005b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b54:	690d      	ldr	r5, [r1, #16]
 8005b56:	461f      	mov	r7, r3
 8005b58:	4606      	mov	r6, r0
 8005b5a:	460c      	mov	r4, r1
 8005b5c:	f101 0c14 	add.w	ip, r1, #20
 8005b60:	2300      	movs	r3, #0
 8005b62:	f8dc 0000 	ldr.w	r0, [ip]
 8005b66:	b281      	uxth	r1, r0
 8005b68:	fb02 7101 	mla	r1, r2, r1, r7
 8005b6c:	0c0f      	lsrs	r7, r1, #16
 8005b6e:	0c00      	lsrs	r0, r0, #16
 8005b70:	fb02 7000 	mla	r0, r2, r0, r7
 8005b74:	b289      	uxth	r1, r1
 8005b76:	3301      	adds	r3, #1
 8005b78:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005b7c:	429d      	cmp	r5, r3
 8005b7e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005b82:	f84c 1b04 	str.w	r1, [ip], #4
 8005b86:	dcec      	bgt.n	8005b62 <__multadd+0x12>
 8005b88:	b1d7      	cbz	r7, 8005bc0 <__multadd+0x70>
 8005b8a:	68a3      	ldr	r3, [r4, #8]
 8005b8c:	42ab      	cmp	r3, r5
 8005b8e:	dc12      	bgt.n	8005bb6 <__multadd+0x66>
 8005b90:	6861      	ldr	r1, [r4, #4]
 8005b92:	4630      	mov	r0, r6
 8005b94:	3101      	adds	r1, #1
 8005b96:	f7ff ff90 	bl	8005aba <_Balloc>
 8005b9a:	6922      	ldr	r2, [r4, #16]
 8005b9c:	3202      	adds	r2, #2
 8005b9e:	f104 010c 	add.w	r1, r4, #12
 8005ba2:	4680      	mov	r8, r0
 8005ba4:	0092      	lsls	r2, r2, #2
 8005ba6:	300c      	adds	r0, #12
 8005ba8:	f7ff ff7c 	bl	8005aa4 <memcpy>
 8005bac:	4621      	mov	r1, r4
 8005bae:	4630      	mov	r0, r6
 8005bb0:	f7ff ffb7 	bl	8005b22 <_Bfree>
 8005bb4:	4644      	mov	r4, r8
 8005bb6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005bba:	3501      	adds	r5, #1
 8005bbc:	615f      	str	r7, [r3, #20]
 8005bbe:	6125      	str	r5, [r4, #16]
 8005bc0:	4620      	mov	r0, r4
 8005bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005bc6 <__hi0bits>:
 8005bc6:	0c02      	lsrs	r2, r0, #16
 8005bc8:	0412      	lsls	r2, r2, #16
 8005bca:	4603      	mov	r3, r0
 8005bcc:	b9b2      	cbnz	r2, 8005bfc <__hi0bits+0x36>
 8005bce:	0403      	lsls	r3, r0, #16
 8005bd0:	2010      	movs	r0, #16
 8005bd2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005bd6:	bf04      	itt	eq
 8005bd8:	021b      	lsleq	r3, r3, #8
 8005bda:	3008      	addeq	r0, #8
 8005bdc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005be0:	bf04      	itt	eq
 8005be2:	011b      	lsleq	r3, r3, #4
 8005be4:	3004      	addeq	r0, #4
 8005be6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005bea:	bf04      	itt	eq
 8005bec:	009b      	lsleq	r3, r3, #2
 8005bee:	3002      	addeq	r0, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	db06      	blt.n	8005c02 <__hi0bits+0x3c>
 8005bf4:	005b      	lsls	r3, r3, #1
 8005bf6:	d503      	bpl.n	8005c00 <__hi0bits+0x3a>
 8005bf8:	3001      	adds	r0, #1
 8005bfa:	4770      	bx	lr
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	e7e8      	b.n	8005bd2 <__hi0bits+0xc>
 8005c00:	2020      	movs	r0, #32
 8005c02:	4770      	bx	lr

08005c04 <__lo0bits>:
 8005c04:	6803      	ldr	r3, [r0, #0]
 8005c06:	f013 0207 	ands.w	r2, r3, #7
 8005c0a:	4601      	mov	r1, r0
 8005c0c:	d00b      	beq.n	8005c26 <__lo0bits+0x22>
 8005c0e:	07da      	lsls	r2, r3, #31
 8005c10:	d423      	bmi.n	8005c5a <__lo0bits+0x56>
 8005c12:	0798      	lsls	r0, r3, #30
 8005c14:	bf49      	itett	mi
 8005c16:	085b      	lsrmi	r3, r3, #1
 8005c18:	089b      	lsrpl	r3, r3, #2
 8005c1a:	2001      	movmi	r0, #1
 8005c1c:	600b      	strmi	r3, [r1, #0]
 8005c1e:	bf5c      	itt	pl
 8005c20:	600b      	strpl	r3, [r1, #0]
 8005c22:	2002      	movpl	r0, #2
 8005c24:	4770      	bx	lr
 8005c26:	b298      	uxth	r0, r3
 8005c28:	b9a8      	cbnz	r0, 8005c56 <__lo0bits+0x52>
 8005c2a:	0c1b      	lsrs	r3, r3, #16
 8005c2c:	2010      	movs	r0, #16
 8005c2e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005c32:	bf04      	itt	eq
 8005c34:	0a1b      	lsreq	r3, r3, #8
 8005c36:	3008      	addeq	r0, #8
 8005c38:	071a      	lsls	r2, r3, #28
 8005c3a:	bf04      	itt	eq
 8005c3c:	091b      	lsreq	r3, r3, #4
 8005c3e:	3004      	addeq	r0, #4
 8005c40:	079a      	lsls	r2, r3, #30
 8005c42:	bf04      	itt	eq
 8005c44:	089b      	lsreq	r3, r3, #2
 8005c46:	3002      	addeq	r0, #2
 8005c48:	07da      	lsls	r2, r3, #31
 8005c4a:	d402      	bmi.n	8005c52 <__lo0bits+0x4e>
 8005c4c:	085b      	lsrs	r3, r3, #1
 8005c4e:	d006      	beq.n	8005c5e <__lo0bits+0x5a>
 8005c50:	3001      	adds	r0, #1
 8005c52:	600b      	str	r3, [r1, #0]
 8005c54:	4770      	bx	lr
 8005c56:	4610      	mov	r0, r2
 8005c58:	e7e9      	b.n	8005c2e <__lo0bits+0x2a>
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	4770      	bx	lr
 8005c5e:	2020      	movs	r0, #32
 8005c60:	4770      	bx	lr

08005c62 <__i2b>:
 8005c62:	b510      	push	{r4, lr}
 8005c64:	460c      	mov	r4, r1
 8005c66:	2101      	movs	r1, #1
 8005c68:	f7ff ff27 	bl	8005aba <_Balloc>
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	6144      	str	r4, [r0, #20]
 8005c70:	6102      	str	r2, [r0, #16]
 8005c72:	bd10      	pop	{r4, pc}

08005c74 <__multiply>:
 8005c74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c78:	4614      	mov	r4, r2
 8005c7a:	690a      	ldr	r2, [r1, #16]
 8005c7c:	6923      	ldr	r3, [r4, #16]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	bfb8      	it	lt
 8005c82:	460b      	movlt	r3, r1
 8005c84:	4688      	mov	r8, r1
 8005c86:	bfbc      	itt	lt
 8005c88:	46a0      	movlt	r8, r4
 8005c8a:	461c      	movlt	r4, r3
 8005c8c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005c90:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005c94:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005c98:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005c9c:	eb07 0609 	add.w	r6, r7, r9
 8005ca0:	42b3      	cmp	r3, r6
 8005ca2:	bfb8      	it	lt
 8005ca4:	3101      	addlt	r1, #1
 8005ca6:	f7ff ff08 	bl	8005aba <_Balloc>
 8005caa:	f100 0514 	add.w	r5, r0, #20
 8005cae:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005cb2:	462b      	mov	r3, r5
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	4573      	cmp	r3, lr
 8005cb8:	d316      	bcc.n	8005ce8 <__multiply+0x74>
 8005cba:	f104 0214 	add.w	r2, r4, #20
 8005cbe:	f108 0114 	add.w	r1, r8, #20
 8005cc2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005cc6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005cca:	9300      	str	r3, [sp, #0]
 8005ccc:	9b00      	ldr	r3, [sp, #0]
 8005cce:	9201      	str	r2, [sp, #4]
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d80c      	bhi.n	8005cee <__multiply+0x7a>
 8005cd4:	2e00      	cmp	r6, #0
 8005cd6:	dd03      	ble.n	8005ce0 <__multiply+0x6c>
 8005cd8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d05d      	beq.n	8005d9c <__multiply+0x128>
 8005ce0:	6106      	str	r6, [r0, #16]
 8005ce2:	b003      	add	sp, #12
 8005ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce8:	f843 2b04 	str.w	r2, [r3], #4
 8005cec:	e7e3      	b.n	8005cb6 <__multiply+0x42>
 8005cee:	f8b2 b000 	ldrh.w	fp, [r2]
 8005cf2:	f1bb 0f00 	cmp.w	fp, #0
 8005cf6:	d023      	beq.n	8005d40 <__multiply+0xcc>
 8005cf8:	4689      	mov	r9, r1
 8005cfa:	46ac      	mov	ip, r5
 8005cfc:	f04f 0800 	mov.w	r8, #0
 8005d00:	f859 4b04 	ldr.w	r4, [r9], #4
 8005d04:	f8dc a000 	ldr.w	sl, [ip]
 8005d08:	b2a3      	uxth	r3, r4
 8005d0a:	fa1f fa8a 	uxth.w	sl, sl
 8005d0e:	fb0b a303 	mla	r3, fp, r3, sl
 8005d12:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005d16:	f8dc 4000 	ldr.w	r4, [ip]
 8005d1a:	4443      	add	r3, r8
 8005d1c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005d20:	fb0b 840a 	mla	r4, fp, sl, r8
 8005d24:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005d28:	46e2      	mov	sl, ip
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005d30:	454f      	cmp	r7, r9
 8005d32:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005d36:	f84a 3b04 	str.w	r3, [sl], #4
 8005d3a:	d82b      	bhi.n	8005d94 <__multiply+0x120>
 8005d3c:	f8cc 8004 	str.w	r8, [ip, #4]
 8005d40:	9b01      	ldr	r3, [sp, #4]
 8005d42:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005d46:	3204      	adds	r2, #4
 8005d48:	f1ba 0f00 	cmp.w	sl, #0
 8005d4c:	d020      	beq.n	8005d90 <__multiply+0x11c>
 8005d4e:	682b      	ldr	r3, [r5, #0]
 8005d50:	4689      	mov	r9, r1
 8005d52:	46a8      	mov	r8, r5
 8005d54:	f04f 0b00 	mov.w	fp, #0
 8005d58:	f8b9 c000 	ldrh.w	ip, [r9]
 8005d5c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005d60:	fb0a 440c 	mla	r4, sl, ip, r4
 8005d64:	445c      	add	r4, fp
 8005d66:	46c4      	mov	ip, r8
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005d6e:	f84c 3b04 	str.w	r3, [ip], #4
 8005d72:	f859 3b04 	ldr.w	r3, [r9], #4
 8005d76:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005d7a:	0c1b      	lsrs	r3, r3, #16
 8005d7c:	fb0a b303 	mla	r3, sl, r3, fp
 8005d80:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005d84:	454f      	cmp	r7, r9
 8005d86:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005d8a:	d805      	bhi.n	8005d98 <__multiply+0x124>
 8005d8c:	f8c8 3004 	str.w	r3, [r8, #4]
 8005d90:	3504      	adds	r5, #4
 8005d92:	e79b      	b.n	8005ccc <__multiply+0x58>
 8005d94:	46d4      	mov	ip, sl
 8005d96:	e7b3      	b.n	8005d00 <__multiply+0x8c>
 8005d98:	46e0      	mov	r8, ip
 8005d9a:	e7dd      	b.n	8005d58 <__multiply+0xe4>
 8005d9c:	3e01      	subs	r6, #1
 8005d9e:	e799      	b.n	8005cd4 <__multiply+0x60>

08005da0 <__pow5mult>:
 8005da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005da4:	4615      	mov	r5, r2
 8005da6:	f012 0203 	ands.w	r2, r2, #3
 8005daa:	4606      	mov	r6, r0
 8005dac:	460f      	mov	r7, r1
 8005dae:	d007      	beq.n	8005dc0 <__pow5mult+0x20>
 8005db0:	3a01      	subs	r2, #1
 8005db2:	4c21      	ldr	r4, [pc, #132]	; (8005e38 <__pow5mult+0x98>)
 8005db4:	2300      	movs	r3, #0
 8005db6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005dba:	f7ff fec9 	bl	8005b50 <__multadd>
 8005dbe:	4607      	mov	r7, r0
 8005dc0:	10ad      	asrs	r5, r5, #2
 8005dc2:	d035      	beq.n	8005e30 <__pow5mult+0x90>
 8005dc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005dc6:	b93c      	cbnz	r4, 8005dd8 <__pow5mult+0x38>
 8005dc8:	2010      	movs	r0, #16
 8005dca:	f7ff fe63 	bl	8005a94 <malloc>
 8005dce:	6270      	str	r0, [r6, #36]	; 0x24
 8005dd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005dd4:	6004      	str	r4, [r0, #0]
 8005dd6:	60c4      	str	r4, [r0, #12]
 8005dd8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005ddc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005de0:	b94c      	cbnz	r4, 8005df6 <__pow5mult+0x56>
 8005de2:	f240 2171 	movw	r1, #625	; 0x271
 8005de6:	4630      	mov	r0, r6
 8005de8:	f7ff ff3b 	bl	8005c62 <__i2b>
 8005dec:	2300      	movs	r3, #0
 8005dee:	f8c8 0008 	str.w	r0, [r8, #8]
 8005df2:	4604      	mov	r4, r0
 8005df4:	6003      	str	r3, [r0, #0]
 8005df6:	f04f 0800 	mov.w	r8, #0
 8005dfa:	07eb      	lsls	r3, r5, #31
 8005dfc:	d50a      	bpl.n	8005e14 <__pow5mult+0x74>
 8005dfe:	4639      	mov	r1, r7
 8005e00:	4622      	mov	r2, r4
 8005e02:	4630      	mov	r0, r6
 8005e04:	f7ff ff36 	bl	8005c74 <__multiply>
 8005e08:	4639      	mov	r1, r7
 8005e0a:	4681      	mov	r9, r0
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	f7ff fe88 	bl	8005b22 <_Bfree>
 8005e12:	464f      	mov	r7, r9
 8005e14:	106d      	asrs	r5, r5, #1
 8005e16:	d00b      	beq.n	8005e30 <__pow5mult+0x90>
 8005e18:	6820      	ldr	r0, [r4, #0]
 8005e1a:	b938      	cbnz	r0, 8005e2c <__pow5mult+0x8c>
 8005e1c:	4622      	mov	r2, r4
 8005e1e:	4621      	mov	r1, r4
 8005e20:	4630      	mov	r0, r6
 8005e22:	f7ff ff27 	bl	8005c74 <__multiply>
 8005e26:	6020      	str	r0, [r4, #0]
 8005e28:	f8c0 8000 	str.w	r8, [r0]
 8005e2c:	4604      	mov	r4, r0
 8005e2e:	e7e4      	b.n	8005dfa <__pow5mult+0x5a>
 8005e30:	4638      	mov	r0, r7
 8005e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e36:	bf00      	nop
 8005e38:	080066f8 	.word	0x080066f8

08005e3c <__lshift>:
 8005e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e40:	460c      	mov	r4, r1
 8005e42:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005e46:	6923      	ldr	r3, [r4, #16]
 8005e48:	6849      	ldr	r1, [r1, #4]
 8005e4a:	eb0a 0903 	add.w	r9, sl, r3
 8005e4e:	68a3      	ldr	r3, [r4, #8]
 8005e50:	4607      	mov	r7, r0
 8005e52:	4616      	mov	r6, r2
 8005e54:	f109 0501 	add.w	r5, r9, #1
 8005e58:	42ab      	cmp	r3, r5
 8005e5a:	db32      	blt.n	8005ec2 <__lshift+0x86>
 8005e5c:	4638      	mov	r0, r7
 8005e5e:	f7ff fe2c 	bl	8005aba <_Balloc>
 8005e62:	2300      	movs	r3, #0
 8005e64:	4680      	mov	r8, r0
 8005e66:	f100 0114 	add.w	r1, r0, #20
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	4553      	cmp	r3, sl
 8005e6e:	db2b      	blt.n	8005ec8 <__lshift+0x8c>
 8005e70:	6920      	ldr	r0, [r4, #16]
 8005e72:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005e76:	f104 0314 	add.w	r3, r4, #20
 8005e7a:	f016 021f 	ands.w	r2, r6, #31
 8005e7e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005e82:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005e86:	d025      	beq.n	8005ed4 <__lshift+0x98>
 8005e88:	f1c2 0e20 	rsb	lr, r2, #32
 8005e8c:	2000      	movs	r0, #0
 8005e8e:	681e      	ldr	r6, [r3, #0]
 8005e90:	468a      	mov	sl, r1
 8005e92:	4096      	lsls	r6, r2
 8005e94:	4330      	orrs	r0, r6
 8005e96:	f84a 0b04 	str.w	r0, [sl], #4
 8005e9a:	f853 0b04 	ldr.w	r0, [r3], #4
 8005e9e:	459c      	cmp	ip, r3
 8005ea0:	fa20 f00e 	lsr.w	r0, r0, lr
 8005ea4:	d814      	bhi.n	8005ed0 <__lshift+0x94>
 8005ea6:	6048      	str	r0, [r1, #4]
 8005ea8:	b108      	cbz	r0, 8005eae <__lshift+0x72>
 8005eaa:	f109 0502 	add.w	r5, r9, #2
 8005eae:	3d01      	subs	r5, #1
 8005eb0:	4638      	mov	r0, r7
 8005eb2:	f8c8 5010 	str.w	r5, [r8, #16]
 8005eb6:	4621      	mov	r1, r4
 8005eb8:	f7ff fe33 	bl	8005b22 <_Bfree>
 8005ebc:	4640      	mov	r0, r8
 8005ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ec2:	3101      	adds	r1, #1
 8005ec4:	005b      	lsls	r3, r3, #1
 8005ec6:	e7c7      	b.n	8005e58 <__lshift+0x1c>
 8005ec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005ecc:	3301      	adds	r3, #1
 8005ece:	e7cd      	b.n	8005e6c <__lshift+0x30>
 8005ed0:	4651      	mov	r1, sl
 8005ed2:	e7dc      	b.n	8005e8e <__lshift+0x52>
 8005ed4:	3904      	subs	r1, #4
 8005ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eda:	f841 2f04 	str.w	r2, [r1, #4]!
 8005ede:	459c      	cmp	ip, r3
 8005ee0:	d8f9      	bhi.n	8005ed6 <__lshift+0x9a>
 8005ee2:	e7e4      	b.n	8005eae <__lshift+0x72>

08005ee4 <__mcmp>:
 8005ee4:	6903      	ldr	r3, [r0, #16]
 8005ee6:	690a      	ldr	r2, [r1, #16]
 8005ee8:	1a9b      	subs	r3, r3, r2
 8005eea:	b530      	push	{r4, r5, lr}
 8005eec:	d10c      	bne.n	8005f08 <__mcmp+0x24>
 8005eee:	0092      	lsls	r2, r2, #2
 8005ef0:	3014      	adds	r0, #20
 8005ef2:	3114      	adds	r1, #20
 8005ef4:	1884      	adds	r4, r0, r2
 8005ef6:	4411      	add	r1, r2
 8005ef8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005efc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f00:	4295      	cmp	r5, r2
 8005f02:	d003      	beq.n	8005f0c <__mcmp+0x28>
 8005f04:	d305      	bcc.n	8005f12 <__mcmp+0x2e>
 8005f06:	2301      	movs	r3, #1
 8005f08:	4618      	mov	r0, r3
 8005f0a:	bd30      	pop	{r4, r5, pc}
 8005f0c:	42a0      	cmp	r0, r4
 8005f0e:	d3f3      	bcc.n	8005ef8 <__mcmp+0x14>
 8005f10:	e7fa      	b.n	8005f08 <__mcmp+0x24>
 8005f12:	f04f 33ff 	mov.w	r3, #4294967295
 8005f16:	e7f7      	b.n	8005f08 <__mcmp+0x24>

08005f18 <__mdiff>:
 8005f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f1c:	460d      	mov	r5, r1
 8005f1e:	4607      	mov	r7, r0
 8005f20:	4611      	mov	r1, r2
 8005f22:	4628      	mov	r0, r5
 8005f24:	4614      	mov	r4, r2
 8005f26:	f7ff ffdd 	bl	8005ee4 <__mcmp>
 8005f2a:	1e06      	subs	r6, r0, #0
 8005f2c:	d108      	bne.n	8005f40 <__mdiff+0x28>
 8005f2e:	4631      	mov	r1, r6
 8005f30:	4638      	mov	r0, r7
 8005f32:	f7ff fdc2 	bl	8005aba <_Balloc>
 8005f36:	2301      	movs	r3, #1
 8005f38:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f40:	bfa4      	itt	ge
 8005f42:	4623      	movge	r3, r4
 8005f44:	462c      	movge	r4, r5
 8005f46:	4638      	mov	r0, r7
 8005f48:	6861      	ldr	r1, [r4, #4]
 8005f4a:	bfa6      	itte	ge
 8005f4c:	461d      	movge	r5, r3
 8005f4e:	2600      	movge	r6, #0
 8005f50:	2601      	movlt	r6, #1
 8005f52:	f7ff fdb2 	bl	8005aba <_Balloc>
 8005f56:	692b      	ldr	r3, [r5, #16]
 8005f58:	60c6      	str	r6, [r0, #12]
 8005f5a:	6926      	ldr	r6, [r4, #16]
 8005f5c:	f105 0914 	add.w	r9, r5, #20
 8005f60:	f104 0214 	add.w	r2, r4, #20
 8005f64:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005f68:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005f6c:	f100 0514 	add.w	r5, r0, #20
 8005f70:	f04f 0e00 	mov.w	lr, #0
 8005f74:	f852 ab04 	ldr.w	sl, [r2], #4
 8005f78:	f859 4b04 	ldr.w	r4, [r9], #4
 8005f7c:	fa1e f18a 	uxtah	r1, lr, sl
 8005f80:	b2a3      	uxth	r3, r4
 8005f82:	1ac9      	subs	r1, r1, r3
 8005f84:	0c23      	lsrs	r3, r4, #16
 8005f86:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005f8a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005f8e:	b289      	uxth	r1, r1
 8005f90:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005f94:	45c8      	cmp	r8, r9
 8005f96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005f9a:	4694      	mov	ip, r2
 8005f9c:	f845 3b04 	str.w	r3, [r5], #4
 8005fa0:	d8e8      	bhi.n	8005f74 <__mdiff+0x5c>
 8005fa2:	45bc      	cmp	ip, r7
 8005fa4:	d304      	bcc.n	8005fb0 <__mdiff+0x98>
 8005fa6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005faa:	b183      	cbz	r3, 8005fce <__mdiff+0xb6>
 8005fac:	6106      	str	r6, [r0, #16]
 8005fae:	e7c5      	b.n	8005f3c <__mdiff+0x24>
 8005fb0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005fb4:	fa1e f381 	uxtah	r3, lr, r1
 8005fb8:	141a      	asrs	r2, r3, #16
 8005fba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fc4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005fc8:	f845 3b04 	str.w	r3, [r5], #4
 8005fcc:	e7e9      	b.n	8005fa2 <__mdiff+0x8a>
 8005fce:	3e01      	subs	r6, #1
 8005fd0:	e7e9      	b.n	8005fa6 <__mdiff+0x8e>

08005fd2 <__d2b>:
 8005fd2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005fd6:	460e      	mov	r6, r1
 8005fd8:	2101      	movs	r1, #1
 8005fda:	ec59 8b10 	vmov	r8, r9, d0
 8005fde:	4615      	mov	r5, r2
 8005fe0:	f7ff fd6b 	bl	8005aba <_Balloc>
 8005fe4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005fe8:	4607      	mov	r7, r0
 8005fea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fee:	bb34      	cbnz	r4, 800603e <__d2b+0x6c>
 8005ff0:	9301      	str	r3, [sp, #4]
 8005ff2:	f1b8 0300 	subs.w	r3, r8, #0
 8005ff6:	d027      	beq.n	8006048 <__d2b+0x76>
 8005ff8:	a802      	add	r0, sp, #8
 8005ffa:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005ffe:	f7ff fe01 	bl	8005c04 <__lo0bits>
 8006002:	9900      	ldr	r1, [sp, #0]
 8006004:	b1f0      	cbz	r0, 8006044 <__d2b+0x72>
 8006006:	9a01      	ldr	r2, [sp, #4]
 8006008:	f1c0 0320 	rsb	r3, r0, #32
 800600c:	fa02 f303 	lsl.w	r3, r2, r3
 8006010:	430b      	orrs	r3, r1
 8006012:	40c2      	lsrs	r2, r0
 8006014:	617b      	str	r3, [r7, #20]
 8006016:	9201      	str	r2, [sp, #4]
 8006018:	9b01      	ldr	r3, [sp, #4]
 800601a:	61bb      	str	r3, [r7, #24]
 800601c:	2b00      	cmp	r3, #0
 800601e:	bf14      	ite	ne
 8006020:	2102      	movne	r1, #2
 8006022:	2101      	moveq	r1, #1
 8006024:	6139      	str	r1, [r7, #16]
 8006026:	b1c4      	cbz	r4, 800605a <__d2b+0x88>
 8006028:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800602c:	4404      	add	r4, r0
 800602e:	6034      	str	r4, [r6, #0]
 8006030:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006034:	6028      	str	r0, [r5, #0]
 8006036:	4638      	mov	r0, r7
 8006038:	b003      	add	sp, #12
 800603a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800603e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006042:	e7d5      	b.n	8005ff0 <__d2b+0x1e>
 8006044:	6179      	str	r1, [r7, #20]
 8006046:	e7e7      	b.n	8006018 <__d2b+0x46>
 8006048:	a801      	add	r0, sp, #4
 800604a:	f7ff fddb 	bl	8005c04 <__lo0bits>
 800604e:	9b01      	ldr	r3, [sp, #4]
 8006050:	617b      	str	r3, [r7, #20]
 8006052:	2101      	movs	r1, #1
 8006054:	6139      	str	r1, [r7, #16]
 8006056:	3020      	adds	r0, #32
 8006058:	e7e5      	b.n	8006026 <__d2b+0x54>
 800605a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800605e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006062:	6030      	str	r0, [r6, #0]
 8006064:	6918      	ldr	r0, [r3, #16]
 8006066:	f7ff fdae 	bl	8005bc6 <__hi0bits>
 800606a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800606e:	e7e1      	b.n	8006034 <__d2b+0x62>

08006070 <_calloc_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	fb02 f401 	mul.w	r4, r2, r1
 8006076:	4621      	mov	r1, r4
 8006078:	f000 f856 	bl	8006128 <_malloc_r>
 800607c:	4605      	mov	r5, r0
 800607e:	b118      	cbz	r0, 8006088 <_calloc_r+0x18>
 8006080:	4622      	mov	r2, r4
 8006082:	2100      	movs	r1, #0
 8006084:	f7fe fa14 	bl	80044b0 <memset>
 8006088:	4628      	mov	r0, r5
 800608a:	bd38      	pop	{r3, r4, r5, pc}

0800608c <_free_r>:
 800608c:	b538      	push	{r3, r4, r5, lr}
 800608e:	4605      	mov	r5, r0
 8006090:	2900      	cmp	r1, #0
 8006092:	d045      	beq.n	8006120 <_free_r+0x94>
 8006094:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006098:	1f0c      	subs	r4, r1, #4
 800609a:	2b00      	cmp	r3, #0
 800609c:	bfb8      	it	lt
 800609e:	18e4      	addlt	r4, r4, r3
 80060a0:	f000 fa29 	bl	80064f6 <__malloc_lock>
 80060a4:	4a1f      	ldr	r2, [pc, #124]	; (8006124 <_free_r+0x98>)
 80060a6:	6813      	ldr	r3, [r2, #0]
 80060a8:	4610      	mov	r0, r2
 80060aa:	b933      	cbnz	r3, 80060ba <_free_r+0x2e>
 80060ac:	6063      	str	r3, [r4, #4]
 80060ae:	6014      	str	r4, [r2, #0]
 80060b0:	4628      	mov	r0, r5
 80060b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060b6:	f000 ba1f 	b.w	80064f8 <__malloc_unlock>
 80060ba:	42a3      	cmp	r3, r4
 80060bc:	d90c      	bls.n	80060d8 <_free_r+0x4c>
 80060be:	6821      	ldr	r1, [r4, #0]
 80060c0:	1862      	adds	r2, r4, r1
 80060c2:	4293      	cmp	r3, r2
 80060c4:	bf04      	itt	eq
 80060c6:	681a      	ldreq	r2, [r3, #0]
 80060c8:	685b      	ldreq	r3, [r3, #4]
 80060ca:	6063      	str	r3, [r4, #4]
 80060cc:	bf04      	itt	eq
 80060ce:	1852      	addeq	r2, r2, r1
 80060d0:	6022      	streq	r2, [r4, #0]
 80060d2:	6004      	str	r4, [r0, #0]
 80060d4:	e7ec      	b.n	80060b0 <_free_r+0x24>
 80060d6:	4613      	mov	r3, r2
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	b10a      	cbz	r2, 80060e0 <_free_r+0x54>
 80060dc:	42a2      	cmp	r2, r4
 80060de:	d9fa      	bls.n	80060d6 <_free_r+0x4a>
 80060e0:	6819      	ldr	r1, [r3, #0]
 80060e2:	1858      	adds	r0, r3, r1
 80060e4:	42a0      	cmp	r0, r4
 80060e6:	d10b      	bne.n	8006100 <_free_r+0x74>
 80060e8:	6820      	ldr	r0, [r4, #0]
 80060ea:	4401      	add	r1, r0
 80060ec:	1858      	adds	r0, r3, r1
 80060ee:	4282      	cmp	r2, r0
 80060f0:	6019      	str	r1, [r3, #0]
 80060f2:	d1dd      	bne.n	80060b0 <_free_r+0x24>
 80060f4:	6810      	ldr	r0, [r2, #0]
 80060f6:	6852      	ldr	r2, [r2, #4]
 80060f8:	605a      	str	r2, [r3, #4]
 80060fa:	4401      	add	r1, r0
 80060fc:	6019      	str	r1, [r3, #0]
 80060fe:	e7d7      	b.n	80060b0 <_free_r+0x24>
 8006100:	d902      	bls.n	8006108 <_free_r+0x7c>
 8006102:	230c      	movs	r3, #12
 8006104:	602b      	str	r3, [r5, #0]
 8006106:	e7d3      	b.n	80060b0 <_free_r+0x24>
 8006108:	6820      	ldr	r0, [r4, #0]
 800610a:	1821      	adds	r1, r4, r0
 800610c:	428a      	cmp	r2, r1
 800610e:	bf04      	itt	eq
 8006110:	6811      	ldreq	r1, [r2, #0]
 8006112:	6852      	ldreq	r2, [r2, #4]
 8006114:	6062      	str	r2, [r4, #4]
 8006116:	bf04      	itt	eq
 8006118:	1809      	addeq	r1, r1, r0
 800611a:	6021      	streq	r1, [r4, #0]
 800611c:	605c      	str	r4, [r3, #4]
 800611e:	e7c7      	b.n	80060b0 <_free_r+0x24>
 8006120:	bd38      	pop	{r3, r4, r5, pc}
 8006122:	bf00      	nop
 8006124:	20000208 	.word	0x20000208

08006128 <_malloc_r>:
 8006128:	b570      	push	{r4, r5, r6, lr}
 800612a:	1ccd      	adds	r5, r1, #3
 800612c:	f025 0503 	bic.w	r5, r5, #3
 8006130:	3508      	adds	r5, #8
 8006132:	2d0c      	cmp	r5, #12
 8006134:	bf38      	it	cc
 8006136:	250c      	movcc	r5, #12
 8006138:	2d00      	cmp	r5, #0
 800613a:	4606      	mov	r6, r0
 800613c:	db01      	blt.n	8006142 <_malloc_r+0x1a>
 800613e:	42a9      	cmp	r1, r5
 8006140:	d903      	bls.n	800614a <_malloc_r+0x22>
 8006142:	230c      	movs	r3, #12
 8006144:	6033      	str	r3, [r6, #0]
 8006146:	2000      	movs	r0, #0
 8006148:	bd70      	pop	{r4, r5, r6, pc}
 800614a:	f000 f9d4 	bl	80064f6 <__malloc_lock>
 800614e:	4a21      	ldr	r2, [pc, #132]	; (80061d4 <_malloc_r+0xac>)
 8006150:	6814      	ldr	r4, [r2, #0]
 8006152:	4621      	mov	r1, r4
 8006154:	b991      	cbnz	r1, 800617c <_malloc_r+0x54>
 8006156:	4c20      	ldr	r4, [pc, #128]	; (80061d8 <_malloc_r+0xb0>)
 8006158:	6823      	ldr	r3, [r4, #0]
 800615a:	b91b      	cbnz	r3, 8006164 <_malloc_r+0x3c>
 800615c:	4630      	mov	r0, r6
 800615e:	f000 f98f 	bl	8006480 <_sbrk_r>
 8006162:	6020      	str	r0, [r4, #0]
 8006164:	4629      	mov	r1, r5
 8006166:	4630      	mov	r0, r6
 8006168:	f000 f98a 	bl	8006480 <_sbrk_r>
 800616c:	1c43      	adds	r3, r0, #1
 800616e:	d124      	bne.n	80061ba <_malloc_r+0x92>
 8006170:	230c      	movs	r3, #12
 8006172:	6033      	str	r3, [r6, #0]
 8006174:	4630      	mov	r0, r6
 8006176:	f000 f9bf 	bl	80064f8 <__malloc_unlock>
 800617a:	e7e4      	b.n	8006146 <_malloc_r+0x1e>
 800617c:	680b      	ldr	r3, [r1, #0]
 800617e:	1b5b      	subs	r3, r3, r5
 8006180:	d418      	bmi.n	80061b4 <_malloc_r+0x8c>
 8006182:	2b0b      	cmp	r3, #11
 8006184:	d90f      	bls.n	80061a6 <_malloc_r+0x7e>
 8006186:	600b      	str	r3, [r1, #0]
 8006188:	50cd      	str	r5, [r1, r3]
 800618a:	18cc      	adds	r4, r1, r3
 800618c:	4630      	mov	r0, r6
 800618e:	f000 f9b3 	bl	80064f8 <__malloc_unlock>
 8006192:	f104 000b 	add.w	r0, r4, #11
 8006196:	1d23      	adds	r3, r4, #4
 8006198:	f020 0007 	bic.w	r0, r0, #7
 800619c:	1ac3      	subs	r3, r0, r3
 800619e:	d0d3      	beq.n	8006148 <_malloc_r+0x20>
 80061a0:	425a      	negs	r2, r3
 80061a2:	50e2      	str	r2, [r4, r3]
 80061a4:	e7d0      	b.n	8006148 <_malloc_r+0x20>
 80061a6:	428c      	cmp	r4, r1
 80061a8:	684b      	ldr	r3, [r1, #4]
 80061aa:	bf16      	itet	ne
 80061ac:	6063      	strne	r3, [r4, #4]
 80061ae:	6013      	streq	r3, [r2, #0]
 80061b0:	460c      	movne	r4, r1
 80061b2:	e7eb      	b.n	800618c <_malloc_r+0x64>
 80061b4:	460c      	mov	r4, r1
 80061b6:	6849      	ldr	r1, [r1, #4]
 80061b8:	e7cc      	b.n	8006154 <_malloc_r+0x2c>
 80061ba:	1cc4      	adds	r4, r0, #3
 80061bc:	f024 0403 	bic.w	r4, r4, #3
 80061c0:	42a0      	cmp	r0, r4
 80061c2:	d005      	beq.n	80061d0 <_malloc_r+0xa8>
 80061c4:	1a21      	subs	r1, r4, r0
 80061c6:	4630      	mov	r0, r6
 80061c8:	f000 f95a 	bl	8006480 <_sbrk_r>
 80061cc:	3001      	adds	r0, #1
 80061ce:	d0cf      	beq.n	8006170 <_malloc_r+0x48>
 80061d0:	6025      	str	r5, [r4, #0]
 80061d2:	e7db      	b.n	800618c <_malloc_r+0x64>
 80061d4:	20000208 	.word	0x20000208
 80061d8:	2000020c 	.word	0x2000020c

080061dc <__ssputs_r>:
 80061dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e0:	688e      	ldr	r6, [r1, #8]
 80061e2:	429e      	cmp	r6, r3
 80061e4:	4682      	mov	sl, r0
 80061e6:	460c      	mov	r4, r1
 80061e8:	4690      	mov	r8, r2
 80061ea:	4699      	mov	r9, r3
 80061ec:	d837      	bhi.n	800625e <__ssputs_r+0x82>
 80061ee:	898a      	ldrh	r2, [r1, #12]
 80061f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061f4:	d031      	beq.n	800625a <__ssputs_r+0x7e>
 80061f6:	6825      	ldr	r5, [r4, #0]
 80061f8:	6909      	ldr	r1, [r1, #16]
 80061fa:	1a6f      	subs	r7, r5, r1
 80061fc:	6965      	ldr	r5, [r4, #20]
 80061fe:	2302      	movs	r3, #2
 8006200:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006204:	fb95 f5f3 	sdiv	r5, r5, r3
 8006208:	f109 0301 	add.w	r3, r9, #1
 800620c:	443b      	add	r3, r7
 800620e:	429d      	cmp	r5, r3
 8006210:	bf38      	it	cc
 8006212:	461d      	movcc	r5, r3
 8006214:	0553      	lsls	r3, r2, #21
 8006216:	d530      	bpl.n	800627a <__ssputs_r+0x9e>
 8006218:	4629      	mov	r1, r5
 800621a:	f7ff ff85 	bl	8006128 <_malloc_r>
 800621e:	4606      	mov	r6, r0
 8006220:	b950      	cbnz	r0, 8006238 <__ssputs_r+0x5c>
 8006222:	230c      	movs	r3, #12
 8006224:	f8ca 3000 	str.w	r3, [sl]
 8006228:	89a3      	ldrh	r3, [r4, #12]
 800622a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800622e:	81a3      	strh	r3, [r4, #12]
 8006230:	f04f 30ff 	mov.w	r0, #4294967295
 8006234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006238:	463a      	mov	r2, r7
 800623a:	6921      	ldr	r1, [r4, #16]
 800623c:	f7ff fc32 	bl	8005aa4 <memcpy>
 8006240:	89a3      	ldrh	r3, [r4, #12]
 8006242:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006246:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800624a:	81a3      	strh	r3, [r4, #12]
 800624c:	6126      	str	r6, [r4, #16]
 800624e:	6165      	str	r5, [r4, #20]
 8006250:	443e      	add	r6, r7
 8006252:	1bed      	subs	r5, r5, r7
 8006254:	6026      	str	r6, [r4, #0]
 8006256:	60a5      	str	r5, [r4, #8]
 8006258:	464e      	mov	r6, r9
 800625a:	454e      	cmp	r6, r9
 800625c:	d900      	bls.n	8006260 <__ssputs_r+0x84>
 800625e:	464e      	mov	r6, r9
 8006260:	4632      	mov	r2, r6
 8006262:	4641      	mov	r1, r8
 8006264:	6820      	ldr	r0, [r4, #0]
 8006266:	f000 f92d 	bl	80064c4 <memmove>
 800626a:	68a3      	ldr	r3, [r4, #8]
 800626c:	1b9b      	subs	r3, r3, r6
 800626e:	60a3      	str	r3, [r4, #8]
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	441e      	add	r6, r3
 8006274:	6026      	str	r6, [r4, #0]
 8006276:	2000      	movs	r0, #0
 8006278:	e7dc      	b.n	8006234 <__ssputs_r+0x58>
 800627a:	462a      	mov	r2, r5
 800627c:	f000 f93d 	bl	80064fa <_realloc_r>
 8006280:	4606      	mov	r6, r0
 8006282:	2800      	cmp	r0, #0
 8006284:	d1e2      	bne.n	800624c <__ssputs_r+0x70>
 8006286:	6921      	ldr	r1, [r4, #16]
 8006288:	4650      	mov	r0, sl
 800628a:	f7ff feff 	bl	800608c <_free_r>
 800628e:	e7c8      	b.n	8006222 <__ssputs_r+0x46>

08006290 <_svfiprintf_r>:
 8006290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006294:	461d      	mov	r5, r3
 8006296:	898b      	ldrh	r3, [r1, #12]
 8006298:	061f      	lsls	r7, r3, #24
 800629a:	b09d      	sub	sp, #116	; 0x74
 800629c:	4680      	mov	r8, r0
 800629e:	460c      	mov	r4, r1
 80062a0:	4616      	mov	r6, r2
 80062a2:	d50f      	bpl.n	80062c4 <_svfiprintf_r+0x34>
 80062a4:	690b      	ldr	r3, [r1, #16]
 80062a6:	b96b      	cbnz	r3, 80062c4 <_svfiprintf_r+0x34>
 80062a8:	2140      	movs	r1, #64	; 0x40
 80062aa:	f7ff ff3d 	bl	8006128 <_malloc_r>
 80062ae:	6020      	str	r0, [r4, #0]
 80062b0:	6120      	str	r0, [r4, #16]
 80062b2:	b928      	cbnz	r0, 80062c0 <_svfiprintf_r+0x30>
 80062b4:	230c      	movs	r3, #12
 80062b6:	f8c8 3000 	str.w	r3, [r8]
 80062ba:	f04f 30ff 	mov.w	r0, #4294967295
 80062be:	e0c8      	b.n	8006452 <_svfiprintf_r+0x1c2>
 80062c0:	2340      	movs	r3, #64	; 0x40
 80062c2:	6163      	str	r3, [r4, #20]
 80062c4:	2300      	movs	r3, #0
 80062c6:	9309      	str	r3, [sp, #36]	; 0x24
 80062c8:	2320      	movs	r3, #32
 80062ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062ce:	2330      	movs	r3, #48	; 0x30
 80062d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062d4:	9503      	str	r5, [sp, #12]
 80062d6:	f04f 0b01 	mov.w	fp, #1
 80062da:	4637      	mov	r7, r6
 80062dc:	463d      	mov	r5, r7
 80062de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80062e2:	b10b      	cbz	r3, 80062e8 <_svfiprintf_r+0x58>
 80062e4:	2b25      	cmp	r3, #37	; 0x25
 80062e6:	d13e      	bne.n	8006366 <_svfiprintf_r+0xd6>
 80062e8:	ebb7 0a06 	subs.w	sl, r7, r6
 80062ec:	d00b      	beq.n	8006306 <_svfiprintf_r+0x76>
 80062ee:	4653      	mov	r3, sl
 80062f0:	4632      	mov	r2, r6
 80062f2:	4621      	mov	r1, r4
 80062f4:	4640      	mov	r0, r8
 80062f6:	f7ff ff71 	bl	80061dc <__ssputs_r>
 80062fa:	3001      	adds	r0, #1
 80062fc:	f000 80a4 	beq.w	8006448 <_svfiprintf_r+0x1b8>
 8006300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006302:	4453      	add	r3, sl
 8006304:	9309      	str	r3, [sp, #36]	; 0x24
 8006306:	783b      	ldrb	r3, [r7, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 809d 	beq.w	8006448 <_svfiprintf_r+0x1b8>
 800630e:	2300      	movs	r3, #0
 8006310:	f04f 32ff 	mov.w	r2, #4294967295
 8006314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006318:	9304      	str	r3, [sp, #16]
 800631a:	9307      	str	r3, [sp, #28]
 800631c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006320:	931a      	str	r3, [sp, #104]	; 0x68
 8006322:	462f      	mov	r7, r5
 8006324:	2205      	movs	r2, #5
 8006326:	f817 1b01 	ldrb.w	r1, [r7], #1
 800632a:	4850      	ldr	r0, [pc, #320]	; (800646c <_svfiprintf_r+0x1dc>)
 800632c:	f7f9 ff58 	bl	80001e0 <memchr>
 8006330:	9b04      	ldr	r3, [sp, #16]
 8006332:	b9d0      	cbnz	r0, 800636a <_svfiprintf_r+0xda>
 8006334:	06d9      	lsls	r1, r3, #27
 8006336:	bf44      	itt	mi
 8006338:	2220      	movmi	r2, #32
 800633a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800633e:	071a      	lsls	r2, r3, #28
 8006340:	bf44      	itt	mi
 8006342:	222b      	movmi	r2, #43	; 0x2b
 8006344:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006348:	782a      	ldrb	r2, [r5, #0]
 800634a:	2a2a      	cmp	r2, #42	; 0x2a
 800634c:	d015      	beq.n	800637a <_svfiprintf_r+0xea>
 800634e:	9a07      	ldr	r2, [sp, #28]
 8006350:	462f      	mov	r7, r5
 8006352:	2000      	movs	r0, #0
 8006354:	250a      	movs	r5, #10
 8006356:	4639      	mov	r1, r7
 8006358:	f811 3b01 	ldrb.w	r3, [r1], #1
 800635c:	3b30      	subs	r3, #48	; 0x30
 800635e:	2b09      	cmp	r3, #9
 8006360:	d94d      	bls.n	80063fe <_svfiprintf_r+0x16e>
 8006362:	b1b8      	cbz	r0, 8006394 <_svfiprintf_r+0x104>
 8006364:	e00f      	b.n	8006386 <_svfiprintf_r+0xf6>
 8006366:	462f      	mov	r7, r5
 8006368:	e7b8      	b.n	80062dc <_svfiprintf_r+0x4c>
 800636a:	4a40      	ldr	r2, [pc, #256]	; (800646c <_svfiprintf_r+0x1dc>)
 800636c:	1a80      	subs	r0, r0, r2
 800636e:	fa0b f000 	lsl.w	r0, fp, r0
 8006372:	4318      	orrs	r0, r3
 8006374:	9004      	str	r0, [sp, #16]
 8006376:	463d      	mov	r5, r7
 8006378:	e7d3      	b.n	8006322 <_svfiprintf_r+0x92>
 800637a:	9a03      	ldr	r2, [sp, #12]
 800637c:	1d11      	adds	r1, r2, #4
 800637e:	6812      	ldr	r2, [r2, #0]
 8006380:	9103      	str	r1, [sp, #12]
 8006382:	2a00      	cmp	r2, #0
 8006384:	db01      	blt.n	800638a <_svfiprintf_r+0xfa>
 8006386:	9207      	str	r2, [sp, #28]
 8006388:	e004      	b.n	8006394 <_svfiprintf_r+0x104>
 800638a:	4252      	negs	r2, r2
 800638c:	f043 0302 	orr.w	r3, r3, #2
 8006390:	9207      	str	r2, [sp, #28]
 8006392:	9304      	str	r3, [sp, #16]
 8006394:	783b      	ldrb	r3, [r7, #0]
 8006396:	2b2e      	cmp	r3, #46	; 0x2e
 8006398:	d10c      	bne.n	80063b4 <_svfiprintf_r+0x124>
 800639a:	787b      	ldrb	r3, [r7, #1]
 800639c:	2b2a      	cmp	r3, #42	; 0x2a
 800639e:	d133      	bne.n	8006408 <_svfiprintf_r+0x178>
 80063a0:	9b03      	ldr	r3, [sp, #12]
 80063a2:	1d1a      	adds	r2, r3, #4
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	9203      	str	r2, [sp, #12]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	bfb8      	it	lt
 80063ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80063b0:	3702      	adds	r7, #2
 80063b2:	9305      	str	r3, [sp, #20]
 80063b4:	4d2e      	ldr	r5, [pc, #184]	; (8006470 <_svfiprintf_r+0x1e0>)
 80063b6:	7839      	ldrb	r1, [r7, #0]
 80063b8:	2203      	movs	r2, #3
 80063ba:	4628      	mov	r0, r5
 80063bc:	f7f9 ff10 	bl	80001e0 <memchr>
 80063c0:	b138      	cbz	r0, 80063d2 <_svfiprintf_r+0x142>
 80063c2:	2340      	movs	r3, #64	; 0x40
 80063c4:	1b40      	subs	r0, r0, r5
 80063c6:	fa03 f000 	lsl.w	r0, r3, r0
 80063ca:	9b04      	ldr	r3, [sp, #16]
 80063cc:	4303      	orrs	r3, r0
 80063ce:	3701      	adds	r7, #1
 80063d0:	9304      	str	r3, [sp, #16]
 80063d2:	7839      	ldrb	r1, [r7, #0]
 80063d4:	4827      	ldr	r0, [pc, #156]	; (8006474 <_svfiprintf_r+0x1e4>)
 80063d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063da:	2206      	movs	r2, #6
 80063dc:	1c7e      	adds	r6, r7, #1
 80063de:	f7f9 feff 	bl	80001e0 <memchr>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d038      	beq.n	8006458 <_svfiprintf_r+0x1c8>
 80063e6:	4b24      	ldr	r3, [pc, #144]	; (8006478 <_svfiprintf_r+0x1e8>)
 80063e8:	bb13      	cbnz	r3, 8006430 <_svfiprintf_r+0x1a0>
 80063ea:	9b03      	ldr	r3, [sp, #12]
 80063ec:	3307      	adds	r3, #7
 80063ee:	f023 0307 	bic.w	r3, r3, #7
 80063f2:	3308      	adds	r3, #8
 80063f4:	9303      	str	r3, [sp, #12]
 80063f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f8:	444b      	add	r3, r9
 80063fa:	9309      	str	r3, [sp, #36]	; 0x24
 80063fc:	e76d      	b.n	80062da <_svfiprintf_r+0x4a>
 80063fe:	fb05 3202 	mla	r2, r5, r2, r3
 8006402:	2001      	movs	r0, #1
 8006404:	460f      	mov	r7, r1
 8006406:	e7a6      	b.n	8006356 <_svfiprintf_r+0xc6>
 8006408:	2300      	movs	r3, #0
 800640a:	3701      	adds	r7, #1
 800640c:	9305      	str	r3, [sp, #20]
 800640e:	4619      	mov	r1, r3
 8006410:	250a      	movs	r5, #10
 8006412:	4638      	mov	r0, r7
 8006414:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006418:	3a30      	subs	r2, #48	; 0x30
 800641a:	2a09      	cmp	r2, #9
 800641c:	d903      	bls.n	8006426 <_svfiprintf_r+0x196>
 800641e:	2b00      	cmp	r3, #0
 8006420:	d0c8      	beq.n	80063b4 <_svfiprintf_r+0x124>
 8006422:	9105      	str	r1, [sp, #20]
 8006424:	e7c6      	b.n	80063b4 <_svfiprintf_r+0x124>
 8006426:	fb05 2101 	mla	r1, r5, r1, r2
 800642a:	2301      	movs	r3, #1
 800642c:	4607      	mov	r7, r0
 800642e:	e7f0      	b.n	8006412 <_svfiprintf_r+0x182>
 8006430:	ab03      	add	r3, sp, #12
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	4622      	mov	r2, r4
 8006436:	4b11      	ldr	r3, [pc, #68]	; (800647c <_svfiprintf_r+0x1ec>)
 8006438:	a904      	add	r1, sp, #16
 800643a:	4640      	mov	r0, r8
 800643c:	f7fe f8d4 	bl	80045e8 <_printf_float>
 8006440:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006444:	4681      	mov	r9, r0
 8006446:	d1d6      	bne.n	80063f6 <_svfiprintf_r+0x166>
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	065b      	lsls	r3, r3, #25
 800644c:	f53f af35 	bmi.w	80062ba <_svfiprintf_r+0x2a>
 8006450:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006452:	b01d      	add	sp, #116	; 0x74
 8006454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006458:	ab03      	add	r3, sp, #12
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	4622      	mov	r2, r4
 800645e:	4b07      	ldr	r3, [pc, #28]	; (800647c <_svfiprintf_r+0x1ec>)
 8006460:	a904      	add	r1, sp, #16
 8006462:	4640      	mov	r0, r8
 8006464:	f7fe fb76 	bl	8004b54 <_printf_i>
 8006468:	e7ea      	b.n	8006440 <_svfiprintf_r+0x1b0>
 800646a:	bf00      	nop
 800646c:	08006704 	.word	0x08006704
 8006470:	0800670a 	.word	0x0800670a
 8006474:	0800670e 	.word	0x0800670e
 8006478:	080045e9 	.word	0x080045e9
 800647c:	080061dd 	.word	0x080061dd

08006480 <_sbrk_r>:
 8006480:	b538      	push	{r3, r4, r5, lr}
 8006482:	4c06      	ldr	r4, [pc, #24]	; (800649c <_sbrk_r+0x1c>)
 8006484:	2300      	movs	r3, #0
 8006486:	4605      	mov	r5, r0
 8006488:	4608      	mov	r0, r1
 800648a:	6023      	str	r3, [r4, #0]
 800648c:	f7fc f874 	bl	8002578 <_sbrk>
 8006490:	1c43      	adds	r3, r0, #1
 8006492:	d102      	bne.n	800649a <_sbrk_r+0x1a>
 8006494:	6823      	ldr	r3, [r4, #0]
 8006496:	b103      	cbz	r3, 800649a <_sbrk_r+0x1a>
 8006498:	602b      	str	r3, [r5, #0]
 800649a:	bd38      	pop	{r3, r4, r5, pc}
 800649c:	20000314 	.word	0x20000314

080064a0 <__ascii_mbtowc>:
 80064a0:	b082      	sub	sp, #8
 80064a2:	b901      	cbnz	r1, 80064a6 <__ascii_mbtowc+0x6>
 80064a4:	a901      	add	r1, sp, #4
 80064a6:	b142      	cbz	r2, 80064ba <__ascii_mbtowc+0x1a>
 80064a8:	b14b      	cbz	r3, 80064be <__ascii_mbtowc+0x1e>
 80064aa:	7813      	ldrb	r3, [r2, #0]
 80064ac:	600b      	str	r3, [r1, #0]
 80064ae:	7812      	ldrb	r2, [r2, #0]
 80064b0:	1c10      	adds	r0, r2, #0
 80064b2:	bf18      	it	ne
 80064b4:	2001      	movne	r0, #1
 80064b6:	b002      	add	sp, #8
 80064b8:	4770      	bx	lr
 80064ba:	4610      	mov	r0, r2
 80064bc:	e7fb      	b.n	80064b6 <__ascii_mbtowc+0x16>
 80064be:	f06f 0001 	mvn.w	r0, #1
 80064c2:	e7f8      	b.n	80064b6 <__ascii_mbtowc+0x16>

080064c4 <memmove>:
 80064c4:	4288      	cmp	r0, r1
 80064c6:	b510      	push	{r4, lr}
 80064c8:	eb01 0302 	add.w	r3, r1, r2
 80064cc:	d807      	bhi.n	80064de <memmove+0x1a>
 80064ce:	1e42      	subs	r2, r0, #1
 80064d0:	4299      	cmp	r1, r3
 80064d2:	d00a      	beq.n	80064ea <memmove+0x26>
 80064d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064d8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80064dc:	e7f8      	b.n	80064d0 <memmove+0xc>
 80064de:	4283      	cmp	r3, r0
 80064e0:	d9f5      	bls.n	80064ce <memmove+0xa>
 80064e2:	1881      	adds	r1, r0, r2
 80064e4:	1ad2      	subs	r2, r2, r3
 80064e6:	42d3      	cmn	r3, r2
 80064e8:	d100      	bne.n	80064ec <memmove+0x28>
 80064ea:	bd10      	pop	{r4, pc}
 80064ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80064f0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80064f4:	e7f7      	b.n	80064e6 <memmove+0x22>

080064f6 <__malloc_lock>:
 80064f6:	4770      	bx	lr

080064f8 <__malloc_unlock>:
 80064f8:	4770      	bx	lr

080064fa <_realloc_r>:
 80064fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064fc:	4607      	mov	r7, r0
 80064fe:	4614      	mov	r4, r2
 8006500:	460e      	mov	r6, r1
 8006502:	b921      	cbnz	r1, 800650e <_realloc_r+0x14>
 8006504:	4611      	mov	r1, r2
 8006506:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800650a:	f7ff be0d 	b.w	8006128 <_malloc_r>
 800650e:	b922      	cbnz	r2, 800651a <_realloc_r+0x20>
 8006510:	f7ff fdbc 	bl	800608c <_free_r>
 8006514:	4625      	mov	r5, r4
 8006516:	4628      	mov	r0, r5
 8006518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800651a:	f000 f821 	bl	8006560 <_malloc_usable_size_r>
 800651e:	42a0      	cmp	r0, r4
 8006520:	d20f      	bcs.n	8006542 <_realloc_r+0x48>
 8006522:	4621      	mov	r1, r4
 8006524:	4638      	mov	r0, r7
 8006526:	f7ff fdff 	bl	8006128 <_malloc_r>
 800652a:	4605      	mov	r5, r0
 800652c:	2800      	cmp	r0, #0
 800652e:	d0f2      	beq.n	8006516 <_realloc_r+0x1c>
 8006530:	4631      	mov	r1, r6
 8006532:	4622      	mov	r2, r4
 8006534:	f7ff fab6 	bl	8005aa4 <memcpy>
 8006538:	4631      	mov	r1, r6
 800653a:	4638      	mov	r0, r7
 800653c:	f7ff fda6 	bl	800608c <_free_r>
 8006540:	e7e9      	b.n	8006516 <_realloc_r+0x1c>
 8006542:	4635      	mov	r5, r6
 8006544:	e7e7      	b.n	8006516 <_realloc_r+0x1c>

08006546 <__ascii_wctomb>:
 8006546:	b149      	cbz	r1, 800655c <__ascii_wctomb+0x16>
 8006548:	2aff      	cmp	r2, #255	; 0xff
 800654a:	bf85      	ittet	hi
 800654c:	238a      	movhi	r3, #138	; 0x8a
 800654e:	6003      	strhi	r3, [r0, #0]
 8006550:	700a      	strbls	r2, [r1, #0]
 8006552:	f04f 30ff 	movhi.w	r0, #4294967295
 8006556:	bf98      	it	ls
 8006558:	2001      	movls	r0, #1
 800655a:	4770      	bx	lr
 800655c:	4608      	mov	r0, r1
 800655e:	4770      	bx	lr

08006560 <_malloc_usable_size_r>:
 8006560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006564:	1f18      	subs	r0, r3, #4
 8006566:	2b00      	cmp	r3, #0
 8006568:	bfbc      	itt	lt
 800656a:	580b      	ldrlt	r3, [r1, r0]
 800656c:	18c0      	addlt	r0, r0, r3
 800656e:	4770      	bx	lr

08006570 <_init>:
 8006570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006572:	bf00      	nop
 8006574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006576:	bc08      	pop	{r3}
 8006578:	469e      	mov	lr, r3
 800657a:	4770      	bx	lr

0800657c <_fini>:
 800657c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800657e:	bf00      	nop
 8006580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006582:	bc08      	pop	{r3}
 8006584:	469e      	mov	lr, r3
 8006586:	4770      	bx	lr
