<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter.vhd" target="rtwreport_document_frame" id="linkToText_plain">UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\UZ_D_GaN_Inverter\UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2022-02-02 11:26:32</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- AXI_Gan_Temp_1_period         ce_out        1e-08</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">-- AXI_Gan_Temp_1_hightime       ce_out        1e-08</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">-- AXI_Gan_Temp_1_lowtime        ce_out        1e-08</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">-- AXI_Gan_Temp_1_dutycyc        ce_out        1e-08</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">-- AXI_Gan_Temp_2_period         ce_out        1e-08</span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">-- AXI_Gan_Temp_2_hightime       ce_out        1e-08</span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">-- AXI_Gan_Temp_2_lowtime        ce_out        1e-08</span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">-- AXI_Gan_Temp_2_dutycyc        ce_out        1e-08</span>
</span><span><a class="LN" name="32">   32   </a><span class="CT">-- AXI_Gan_Temp_3_period         ce_out        1e-08</span>
</span><span><a class="LN" name="33">   33   </a><span class="CT">-- AXI_Gan_Temp_3_hightime       ce_out        1e-08</span>
</span><span><a class="LN" name="34">   34   </a><span class="CT">-- AXI_Gan_Temp_3_lowtime        ce_out        1e-08</span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">-- AXI_Gan_Temp_3_dutycyc        ce_out        1e-08</span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">-- AXI_Gan_Temp_4_period         ce_out        1e-08</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">-- AXI_Gan_Temp_4_hightime       ce_out        1e-08</span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">-- AXI_Gan_Temp_4_lowtime        ce_out        1e-08</span>
</span><span><a class="LN" name="39">   39   </a><span class="CT">-- AXI_Gan_Temp_4_dutycyc        ce_out        1e-08</span>
</span><span><a class="LN" name="40">   40   </a><span class="CT">-- AXI_Gan_Temp_5_period         ce_out        1e-08</span>
</span><span><a class="LN" name="41">   41   </a><span class="CT">-- AXI_Gan_Temp_5_hightime       ce_out        1e-08</span>
</span><span><a class="LN" name="42">   42   </a><span class="CT">-- AXI_Gan_Temp_5_lowtime        ce_out        1e-08</span>
</span><span><a class="LN" name="43">   43   </a><span class="CT">-- AXI_Gan_Temp_5_dutycyc        ce_out        1e-08</span>
</span><span><a class="LN" name="44">   44   </a><span class="CT">-- AXI_Gan_Temp_6_period         ce_out        1e-08</span>
</span><span><a class="LN" name="45">   45   </a><span class="CT">-- AXI_Gan_Temp_6_hightime       ce_out        1e-08</span>
</span><span><a class="LN" name="46">   46   </a><span class="CT">-- AXI_Gan_Temp_6_lowtime        ce_out        1e-08</span>
</span><span><a class="LN" name="47">   47   </a><span class="CT">-- AXI_Gan_Temp_6_dutycyc        ce_out        1e-08</span>
</span><span><a class="LN" name="48">   48   </a><span class="CT">-- AXI_GaN_FAULT                 ce_out        1e-08</span>
</span><span><a class="LN" name="49">   49   </a><span class="CT">-- AXI_GaN_OC                    ce_out        1e-08</span>
</span><span><a class="LN" name="50">   50   </a><span class="CT">-- AXI_I_DIAG                    ce_out        1e-08</span>
</span><span><a class="LN" name="51">   51   </a><span class="CT">-- PWM_EN                        ce_out        1e-08</span>
</span><span><a class="LN" name="52">   52   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="53">   53   </a><span class="CT">-- </span>
</span><span><a class="LN" name="54">   54   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="55">   55   </a>
</span><span><a class="LN" name="56">   56   </a>
</span><span><a class="LN" name="57">   57   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="58">   58   </a><span class="CT">-- </span>
</span><span><a class="LN" name="59">   59   </a><span class="CT">-- Module: UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter</span>
</span><span><a class="LN" name="60">   60   </a><span class="CT">-- Source Path: UZ_D_GaN_Inverter/UZ_D_GaN_Inverter</span>
</span><span><a class="LN" name="61">   61   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="62">   62   </a><span class="CT">-- </span>
</span><span><a class="LN" name="63">   63   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="64">   64   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="65">   65   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="66">   66   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="67">   67   </a><span class="KW">USE</span> work.UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="68">   68   </a>
</span><span><a class="LN" name="69">   69   </a><span class="KW">ENTITY</span> UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter <span class="KW">IS</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="71">   71   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="72">   72   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="73">   73   </a>        GaN_Temp                          :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="74">   74   </a>        GaN_FAULT                         :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="75">   75   </a>        GaN_OC                            :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="76">   76   </a>        I_DIAG                            :   <span class="KW">IN</span>    std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="77">   77   </a>        AXI_PWM_Enable                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="78">   78   </a>        AXI_en_in                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="79">   79   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="80">   80   </a>        AXI_Gan_Temp_1_period             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="81">   81   </a>        AXI_Gan_Temp_1_hightime           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="82">   82   </a>        AXI_Gan_Temp_1_lowtime            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="83">   83   </a>        AXI_Gan_Temp_1_dutycyc            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="84">   84   </a>        AXI_Gan_Temp_2_period             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="85">   85   </a>        AXI_Gan_Temp_2_hightime           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="86">   86   </a>        AXI_Gan_Temp_2_lowtime            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="87">   87   </a>        AXI_Gan_Temp_2_dutycyc            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="88">   88   </a>        AXI_Gan_Temp_3_period             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="89">   89   </a>        AXI_Gan_Temp_3_hightime           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="90">   90   </a>        AXI_Gan_Temp_3_lowtime            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="91">   91   </a>        AXI_Gan_Temp_3_dutycyc            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="92">   92   </a>        AXI_Gan_Temp_4_period             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="93">   93   </a>        AXI_Gan_Temp_4_hightime           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="94">   94   </a>        AXI_Gan_Temp_4_lowtime            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="95">   95   </a>        AXI_Gan_Temp_4_dutycyc            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="96">   96   </a>        AXI_Gan_Temp_5_period             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="97">   97   </a>        AXI_Gan_Temp_5_hightime           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="98">   98   </a>        AXI_Gan_Temp_5_lowtime            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="99">   99   </a>        AXI_Gan_Temp_5_dutycyc            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="100">  100   </a>        AXI_Gan_Temp_6_period             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="101">  101   </a>        AXI_Gan_Temp_6_hightime           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="102">  102   </a>        AXI_Gan_Temp_6_lowtime            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="103">  103   </a>        AXI_Gan_Temp_6_dutycyc            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="104">  104   </a>        AXI_GaN_FAULT                     :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="105">  105   </a>        AXI_GaN_OC                        :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="106">  106   </a>        AXI_I_DIAG                        :   <span class="KW">OUT</span>   std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="107">  107   </a>        PWM_EN                            :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="108">  108   </a>        );
</span><span><a class="LN" name="109">  109   </a><span class="KW">END</span> UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter;
</span><span><a class="LN" name="110">  110   </a>
</span><span><a class="LN" name="111">  111   </a>
</span><span><a class="LN" name="112">  112   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter <span class="KW">IS</span>
</span><span><a class="LN" name="113">  113   </a>
</span><span><a class="LN" name="114">  114   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">COMPONENT</span> UZ_D_GaN_Inverter_src_PWMdutyFreqDetection
</span><span><a class="LN" name="116">  116   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="117">  117   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="118">  118   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="119">  119   </a>          In1                             :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="120">  120   </a>          en_in_AXI                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="121">  121   </a>          AXI_period                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="122">  122   </a>          AXI_hightime                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="123">  123   </a>          AXI_lowtime                     :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="124">  124   </a>          AXI_dutycyc                     :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="125">  125   </a>          );
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="127">  127   </a>
</span><span><a class="LN" name="128">  128   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : UZ_D_GaN_Inverter_src_PWMdutyFreqDetection
</span><span><a class="LN" name="130">  130   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.UZ_D_GaN_Inverter_src_PWMdutyFreqDetection(rtl);
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> GaN_Temp_unsigned                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> Bit_Slice_GaN_Temp1_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> Bit_Slice_GaN_Temp2_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> Bit_Slice_GaN_Temp3_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> Bit_Slice_GaN_Temp4_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> Bit_Slice_GaN_Temp5_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> Bit_Slice_GaN_Temp6_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> Mux_out1                         : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix1 [6]</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : std_logic;
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> Mux1_out1                        : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- boolean [6]</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out1        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out2        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out3        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> PWMdutyFreqDetection_out4        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix32 [6]</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> GaN_FAULT_unsigned               : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : vector_of_unsigned6(0 <span class="KW">TO</span> 27);  <span class="CT">-- ufix6 [28]</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> GaN_OC_unsigned                  : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> delayMatch1_reg                  : vector_of_unsigned6(0 <span class="KW">TO</span> 27);  <span class="CT">-- ufix6 [28]</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> I_DIAG_unsigned                  : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> delayMatch2_reg                  : vector_of_unsigned4(0 <span class="KW">TO</span> 27);  <span class="CT">-- ufix4 [28]</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> delayMatch3_reg                  : std_logic_vector(0 <span class="KW">TO</span> 27);  <span class="CT">-- ufix1 [28]</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" name="159">  159   </a>
</span><span><a class="LN" name="160">  160   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="CT">-- Enable PWM signal input</span>
</span><span><a class="LN" name="162">  162   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="163">  163   </a>  <span class="CT">-- OC signals</span>
</span><span><a class="LN" name="164">  164   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="165">  165   </a>  <span class="CT">-- GaN_Temp_H1   (LSB)</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="167">  167   </a>  <span class="CT">-- GaN_Temp_L1</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="169">  169   </a>  <span class="CT">-- GaN_Temp_H2</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="171">  171   </a>  <span class="CT">-- GaN_Temp_L2</span>
</span><span><a class="LN" name="172">  172   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="173">  173   </a>  <span class="CT">-- GaN_Temp_H3</span>
</span><span><a class="LN" name="174">  174   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="175">  175   </a>  <span class="CT">-- GaN_Temp_L3</span>
</span><span><a class="LN" name="176">  176   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="177">  177   </a>  <span class="CT">-- GaN_FAULT_H1   (LSB)</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="179">  179   </a>  <span class="CT">-- GaN_FAULT_L1</span>
</span><span><a class="LN" name="180">  180   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="181">  181   </a>  <span class="CT">-- GaN_FAULT_H2</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="183">  183   </a>  <span class="CT">-- GaN_FAULT_L2</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="185">  185   </a>  <span class="CT">-- GaN_FAULT_H3</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="187">  187   </a>  <span class="CT">-- GaN_FAULT_L3</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="189">  189   </a>  <span class="CT">-- GaN_OC_H1   (LSB)</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="191">  191   </a>  <span class="CT">-- GaN_OC_L1</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="193">  193   </a>  <span class="CT">-- GaN_OC_H2</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="195">  195   </a>  <span class="CT">-- GaN_OC_L2</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="197">  197   </a>  <span class="CT">-- GaN_OC_H3</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="199">  199   </a>  <span class="CT">-- GaN_OC_L3</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="201">  201   </a>  <span class="CT">-- *OC = over current</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="203">  203   </a>  <span class="CT">-- I_DIAG   (LSB)</span>
</span><span><a class="LN" name="204">  204   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="205">  205   </a>  <span class="CT">-- I_DIAG1</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="207">  207   </a>  <span class="CT">-- I_DIAG2</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="209">  209   </a>  <span class="CT">-- I_DAIG3</span>
</span><span><a class="LN" name="210">  210   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="211">  211   </a>  <span class="CT">-- FAULT signals</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="213">  213   </a>  <span class="CT">-- I_DIAG signals</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="215">  215   </a>  <span class="CT">-- PWM_EN</span>
</span><span><a class="LN" name="216">  216   </a>
</span><span><a class="LN" name="217">  217   </a>  GaN_Temp_unsigned &lt;= unsigned(GaN_Temp);
</span><span><a class="LN" name="218">  218   </a>
</span><span><a class="LN" name="219">  219   </a>  Bit_Slice_GaN_Temp1_out1 &lt;= GaN_Temp_unsigned(0);
</span><span><a class="LN" name="220">  220   </a>
</span><span><a class="LN" name="221">  221   </a>  Bit_Slice_GaN_Temp2_out1 &lt;= GaN_Temp_unsigned(1);
</span><span><a class="LN" name="222">  222   </a>
</span><span><a class="LN" name="223">  223   </a>  Bit_Slice_GaN_Temp3_out1 &lt;= GaN_Temp_unsigned(2);
</span><span><a class="LN" name="224">  224   </a>
</span><span><a class="LN" name="225">  225   </a>  Bit_Slice_GaN_Temp4_out1 &lt;= GaN_Temp_unsigned(3);
</span><span><a class="LN" name="226">  226   </a>
</span><span><a class="LN" name="227">  227   </a>  Bit_Slice_GaN_Temp5_out1 &lt;= GaN_Temp_unsigned(4);
</span><span><a class="LN" name="228">  228   </a>
</span><span><a class="LN" name="229">  229   </a>  Bit_Slice_GaN_Temp6_out1 &lt;= GaN_Temp_unsigned(5);
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>  Mux_out1(0) &lt;= Bit_Slice_GaN_Temp1_out1;
</span><span><a class="LN" name="232">  232   </a>  Mux_out1(1) &lt;= Bit_Slice_GaN_Temp2_out1;
</span><span><a class="LN" name="233">  233   </a>  Mux_out1(2) &lt;= Bit_Slice_GaN_Temp3_out1;
</span><span><a class="LN" name="234">  234   </a>  Mux_out1(3) &lt;= Bit_Slice_GaN_Temp4_out1;
</span><span><a class="LN" name="235">  235   </a>  Mux_out1(4) &lt;= Bit_Slice_GaN_Temp5_out1;
</span><span><a class="LN" name="236">  236   </a>  Mux_out1(5) &lt;= Bit_Slice_GaN_Temp6_out1;
</span><span><a class="LN" name="237">  237   </a>
</span><span><a class="LN" name="238">  238   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" name="239">  239   </a>
</span><span><a class="LN" name="240">  240   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="242">  242   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="243">  243   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="244">  244   </a>        Delay4_out1 &lt;= '0';
</span><span><a class="LN" name="245">  245   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="246">  246   </a>        Delay4_out1 &lt;= AXI_en_in;
</span><span><a class="LN" name="247">  247   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="248">  248   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" name="250">  250   </a>
</span><span><a class="LN" name="251">  251   </a>
</span><span><a class="LN" name="252">  252   </a>  Mux1_out1(0) &lt;= Delay4_out1;
</span><span><a class="LN" name="253">  253   </a>  Mux1_out1(1) &lt;= Delay4_out1;
</span><span><a class="LN" name="254">  254   </a>  Mux1_out1(2) &lt;= Delay4_out1;
</span><span><a class="LN" name="255">  255   </a>  Mux1_out1(3) &lt;= Delay4_out1;
</span><span><a class="LN" name="256">  256   </a>  Mux1_out1(4) &lt;= Delay4_out1;
</span><span><a class="LN" name="257">  257   </a>  Mux1_out1(5) &lt;= Delay4_out1;
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>  GEN_LABEL: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 5 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="260">  260   </a>    u_PWMdutyFreqDetection : UZ_D_GaN_Inverter_src_PWMdutyFreqDetection
</span><span><a class="LN" name="261">  261   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="262">  262   </a>                reset =&gt; reset,
</span><span><a class="LN" name="263">  263   </a>                enb =&gt; clk_enable,
</span><span><a class="LN" name="264">  264   </a>                In1 =&gt; Mux_out1(k),  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="265">  265   </a>                en_in_AXI =&gt; Mux1_out1(k),
</span><span><a class="LN" name="266">  266   </a>                AXI_period =&gt; PWMdutyFreqDetection_out1(k),  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="267">  267   </a>                AXI_hightime =&gt; PWMdutyFreqDetection_out2(k),  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="268">  268   </a>                AXI_lowtime =&gt; PWMdutyFreqDetection_out3(k),  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="269">  269   </a>                AXI_dutycyc =&gt; PWMdutyFreqDetection_out4(k)  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="270">  270   </a>                );
</span><span><a class="LN" name="271">  271   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="272">  272   </a>
</span><span><a class="LN" name="273">  273   </a>  GaN_FAULT_unsigned &lt;= unsigned(GaN_FAULT);
</span><span><a class="LN" name="274">  274   </a>
</span><span><a class="LN" name="275">  275   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="276">  276   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="277">  277   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="278">  278   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="279">  279   </a>        delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 6));
</span><span><a class="LN" name="280">  280   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="281">  281   </a>        delayMatch_reg(0) &lt;= GaN_FAULT_unsigned;
</span><span><a class="LN" name="282">  282   </a>        delayMatch_reg(1 <span class="KW">TO</span> 27) &lt;= delayMatch_reg(0 <span class="KW">TO</span> 26);
</span><span><a class="LN" name="283">  283   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="284">  284   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" name="286">  286   </a>
</span><span><a class="LN" name="287">  287   </a>  Delay_out1 &lt;= delayMatch_reg(27);
</span><span><a class="LN" name="288">  288   </a>
</span><span><a class="LN" name="289">  289   </a>  AXI_GaN_FAULT &lt;= std_logic_vector(Delay_out1);
</span><span><a class="LN" name="290">  290   </a>
</span><span><a class="LN" name="291">  291   </a>  GaN_OC_unsigned &lt;= unsigned(GaN_OC);
</span><span><a class="LN" name="292">  292   </a>
</span><span><a class="LN" name="293">  293   </a>  delayMatch1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="294">  294   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="295">  295   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="296">  296   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="297">  297   </a>        delayMatch1_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 6));
</span><span><a class="LN" name="298">  298   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="299">  299   </a>        delayMatch1_reg(0) &lt;= GaN_OC_unsigned;
</span><span><a class="LN" name="300">  300   </a>        delayMatch1_reg(1 <span class="KW">TO</span> 27) &lt;= delayMatch1_reg(0 <span class="KW">TO</span> 26);
</span><span><a class="LN" name="301">  301   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="302">  302   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch1_process;
</span><span><a class="LN" name="304">  304   </a>
</span><span><a class="LN" name="305">  305   </a>  Delay1_out1 &lt;= delayMatch1_reg(27);
</span><span><a class="LN" name="306">  306   </a>
</span><span><a class="LN" name="307">  307   </a>  AXI_GaN_OC &lt;= std_logic_vector(Delay1_out1);
</span><span><a class="LN" name="308">  308   </a>
</span><span><a class="LN" name="309">  309   </a>  I_DIAG_unsigned &lt;= unsigned(I_DIAG);
</span><span><a class="LN" name="310">  310   </a>
</span><span><a class="LN" name="311">  311   </a>  delayMatch2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="312">  312   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="313">  313   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="314">  314   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="315">  315   </a>        delayMatch2_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0#, 4));
</span><span><a class="LN" name="316">  316   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="317">  317   </a>        delayMatch2_reg(0) &lt;= I_DIAG_unsigned;
</span><span><a class="LN" name="318">  318   </a>        delayMatch2_reg(1 <span class="KW">TO</span> 27) &lt;= delayMatch2_reg(0 <span class="KW">TO</span> 26);
</span><span><a class="LN" name="319">  319   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="320">  320   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="321">  321   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch2_process;
</span><span><a class="LN" name="322">  322   </a>
</span><span><a class="LN" name="323">  323   </a>  Delay2_out1 &lt;= delayMatch2_reg(27);
</span><span><a class="LN" name="324">  324   </a>
</span><span><a class="LN" name="325">  325   </a>  AXI_I_DIAG &lt;= std_logic_vector(Delay2_out1);
</span><span><a class="LN" name="326">  326   </a>
</span><span><a class="LN" name="327">  327   </a>  delayMatch3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="328">  328   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="329">  329   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="330">  330   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="331">  331   </a>        delayMatch3_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="332">  332   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="333">  333   </a>        delayMatch3_reg(0) &lt;= AXI_PWM_Enable;
</span><span><a class="LN" name="334">  334   </a>        delayMatch3_reg(1 <span class="KW">TO</span> 27) &lt;= delayMatch3_reg(0 <span class="KW">TO</span> 26);
</span><span><a class="LN" name="335">  335   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="336">  336   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="337">  337   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch3_process;
</span><span><a class="LN" name="338">  338   </a>
</span><span><a class="LN" name="339">  339   </a>  Delay3_out1 &lt;= delayMatch3_reg(27);
</span><span><a class="LN" name="340">  340   </a>
</span><span><a class="LN" name="341">  341   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" name="342">  342   </a>
</span><span><a class="LN" name="343">  343   </a>  AXI_Gan_Temp_1_period &lt;= PWMdutyFreqDetection_out1(0);
</span><span><a class="LN" name="344">  344   </a>
</span><span><a class="LN" name="345">  345   </a>  AXI_Gan_Temp_1_hightime &lt;= PWMdutyFreqDetection_out2(0);
</span><span><a class="LN" name="346">  346   </a>
</span><span><a class="LN" name="347">  347   </a>  AXI_Gan_Temp_1_lowtime &lt;= PWMdutyFreqDetection_out3(0);
</span><span><a class="LN" name="348">  348   </a>
</span><span><a class="LN" name="349">  349   </a>  AXI_Gan_Temp_1_dutycyc &lt;= PWMdutyFreqDetection_out4(0);
</span><span><a class="LN" name="350">  350   </a>
</span><span><a class="LN" name="351">  351   </a>  AXI_Gan_Temp_2_period &lt;= PWMdutyFreqDetection_out1(1);
</span><span><a class="LN" name="352">  352   </a>
</span><span><a class="LN" name="353">  353   </a>  AXI_Gan_Temp_2_hightime &lt;= PWMdutyFreqDetection_out2(1);
</span><span><a class="LN" name="354">  354   </a>
</span><span><a class="LN" name="355">  355   </a>  AXI_Gan_Temp_2_lowtime &lt;= PWMdutyFreqDetection_out3(1);
</span><span><a class="LN" name="356">  356   </a>
</span><span><a class="LN" name="357">  357   </a>  AXI_Gan_Temp_2_dutycyc &lt;= PWMdutyFreqDetection_out4(1);
</span><span><a class="LN" name="358">  358   </a>
</span><span><a class="LN" name="359">  359   </a>  AXI_Gan_Temp_3_period &lt;= PWMdutyFreqDetection_out1(2);
</span><span><a class="LN" name="360">  360   </a>
</span><span><a class="LN" name="361">  361   </a>  AXI_Gan_Temp_3_hightime &lt;= PWMdutyFreqDetection_out2(2);
</span><span><a class="LN" name="362">  362   </a>
</span><span><a class="LN" name="363">  363   </a>  AXI_Gan_Temp_3_lowtime &lt;= PWMdutyFreqDetection_out3(2);
</span><span><a class="LN" name="364">  364   </a>
</span><span><a class="LN" name="365">  365   </a>  AXI_Gan_Temp_3_dutycyc &lt;= PWMdutyFreqDetection_out4(2);
</span><span><a class="LN" name="366">  366   </a>
</span><span><a class="LN" name="367">  367   </a>  AXI_Gan_Temp_4_period &lt;= PWMdutyFreqDetection_out1(3);
</span><span><a class="LN" name="368">  368   </a>
</span><span><a class="LN" name="369">  369   </a>  AXI_Gan_Temp_4_hightime &lt;= PWMdutyFreqDetection_out2(3);
</span><span><a class="LN" name="370">  370   </a>
</span><span><a class="LN" name="371">  371   </a>  AXI_Gan_Temp_4_lowtime &lt;= PWMdutyFreqDetection_out3(3);
</span><span><a class="LN" name="372">  372   </a>
</span><span><a class="LN" name="373">  373   </a>  AXI_Gan_Temp_4_dutycyc &lt;= PWMdutyFreqDetection_out4(3);
</span><span><a class="LN" name="374">  374   </a>
</span><span><a class="LN" name="375">  375   </a>  AXI_Gan_Temp_5_period &lt;= PWMdutyFreqDetection_out1(4);
</span><span><a class="LN" name="376">  376   </a>
</span><span><a class="LN" name="377">  377   </a>  AXI_Gan_Temp_5_hightime &lt;= PWMdutyFreqDetection_out2(4);
</span><span><a class="LN" name="378">  378   </a>
</span><span><a class="LN" name="379">  379   </a>  AXI_Gan_Temp_5_lowtime &lt;= PWMdutyFreqDetection_out3(4);
</span><span><a class="LN" name="380">  380   </a>
</span><span><a class="LN" name="381">  381   </a>  AXI_Gan_Temp_5_dutycyc &lt;= PWMdutyFreqDetection_out4(4);
</span><span><a class="LN" name="382">  382   </a>
</span><span><a class="LN" name="383">  383   </a>  AXI_Gan_Temp_6_period &lt;= PWMdutyFreqDetection_out1(5);
</span><span><a class="LN" name="384">  384   </a>
</span><span><a class="LN" name="385">  385   </a>  AXI_Gan_Temp_6_hightime &lt;= PWMdutyFreqDetection_out2(5);
</span><span><a class="LN" name="386">  386   </a>
</span><span><a class="LN" name="387">  387   </a>  AXI_Gan_Temp_6_lowtime &lt;= PWMdutyFreqDetection_out3(5);
</span><span><a class="LN" name="388">  388   </a>
</span><span><a class="LN" name="389">  389   </a>  AXI_Gan_Temp_6_dutycyc &lt;= PWMdutyFreqDetection_out4(5);
</span><span><a class="LN" name="390">  390   </a>
</span><span><a class="LN" name="391">  391   </a>  PWM_EN &lt;= Delay3_out1;
</span><span><a class="LN" name="392">  392   </a>
</span><span><a class="LN" name="393">  393   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="394">  394   </a>
</span><span><a class="LN" name="395">  395   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>