

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_33_4_VITIS_LOOP_34_5'
================================================================
* Date:           Sun Feb  5 16:52:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.648 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  2.040 us|  2.040 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_4_VITIS_LOOP_34_5  |       32|       32|         5|          2|          1|    15|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|    6116|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|     770|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     127|    -|
|Register             |        -|     -|       52|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|       52|    7013|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dsub_64ns_64ns_64_1_full_dsp_1_U295  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |mul_8ns_10ns_17_1_1_U296             |mul_8ns_10ns_17_1_1             |        0|   0|  0|   62|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|   3|  0|  770|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_10ns_11ns_21_4_1_U297  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U298  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln33_1_fu_182_p2     |         +|   0|  0|    12|           4|           1|
    |add_ln33_fu_268_p2       |         +|   0|  0|    10|           3|           1|
    |add_ln34_fu_219_p2       |         +|   0|  0|     9|           2|           1|
    |add_ln35_10_fu_682_p2    |         +|   0|  0|    18|           9|           9|
    |add_ln35_11_fu_676_p2    |         +|   0|  0|    16|           9|           8|
    |add_ln35_1_fu_371_p2     |         +|   0|  0|    15|           8|           8|
    |add_ln35_2_fu_511_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln35_3_fu_469_p2     |         +|   0|  0|    19|           8|           8|
    |add_ln35_4_fu_337_p2     |         +|   0|  0|    18|          10|          10|
    |add_ln35_5_fu_584_p2     |         +|   0|  0|    15|           8|           8|
    |add_ln35_6_fu_343_p2     |         +|   0|  0|    18|          10|          10|
    |add_ln35_7_fu_594_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln35_8_fu_665_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln35_9_fu_671_p2     |         +|   0|  0|    18|           9|           9|
    |add_ln35_fu_478_p2       |         +|   0|  0|    18|           9|           9|
    |sub_ln35_1_fu_505_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln35_2_fu_463_p2     |         -|   0|  0|    19|           8|           8|
    |sub_ln35_3_fu_659_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln35_4_fu_298_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln35_fu_262_p2       |         -|   0|  0|    16|           9|           9|
    |icmp_ln33_fu_176_p2      |      icmp|   0|  0|     9|           4|           2|
    |icmp_ln34_fu_191_p2      |      icmp|   0|  0|     8|           2|           2|
    |lshr_ln35_1_fu_563_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln35_fu_533_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln33_1_fu_304_p3  |    select|   0|  0|     9|           1|           9|
    |select_ln33_2_fu_319_p3  |    select|   0|  0|     3|           1|           3|
    |select_ln33_fu_197_p3    |    select|   0|  0|     2|           1|           1|
    |epnp_d0                  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln35_3_fu_692_p2     |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  6116|        1522|        1572|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                |   9|          2|    2|          4|
    |epnp_address0                          |  14|          3|    8|         24|
    |epnp_we0                               |   9|          2|   56|        112|
    |i_158_fu_114                           |   9|          2|    3|          6|
    |indvar_flatten6_fu_118                 |   9|          2|    4|          8|
    |j_fu_110                               |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 127|         28|   85|        179|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |add_ln35_3_reg_826                   |  5|   0|    8|          3|
    |ap_CS_fsm                            |  2|   0|    2|          0|
    |ap_done_reg                          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |  1|   0|    1|          0|
    |i_158_fu_114                         |  3|   0|    3|          0|
    |icmp_ln33_reg_761                    |  1|   0|    1|          0|
    |icmp_ln34_reg_765                    |  1|   0|    1|          0|
    |indvar_flatten6_fu_118               |  4|   0|    4|          0|
    |j_fu_110                             |  2|   0|    2|          0|
    |select_ln33_1_reg_782                |  6|   0|    9|          3|
    |select_ln33_1_reg_782_pp0_iter1_reg  |  6|   0|    9|          3|
    |select_ln33_reg_771                  |  2|   0|    2|          0|
    |select_ln33_reg_771_pp0_iter1_reg    |  2|   0|    2|          0|
    |shl_ln35_7_reg_794                   |  2|   0|    5|          3|
    |shl_ln35_7_reg_794_pp0_iter1_reg     |  2|   0|    5|          3|
    |tmp_s_reg_815                        |  2|   0|    2|          0|
    |trunc_ln33_reg_789                   |  5|   0|    8|          3|
    |zext_ln35_6_cast2_reg_805            |  2|   0|    6|          4|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 52|   0|   74|         22|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_33_4_VITIS_LOOP_34_5|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_33_4_VITIS_LOOP_34_5|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_33_4_VITIS_LOOP_34_5|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_33_4_VITIS_LOOP_34_5|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_33_4_VITIS_LOOP_34_5|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_33_4_VITIS_LOOP_34_5|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                                epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                                epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                                epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                                epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                                epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                                epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                                epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                                epnp|         array|
+---------------+-----+-----+------------+----------------------------------------------------+--------------+

