ARM GAS  /tmp/ccijqWFY.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB1424:
  27              		.file 1 "Src/stm32l4xx_hal_msp.c"
   1:Src/stm32l4xx_hal_msp.c **** /**
   2:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32l4xx_hal_msp.c ****   * File Name          : stm32l4xx_hal_msp.c
   4:Src/stm32l4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32l4xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32l4xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32l4xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32l4xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32l4xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32l4xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32l4xx_hal_msp.c ****   *
  13:Src/stm32l4xx_hal_msp.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
  14:Src/stm32l4xx_hal_msp.c ****   *
  15:Src/stm32l4xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32l4xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32l4xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32l4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32l4xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32l4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32l4xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32l4xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32l4xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32l4xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32l4xx_hal_msp.c ****   *
  26:Src/stm32l4xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32l4xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32l4xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32l4xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32l4xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32l4xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/ccijqWFY.s 			page 2


  32:Src/stm32l4xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32l4xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32l4xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32l4xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32l4xx_hal_msp.c ****   *
  37:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32l4xx_hal_msp.c ****   */
  39:Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32l4xx_hal_msp.c **** #include "stm32l4xx_hal.h"
  41:Src/stm32l4xx_hal_msp.c **** 
  42:Src/stm32l4xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32l4xx_hal_msp.c **** 
  45:Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32l4xx_hal_msp.c **** /**
  47:Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32l4xx_hal_msp.c ****   */
  49:Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32l4xx_hal_msp.c **** {
  28              		.loc 1 50 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39              	.LBB2:
  51:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32l4xx_hal_msp.c **** 
  53:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32l4xx_hal_msp.c **** 
  55:Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 55 0
  41 0004 214B     		ldr	r3, .L3
  42 0006 1A6E     		ldr	r2, [r3, #96]
  43 0008 42F00102 		orr	r2, r2, #1
  44 000c 1A66     		str	r2, [r3, #96]
  45 000e 1A6E     		ldr	r2, [r3, #96]
  46 0010 02F00102 		and	r2, r2, #1
  47 0014 0092     		str	r2, [sp]
  48 0016 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              	.LBB3:
  56:Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 56 0
  52 0018 9A6D     		ldr	r2, [r3, #88]
  53 001a 42F08052 		orr	r2, r2, #268435456
  54 001e 9A65     		str	r2, [r3, #88]
  55 0020 9B6D     		ldr	r3, [r3, #88]
  56 0022 03F08053 		and	r3, r3, #268435456
  57 0026 0193     		str	r3, [sp, #4]
  58 0028 019B     		ldr	r3, [sp, #4]
  59              	.LBE3:
ARM GAS  /tmp/ccijqWFY.s 			page 3


  57:Src/stm32l4xx_hal_msp.c **** 
  58:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  60              		.loc 1 58 0
  61 002a 0320     		movs	r0, #3
  62 002c FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  63              	.LVL0:
  59:Src/stm32l4xx_hal_msp.c **** 
  60:Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  61:Src/stm32l4xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  62:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  64              		.loc 1 62 0
  65 0030 0022     		movs	r2, #0
  66 0032 1146     		mov	r1, r2
  67 0034 6FF00B00 		mvn	r0, #11
  68 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69              	.LVL1:
  63:Src/stm32l4xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  64:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  70              		.loc 1 64 0
  71 003c 0022     		movs	r2, #0
  72 003e 1146     		mov	r1, r2
  73 0040 6FF00A00 		mvn	r0, #10
  74 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75              	.LVL2:
  65:Src/stm32l4xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  66:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  76              		.loc 1 66 0
  77 0048 0022     		movs	r2, #0
  78 004a 1146     		mov	r1, r2
  79 004c 6FF00900 		mvn	r0, #9
  80 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  81              	.LVL3:
  67:Src/stm32l4xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  68:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  82              		.loc 1 68 0
  83 0054 0022     		movs	r2, #0
  84 0056 1146     		mov	r1, r2
  85 0058 6FF00400 		mvn	r0, #4
  86 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  87              	.LVL4:
  69:Src/stm32l4xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  70:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  88              		.loc 1 70 0
  89 0060 0022     		movs	r2, #0
  90 0062 1146     		mov	r1, r2
  91 0064 6FF00300 		mvn	r0, #3
  92 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  93              	.LVL5:
  71:Src/stm32l4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  72:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  94              		.loc 1 72 0
  95 006c 0022     		movs	r2, #0
  96 006e 1146     		mov	r1, r2
  97 0070 6FF00100 		mvn	r0, #1
  98 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  99              	.LVL6:
  73:Src/stm32l4xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
ARM GAS  /tmp/ccijqWFY.s 			page 4


  74:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 100              		.loc 1 74 0
 101 0078 0022     		movs	r2, #0
 102 007a 1146     		mov	r1, r2
 103 007c 4FF0FF30 		mov	r0, #-1
 104 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 105              	.LVL7:
  75:Src/stm32l4xx_hal_msp.c **** 
  76:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Src/stm32l4xx_hal_msp.c **** 
  78:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Src/stm32l4xx_hal_msp.c **** }
 106              		.loc 1 79 0
 107 0084 03B0     		add	sp, sp, #12
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 4
 110              		@ sp needed
 111 0086 5DF804FB 		ldr	pc, [sp], #4
 112              	.L4:
 113 008a 00BF     		.align	2
 114              	.L3:
 115 008c 00100240 		.word	1073876992
 116              		.cfi_endproc
 117              	.LFE1424:
 119              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 120              		.align	1
 121              		.global	HAL_TIM_Base_MspInit
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu fpv4-sp-d16
 127              	HAL_TIM_Base_MspInit:
 128              	.LFB1425:
  80:Src/stm32l4xx_hal_msp.c **** 
  81:Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  82:Src/stm32l4xx_hal_msp.c **** {
 129              		.loc 1 82 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 8
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              	.LVL8:
  83:Src/stm32l4xx_hal_msp.c **** 
  84:Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 134              		.loc 1 84 0
 135 0000 0268     		ldr	r2, [r0]
 136 0002 0E4B     		ldr	r3, .L12
 137 0004 9A42     		cmp	r2, r3
 138 0006 00D0     		beq	.L11
 139 0008 7047     		bx	lr
 140              	.L11:
  82:Src/stm32l4xx_hal_msp.c **** 
 141              		.loc 1 82 0
 142 000a 00B5     		push	{lr}
 143              	.LCFI3:
 144              		.cfi_def_cfa_offset 4
 145              		.cfi_offset 14, -4
 146 000c 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccijqWFY.s 			page 5


 147              	.LCFI4:
 148              		.cfi_def_cfa_offset 16
 149              	.LBB4:
  85:Src/stm32l4xx_hal_msp.c ****   {
  86:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  87:Src/stm32l4xx_hal_msp.c **** 
  88:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
  89:Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  90:Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 150              		.loc 1 90 0
 151 000e 03F50033 		add	r3, r3, #131072
 152 0012 9A6D     		ldr	r2, [r3, #88]
 153 0014 42F01002 		orr	r2, r2, #16
 154 0018 9A65     		str	r2, [r3, #88]
 155 001a 9B6D     		ldr	r3, [r3, #88]
 156 001c 03F01003 		and	r3, r3, #16
 157 0020 0193     		str	r3, [sp, #4]
 158 0022 019B     		ldr	r3, [sp, #4]
 159              	.LBE4:
  91:Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
  92:Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 160              		.loc 1 92 0
 161 0024 0022     		movs	r2, #0
 162 0026 1146     		mov	r1, r2
 163 0028 3620     		movs	r0, #54
 164              	.LVL9:
 165 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 166              	.LVL10:
  93:Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 167              		.loc 1 93 0
 168 002e 3620     		movs	r0, #54
 169 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 170              	.LVL11:
  94:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  95:Src/stm32l4xx_hal_msp.c **** 
  96:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
  97:Src/stm32l4xx_hal_msp.c ****   }
  98:Src/stm32l4xx_hal_msp.c **** 
  99:Src/stm32l4xx_hal_msp.c **** }
 171              		.loc 1 99 0
 172 0034 03B0     		add	sp, sp, #12
 173              	.LCFI5:
 174              		.cfi_def_cfa_offset 4
 175              		@ sp needed
 176 0036 5DF804FB 		ldr	pc, [sp], #4
 177              	.L13:
 178 003a 00BF     		.align	2
 179              	.L12:
 180 003c 00100040 		.word	1073745920
 181              		.cfi_endproc
 182              	.LFE1425:
 184              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 185              		.align	1
 186              		.global	HAL_TIM_Base_MspDeInit
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
ARM GAS  /tmp/ccijqWFY.s 			page 6


 190              		.fpu fpv4-sp-d16
 192              	HAL_TIM_Base_MspDeInit:
 193              	.LFB1426:
 100:Src/stm32l4xx_hal_msp.c **** 
 101:Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 102:Src/stm32l4xx_hal_msp.c **** {
 194              		.loc 1 102 0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 199              	.LVL12:
 103:Src/stm32l4xx_hal_msp.c **** 
 104:Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 200              		.loc 1 104 0
 201 0000 0268     		ldr	r2, [r0]
 202 0002 054B     		ldr	r3, .L17
 203 0004 9A42     		cmp	r2, r3
 204 0006 00D0     		beq	.L16
 205              	.L14:
 206 0008 7047     		bx	lr
 207              	.L16:
 105:Src/stm32l4xx_hal_msp.c ****   {
 106:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 107:Src/stm32l4xx_hal_msp.c **** 
 108:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 109:Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 110:Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 208              		.loc 1 110 0
 209 000a 044A     		ldr	r2, .L17+4
 210 000c 936D     		ldr	r3, [r2, #88]
 211 000e 23F01003 		bic	r3, r3, #16
 212 0012 9365     		str	r3, [r2, #88]
 111:Src/stm32l4xx_hal_msp.c **** 
 112:Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 113:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6:TIM6_DAC_IRQn disable */
 114:Src/stm32l4xx_hal_msp.c ****     /**
 115:Src/stm32l4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM6_DAC_IRQn" interrupt
 116:Src/stm32l4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 117:Src/stm32l4xx_hal_msp.c ****     */
 118:Src/stm32l4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn); */
 119:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6:TIM6_DAC_IRQn disable */
 120:Src/stm32l4xx_hal_msp.c **** 
 121:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 122:Src/stm32l4xx_hal_msp.c **** 
 123:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 124:Src/stm32l4xx_hal_msp.c ****   }
 125:Src/stm32l4xx_hal_msp.c **** 
 126:Src/stm32l4xx_hal_msp.c **** }
 213              		.loc 1 126 0
 214 0014 F8E7     		b	.L14
 215              	.L18:
 216 0016 00BF     		.align	2
 217              	.L17:
 218 0018 00100040 		.word	1073745920
 219 001c 00100240 		.word	1073876992
 220              		.cfi_endproc
ARM GAS  /tmp/ccijqWFY.s 			page 7


 221              	.LFE1426:
 223              		.section	.text.HAL_SAI_MspInit,"ax",%progbits
 224              		.align	1
 225              		.global	HAL_SAI_MspInit
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu fpv4-sp-d16
 231              	HAL_SAI_MspInit:
 232              	.LFB1427:
 127:Src/stm32l4xx_hal_msp.c **** 
 128:Src/stm32l4xx_hal_msp.c **** static uint32_t SAI1_client =0;
 129:Src/stm32l4xx_hal_msp.c **** 
 130:Src/stm32l4xx_hal_msp.c **** void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
 131:Src/stm32l4xx_hal_msp.c **** {
 233              		.loc 1 131 0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 24
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              	.LVL13:
 132:Src/stm32l4xx_hal_msp.c **** 
 133:Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 134:Src/stm32l4xx_hal_msp.c **** /* SAI1 */
 135:Src/stm32l4xx_hal_msp.c ****     if(hsai->Instance==SAI1_Block_B)
 238              		.loc 1 135 0
 239 0000 0268     		ldr	r2, [r0]
 240 0002 134B     		ldr	r3, .L27
 241 0004 9A42     		cmp	r2, r3
 242 0006 00D0     		beq	.L26
 243 0008 7047     		bx	lr
 244              	.L26:
 131:Src/stm32l4xx_hal_msp.c **** 
 245              		.loc 1 131 0
 246 000a 00B5     		push	{lr}
 247              	.LCFI6:
 248              		.cfi_def_cfa_offset 4
 249              		.cfi_offset 14, -4
 250 000c 87B0     		sub	sp, sp, #28
 251              	.LCFI7:
 252              		.cfi_def_cfa_offset 32
 136:Src/stm32l4xx_hal_msp.c ****     {
 137:Src/stm32l4xx_hal_msp.c ****       /* Peripheral clock enable */
 138:Src/stm32l4xx_hal_msp.c ****       if (SAI1_client == 0)
 253              		.loc 1 138 0
 254 000e 114B     		ldr	r3, .L27+4
 255 0010 1B68     		ldr	r3, [r3]
 256 0012 4BB9     		cbnz	r3, .L21
 257              	.LBB5:
 139:Src/stm32l4xx_hal_msp.c ****       {
 140:Src/stm32l4xx_hal_msp.c ****        __HAL_RCC_SAI1_CLK_ENABLE();
 258              		.loc 1 140 0
 259 0014 104A     		ldr	r2, .L27+8
 260 0016 116E     		ldr	r1, [r2, #96]
 261 0018 41F40011 		orr	r1, r1, #2097152
 262 001c 1166     		str	r1, [r2, #96]
 263 001e 126E     		ldr	r2, [r2, #96]
 264 0020 02F40012 		and	r2, r2, #2097152
ARM GAS  /tmp/ccijqWFY.s 			page 8


 265 0024 0092     		str	r2, [sp]
 266 0026 009A     		ldr	r2, [sp]
 267              	.L21:
 268              	.LBE5:
 141:Src/stm32l4xx_hal_msp.c ****       }
 142:Src/stm32l4xx_hal_msp.c ****     SAI1_client ++;
 269              		.loc 1 142 0
 270 0028 0133     		adds	r3, r3, #1
 271 002a 0A4A     		ldr	r2, .L27+4
 272 002c 1360     		str	r3, [r2]
 143:Src/stm32l4xx_hal_msp.c ****     
 144:Src/stm32l4xx_hal_msp.c ****     /**SAI1_B_Block_B GPIO Configuration    
 145:Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> SAI1_SCK_B
 146:Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> SAI1_MCLK_B
 147:Src/stm32l4xx_hal_msp.c ****     PB5     ------> SAI1_SD_B
 148:Src/stm32l4xx_hal_msp.c ****     PB6     ------> SAI1_FS_B 
 149:Src/stm32l4xx_hal_msp.c ****     */
 150:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 273              		.loc 1 150 0
 274 002e 7823     		movs	r3, #120
 275 0030 0193     		str	r3, [sp, #4]
 151:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 276              		.loc 1 151 0
 277 0032 0223     		movs	r3, #2
 278 0034 0293     		str	r3, [sp, #8]
 152:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 279              		.loc 1 152 0
 280 0036 0023     		movs	r3, #0
 281 0038 0393     		str	r3, [sp, #12]
 153:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 282              		.loc 1 153 0
 283 003a 0493     		str	r3, [sp, #16]
 154:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 284              		.loc 1 154 0
 285 003c 0D23     		movs	r3, #13
 286 003e 0593     		str	r3, [sp, #20]
 155:Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 287              		.loc 1 155 0
 288 0040 01A9     		add	r1, sp, #4
 289 0042 0648     		ldr	r0, .L27+12
 290              	.LVL14:
 291 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 292              	.LVL15:
 156:Src/stm32l4xx_hal_msp.c **** 
 157:Src/stm32l4xx_hal_msp.c ****     }
 158:Src/stm32l4xx_hal_msp.c **** }
 293              		.loc 1 158 0
 294 0048 07B0     		add	sp, sp, #28
 295              	.LCFI8:
 296              		.cfi_def_cfa_offset 4
 297              		@ sp needed
 298 004a 5DF804FB 		ldr	pc, [sp], #4
 299              	.L28:
 300 004e 00BF     		.align	2
 301              	.L27:
 302 0050 24540140 		.word	1073828900
 303 0054 00000000 		.word	.LANCHOR0
ARM GAS  /tmp/ccijqWFY.s 			page 9


 304 0058 00100240 		.word	1073876992
 305 005c 00040048 		.word	1207960576
 306              		.cfi_endproc
 307              	.LFE1427:
 309              		.section	.text.HAL_SAI_MspDeInit,"ax",%progbits
 310              		.align	1
 311              		.global	HAL_SAI_MspDeInit
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu fpv4-sp-d16
 317              	HAL_SAI_MspDeInit:
 318              	.LFB1428:
 159:Src/stm32l4xx_hal_msp.c **** 
 160:Src/stm32l4xx_hal_msp.c **** void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
 161:Src/stm32l4xx_hal_msp.c **** {
 319              		.loc 1 161 0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              	.LVL16:
 324 0000 08B5     		push	{r3, lr}
 325              	.LCFI9:
 326              		.cfi_def_cfa_offset 8
 327              		.cfi_offset 3, -8
 328              		.cfi_offset 14, -4
 162:Src/stm32l4xx_hal_msp.c **** 
 163:Src/stm32l4xx_hal_msp.c **** /* SAI1 */
 164:Src/stm32l4xx_hal_msp.c ****     if(hsai->Instance==SAI1_Block_B)
 329              		.loc 1 164 0
 330 0002 0268     		ldr	r2, [r0]
 331 0004 094B     		ldr	r3, .L34
 332 0006 9A42     		cmp	r2, r3
 333 0008 00D0     		beq	.L33
 334              	.LVL17:
 335              	.L29:
 336 000a 08BD     		pop	{r3, pc}
 337              	.LVL18:
 338              	.L33:
 165:Src/stm32l4xx_hal_msp.c ****     {
 166:Src/stm32l4xx_hal_msp.c ****     SAI1_client --;
 339              		.loc 1 166 0
 340 000c 084A     		ldr	r2, .L34+4
 341 000e 1368     		ldr	r3, [r2]
 342 0010 013B     		subs	r3, r3, #1
 343 0012 1360     		str	r3, [r2]
 167:Src/stm32l4xx_hal_msp.c ****       if (SAI1_client == 0)
 344              		.loc 1 167 0
 345 0014 23B9     		cbnz	r3, .L31
 168:Src/stm32l4xx_hal_msp.c ****       {
 169:Src/stm32l4xx_hal_msp.c ****       /* Peripheral clock disable */
 170:Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_SAI1_CLK_DISABLE();
 346              		.loc 1 170 0
 347 0016 074A     		ldr	r2, .L34+8
 348 0018 136E     		ldr	r3, [r2, #96]
 349 001a 23F40013 		bic	r3, r3, #2097152
 350 001e 1366     		str	r3, [r2, #96]
ARM GAS  /tmp/ccijqWFY.s 			page 10


 351              	.L31:
 171:Src/stm32l4xx_hal_msp.c ****       }
 172:Src/stm32l4xx_hal_msp.c ****     
 173:Src/stm32l4xx_hal_msp.c ****     /**SAI1_B_Block_B GPIO Configuration    
 174:Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> SAI1_SCK_B
 175:Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> SAI1_MCLK_B
 176:Src/stm32l4xx_hal_msp.c ****     PB5     ------> SAI1_SD_B
 177:Src/stm32l4xx_hal_msp.c ****     PB6     ------> SAI1_FS_B 
 178:Src/stm32l4xx_hal_msp.c ****     */
 179:Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 352              		.loc 1 179 0
 353 0020 7821     		movs	r1, #120
 354 0022 0548     		ldr	r0, .L34+12
 355              	.LVL19:
 356 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 357              	.LVL20:
 180:Src/stm32l4xx_hal_msp.c **** 
 181:Src/stm32l4xx_hal_msp.c ****     }
 182:Src/stm32l4xx_hal_msp.c **** }
 358              		.loc 1 182 0
 359 0028 EFE7     		b	.L29
 360              	.L35:
 361 002a 00BF     		.align	2
 362              	.L34:
 363 002c 24540140 		.word	1073828900
 364 0030 00000000 		.word	.LANCHOR0
 365 0034 00100240 		.word	1073876992
 366 0038 00040048 		.word	1207960576
 367              		.cfi_endproc
 368              	.LFE1428:
 370              		.section	.bss.SAI1_client,"aw",%nobits
 371              		.align	2
 372              		.set	.LANCHOR0,. + 0
 375              	SAI1_client:
 376 0000 00000000 		.space	4
 377              		.text
 378              	.Letext0:
 379              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 380              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 381              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 382              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 383              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 384              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
 385              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h"
 386              		.file 9 "/usr/arm-none-eabi/include/sys/lock.h"
 387              		.file 10 "/usr/arm-none-eabi/include/sys/_types.h"
 388              		.file 11 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 389              		.file 12 "/usr/arm-none-eabi/include/sys/reent.h"
 390              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 391              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 392              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 393              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai.h"
 394              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 395              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  /tmp/ccijqWFY.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccijqWFY.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccijqWFY.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccijqWFY.s:115    .text.HAL_MspInit:000000000000008c $d
     /tmp/ccijqWFY.s:120    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccijqWFY.s:127    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccijqWFY.s:180    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccijqWFY.s:185    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccijqWFY.s:192    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccijqWFY.s:218    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccijqWFY.s:224    .text.HAL_SAI_MspInit:0000000000000000 $t
     /tmp/ccijqWFY.s:231    .text.HAL_SAI_MspInit:0000000000000000 HAL_SAI_MspInit
     /tmp/ccijqWFY.s:302    .text.HAL_SAI_MspInit:0000000000000050 $d
     /tmp/ccijqWFY.s:310    .text.HAL_SAI_MspDeInit:0000000000000000 $t
     /tmp/ccijqWFY.s:317    .text.HAL_SAI_MspDeInit:0000000000000000 HAL_SAI_MspDeInit
     /tmp/ccijqWFY.s:363    .text.HAL_SAI_MspDeInit:000000000000002c $d
     /tmp/ccijqWFY.s:371    .bss.SAI1_client:0000000000000000 $d
     /tmp/ccijqWFY.s:375    .bss.SAI1_client:0000000000000000 SAI1_client
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
