
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003627                       # Number of seconds simulated
sim_ticks                                  3627046401                       # Number of ticks simulated
final_tick                               533191426338                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 364292                       # Simulator instruction rate (inst/s)
host_op_rate                                   461048                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 325987                       # Simulator tick rate (ticks/s)
host_mem_usage                               16934832                       # Number of bytes of host memory used
host_seconds                                 11126.35                       # Real time elapsed on the host
sim_insts                                  4053235982                       # Number of instructions simulated
sim_ops                                    5129785207                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       165376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        42880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        36352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        79232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               330752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       177920                       # Number of bytes written to this memory
system.physmem.bytes_written::total            177920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          335                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          284                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          619                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2584                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1390                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1390                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       388195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45595226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       494066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11822292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       564647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10022480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       458775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21844772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91190452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       388195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       494066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       564647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       458775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1905683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49053687                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49053687                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49053687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       388195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45595226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       494066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11822292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       564647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10022480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       458775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21844772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              140244139                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8697954                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113464                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2557026                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203273                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257925                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203614                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8825                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17084467                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113464                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517618                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086967                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        747223                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564791                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8494563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.471707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4829982     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366144      4.31%     61.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318346      3.75%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342945      4.04%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297919      3.51%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155863      1.83%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101684      1.20%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270138      3.18%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1811542     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8494563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357954                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.964194                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371323                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       704003                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482581                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56854                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879793                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506851                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          999                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20253849                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879793                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540297                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         342680                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        81293                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366428                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       284064                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19562657                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          487                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        178617                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27172824                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91192255                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91192255                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10365837                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3331                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1732                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           753590                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25830                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       309124                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18435778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14777723                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29493                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6159078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18836182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8494563                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907881                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3072505     36.17%     36.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789257     21.06%     57.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192611     14.04%     71.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764072      8.99%     80.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755109      8.89%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441920      5.20%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338324      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75072      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65693      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8494563                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108568     69.43%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21060     13.47%     82.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26737     17.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12145337     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200903      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579335     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850551      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14777723                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.698988                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156370                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010581                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38235870                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24598309                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14361638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934093                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26074                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709344                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228700                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879793                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         267553                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16266                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18439105                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938547                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008600                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1729                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          743                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238025                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14518663                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485500                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259058                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311404                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057606                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825904                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.669204                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14376090                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14361638                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9363303                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26144463                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.651151                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358137                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6200229                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205403                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7614770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607314                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3087089     40.54%     40.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043124     26.83%     67.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837160     10.99%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429435      5.64%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366894      4.82%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180638      2.37%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199755      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101118      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369557      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7614770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369557                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25684769                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37759826                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 203391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869795                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869795                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149696                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149696                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65558840                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19690395                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19009303                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8697954                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3203577                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2612874                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214992                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1357273                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1247937                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          344417                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9704                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3203557                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17608903                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3203577                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1592354                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3907793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1141663                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        522693                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1580963                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103624                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8558101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.550395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4650308     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258476      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          481339      5.62%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          478987      5.60%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          298516      3.49%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          236577      2.76%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149516      1.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140679      1.64%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1863703     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8558101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368314                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024488                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3342351                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       516227                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3752638                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23060                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        923818                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       540755                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21121972                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        923818                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3586317                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101435                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        82644                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3527051                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       336830                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20357349                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139336                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28583852                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94968304                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94968304                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17636670                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10947145                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3604                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1738                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           944591                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1885641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       961271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12110                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       347612                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19185927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15266116                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6512224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19928549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8558101                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783820                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896160                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2921826     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1857347     21.70%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1239739     14.49%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807533      9.44%     79.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       847855      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       411449      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       323643      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73503      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75206      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8558101                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94895     72.45%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18209     13.90%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17871     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12768429     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205050      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1737      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1478189      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       812711      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15266116                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755139                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130975                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008579                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39251788                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25701663                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14915857                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15397091                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       735510                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       232609                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        923818                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52178                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9183                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19189406                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1885641                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       961271                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1738                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133413                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120511                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       253924                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15063140                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1410990                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       202973                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2204711                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2134745                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            793721                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731803                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14920693                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14915857                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9505741                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27269095                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714870                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348590                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10272502                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12648848                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6540603                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217379                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7634283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148923                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2886120     37.80%     37.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2143409     28.08%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       890600     11.67%     77.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       444000      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       443075      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179249      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181088      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96770      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369972      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7634283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10272502                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12648848                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1878785                       # Number of memory references committed
system.switch_cpus1.commit.loads              1150127                       # Number of loads committed
system.switch_cpus1.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1825748                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11395673                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       260890                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369972                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26453762                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39303329                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 139853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10272502                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12648848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10272502                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846722                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846722                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181025                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67670112                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20718283                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19405822                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8697954                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3263850                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2663693                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       219074                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1385420                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1284173                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337170                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9707                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3383466                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17734803                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3263850                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1621343                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3844859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1140932                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        520609                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1647341                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        84795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8669004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4824145     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          315923      3.64%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          470081      5.42%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          327517      3.78%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          229395      2.65%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223732      2.58%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          136746      1.58%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          289240      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1852225     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8669004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375243                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038963                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3479153                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       545528                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3670617                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53810                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        919890                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548740                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21244777                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        919890                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3675168                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50883                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       214261                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3524483                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       284314                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20606615                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        117674                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        97160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28902120                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95930250                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95930250                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17757024                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11145096                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3702                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1769                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           849541                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       965325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11509                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       313950                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19198022                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15324933                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30396                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6421812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19658087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8669004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767785                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914894                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3119452     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1717819     19.82%     55.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1263318     14.57%     70.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       832030      9.60%     79.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       830570      9.58%     89.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       402161      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       355712      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66505      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        81437      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8669004                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          83457     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16507     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17211     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12817631     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193227      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1764      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1508801      9.85%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       803510      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15324933                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.761901                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             117175                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007646                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39466441                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25623409                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14897820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15442108                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48052                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       738632                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          694                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       231476                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        919890                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26472                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5043                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19201557                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892628                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       965325                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1769                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       252133                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15041361                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1408376                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       283572                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2192435                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2136347                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            784059                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.729299                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14904507                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14897820                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9651200                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27428460                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712796                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351868                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10324477                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12726650                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6474940                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       220671                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7749114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.642336                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172189                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2985695     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2208789     28.50%     67.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       834921     10.77%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466445      6.02%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397013      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177836      2.29%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       169888      2.19%     93.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116092      1.50%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       392435      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7749114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10324477                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12726650                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1887845                       # Number of memory references committed
system.switch_cpus2.commit.loads              1153996                       # Number of loads committed
system.switch_cpus2.commit.membars               1764                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1846552                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11457245                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       263234                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       392435                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26558269                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39323653                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10324477                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12726650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10324477                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842460                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842460                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187001                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187001                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67555639                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20724514                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19520039                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3528                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8697954                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3152920                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2567345                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211819                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1342377                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1240507                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          323968                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9476                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3483613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17227405                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3152920                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564475                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3619024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1084743                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        548170                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1702734                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8520201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.490528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4901177     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          194658      2.28%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255773      3.00%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          383234      4.50%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          371263      4.36%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          282979      3.32%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167040      1.96%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          250906      2.94%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1713171     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8520201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362490                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.980627                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3598800                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       536751                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3487878                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27584                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        869187                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532379                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20608260                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        869187                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3790984                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102493                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       156635                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3318680                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282216                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20001999                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          112                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121390                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27877681                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93148055                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93148055                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17293807                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10583829                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4151                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2328                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           799179                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1854322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       979523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19225                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       440960                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18582339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3965                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14948187                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28115                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6060873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18464174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          589                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8520201                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754441                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889631                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2938531     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1883293     22.10%     56.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1247583     14.64%     71.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813978      9.55%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       760442      8.93%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       411490      4.83%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299973      3.52%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90550      1.06%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74361      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8520201                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73247     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15012     14.34%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16453     15.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12444821     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211216      1.41%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1476911      9.88%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       813551      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14948187                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.718587                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104714                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007005                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38549399                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24647264                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14530432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15052901                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51154                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       712888                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247947                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        869187                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59596                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9801                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18586309                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1854322                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       979523                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2277                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249234                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14664362                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1390914                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283820                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2188709                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2053856                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            797795                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.685955                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14534521                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14530432                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9335593                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26209385                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.670557                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356193                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10128057                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12448674                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6137642                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215069                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7651014                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627062                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142777                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2939447     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2209090     28.87%     67.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       804640     10.52%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463720      6.06%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390093      5.10%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       211270      2.76%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178936      2.34%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81738      1.07%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       372080      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7651014                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10128057                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12448674                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1873007                       # Number of memory references committed
system.switch_cpus3.commit.loads              1141431                       # Number of loads committed
system.switch_cpus3.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1785649                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11220721                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254069                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       372080                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25865250                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38042300                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 177753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10128057                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12448674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10128057                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858798                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858798                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.164418                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.164418                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65990958                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20077456                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19028249                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3376                       # number of misc regfile writes
system.l20.replacements                          1303                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          694169                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17687                       # Sample count of references to valid blocks.
system.l20.avg_refs                         39.247413                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          407.532708                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.967881                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   678.161861                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15286.337550                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024874                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.041392                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.933004                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8570                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8570                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2198                       # number of Writeback hits
system.l20.Writeback_hits::total                 2198                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8570                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8570                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8570                       # number of overall hits
system.l20.overall_hits::total                   8570                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1292                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1303                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1292                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1303                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1292                       # number of overall misses
system.l20.overall_misses::total                 1303                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    208409649                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      209644412                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    208409649                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       209644412                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    208409649                       # number of overall miss cycles
system.l20.overall_miss_latency::total      209644412                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9862                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9873                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2198                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2198                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9862                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9873                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9862                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9873                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.131008                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.131976                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.131008                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.131976                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.131008                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.131976                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161307.777864                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160893.639294                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161307.777864                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160893.639294                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161307.777864                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160893.639294                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 450                       # number of writebacks
system.l20.writebacks::total                      450                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1292                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1303                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1292                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1303                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1292                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1303                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    193709836                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    194819969                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    193709836                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    194819969                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    193709836                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    194819969                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.131008                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.131976                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.131008                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.131976                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.131008                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.131976                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149930.213622                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149516.476592                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149930.213622                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149516.476592                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149930.213622                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149516.476592                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           349                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          386741                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16733                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.112472                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1079.759767                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.976372                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   168.599265                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15120.664596                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.065903                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000853                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.010290                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000061                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.922892                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3734                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3734                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1100                       # number of Writeback hits
system.l21.Writeback_hits::total                 1100                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3734                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3734                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3734                       # number of overall hits
system.l21.overall_hits::total                   3734                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          335                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  349                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          335                       # number of demand (read+write) misses
system.l21.demand_misses::total                   349                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          335                       # number of overall misses
system.l21.overall_misses::total                  349                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2929407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     50420834                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       53350241                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2929407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     50420834                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        53350241                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2929407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     50420834                       # number of overall miss cycles
system.l21.overall_miss_latency::total       53350241                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4069                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4083                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1100                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1100                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4069                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4083                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4069                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4083                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.082330                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.085476                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.082330                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.085476                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.082330                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.085476                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 209243.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 150509.952239                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152866.020057                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 209243.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 150509.952239                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152866.020057                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 209243.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 150509.952239                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152866.020057                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 283                       # number of writebacks
system.l21.writebacks::total                      283                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          335                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             349                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          335                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              349                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          335                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             349                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2763287                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     46459401                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     49222688                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2763287                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     46459401                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     49222688                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2763287                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     46459401                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     49222688                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.082330                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.085476                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.082330                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.085476                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.082330                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.085476                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197377.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 138684.779104                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141039.220630                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 197377.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 138684.779104                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141039.220630                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 197377.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 138684.779104                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141039.220630                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           300                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          323569                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16684                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.393970                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1338.585962                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962153                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   144.750057                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            18.687855                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         14866.013973                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.081701                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000974                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008835                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.001141                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.907349                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3187                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3187                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1064                       # number of Writeback hits
system.l22.Writeback_hits::total                 1064                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3187                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3187                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3187                       # number of overall hits
system.l22.overall_hits::total                   3187                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          284                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  300                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          284                       # number of demand (read+write) misses
system.l22.demand_misses::total                   300                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          284                       # number of overall misses
system.l22.overall_misses::total                  300                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4258175                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     42782775                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       47040950                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4258175                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     42782775                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        47040950                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4258175                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     42782775                       # number of overall miss cycles
system.l22.overall_miss_latency::total       47040950                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3471                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3487                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1064                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1064                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3471                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3487                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3471                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3487                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.081821                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.086034                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.081821                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.086034                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.081821                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.086034                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 266135.937500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 150643.573944                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 156803.166667                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 266135.937500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 150643.573944                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 156803.166667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 266135.937500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 150643.573944                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 156803.166667                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 223                       # number of writebacks
system.l22.writebacks::total                      223                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          284                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             300                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          284                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              300                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          284                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             300                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4075662                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     39548737                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     43624399                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4075662                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     39548737                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     43624399                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4075662                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     39548737                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     43624399                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.081821                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.086034                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.081821                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.086034                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.081821                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.086034                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 254728.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139256.116197                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 145414.663333                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 254728.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 139256.116197                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 145414.663333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 254728.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 139256.116197                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 145414.663333                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           632                       # number of replacements
system.l23.tagsinuse                     16383.960714                       # Cycle average of tags in use
system.l23.total_refs                          584192                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17016                       # Sample count of references to valid blocks.
system.l23.avg_refs                         34.331923                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2504.875448                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968466                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   327.391215                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13538.725585                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.152885                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.019982                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.826338                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4539                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4539                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2593                       # number of Writeback hits
system.l23.Writeback_hits::total                 2593                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4539                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4539                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4539                       # number of overall hits
system.l23.overall_hits::total                   4539                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          619                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  632                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          619                       # number of demand (read+write) misses
system.l23.demand_misses::total                   632                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          619                       # number of overall misses
system.l23.overall_misses::total                  632                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     86688699                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       90230879                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     86688699                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        90230879                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     86688699                       # number of overall miss cycles
system.l23.overall_miss_latency::total       90230879                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5158                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5171                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2593                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2593                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5158                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5171                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5158                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5171                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.120008                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.122220                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.120008                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.122220                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.120008                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.122220                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 140046.363489                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 142770.378165                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 140046.363489                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 142770.378165                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 140046.363489                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 142770.378165                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 434                       # number of writebacks
system.l23.writebacks::total                      434                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          619                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             632                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          619                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              632                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          619                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             632                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     79619423                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     83013655                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     79619423                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     83013655                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     79619423                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     83013655                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.120008                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.122220                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.120008                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.122220                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.120008                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.122220                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 128625.885299                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 131350.719937                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 128625.885299                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 131350.719937                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 128625.885299                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 131350.719937                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.967847                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572441                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817735.827586                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.967847                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564780                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564780                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564780                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564780                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564780                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564780                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564791                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564791                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564791                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564791                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9862                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469776                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10118                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17243.504250                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.882808                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.117192                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168024                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168024                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944701                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944701                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944701                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944701                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37737                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37737                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37752                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37752                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37752                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37752                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1511969149                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1511969149                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1274218                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1274218                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1513243367                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1513243367                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1513243367                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1513243367                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982453                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982453                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982453                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982453                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031297                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031297                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019043                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019043                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019043                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019043                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40065.960437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40065.960437                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84947.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84947.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40083.793362                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40083.793362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40083.793362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40083.793362                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2198                       # number of writebacks
system.cpu0.dcache.writebacks::total             2198                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27875                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27875                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27890                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27890                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9862                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9862                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9862                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    286856411                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    286856411                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    286856411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    286856411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    286856411                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    286856411                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004975                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004975                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29087.042284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29087.042284                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29087.042284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29087.042284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29087.042284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29087.042284                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.976320                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004540819                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169634.598272                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.976320                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022398                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741949                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1580945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1580945                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1580945                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1580945                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1580945                       # number of overall hits
system.cpu1.icache.overall_hits::total        1580945                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3975509                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3975509                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3975509                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3975509                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3975509                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3975509                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1580963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1580963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1580963                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1580963                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1580963                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1580963                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 220861.611111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 220861.611111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 220861.611111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 220861.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 220861.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 220861.611111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2976566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2976566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2976566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2976566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2976566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2976566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212611.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 212611.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 212611.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4069                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153905334                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4325                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35585.048324                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.177668                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.822332                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863975                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136025                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1076848                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1076848                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       725246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        725246                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1802094                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1802094                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1802094                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1802094                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10509                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10509                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10509                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10509                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10509                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10509                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    441799669                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    441799669                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    441799669                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    441799669                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    441799669                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    441799669                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1087357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1087357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725246                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1812603                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1812603                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1812603                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1812603                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009665                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009665                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005798                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42040.124560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42040.124560                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42040.124560                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42040.124560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42040.124560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42040.124560                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1100                       # number of writebacks
system.cpu1.dcache.writebacks::total             1100                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6440                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6440                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6440                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4069                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4069                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4069                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75274274                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75274274                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75274274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75274274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75274274                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75274274                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18499.452937                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18499.452937                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18499.452937                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18499.452937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18499.452937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18499.452937                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962103                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007997888                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181813.610390                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962103                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025580                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1647323                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1647323                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1647323                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1647323                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1647323                       # number of overall hits
system.cpu2.icache.overall_hits::total        1647323                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4621339                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4621339                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4621339                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4621339                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4621339                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4621339                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1647341                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1647341                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1647341                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1647341                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1647341                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1647341                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 256741.055556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 256741.055556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 256741.055556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 256741.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 256741.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 256741.055556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4274496                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4274496                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4274496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4274496                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4274496                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4274496                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       267156                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       267156                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       267156                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       267156                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       267156                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       267156                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3471                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148946915                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3727                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39964.291655                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.708694                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.291306                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.838706                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.161294                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1072362                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1072362                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       730321                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        730321                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1802683                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1802683                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1802683                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1802683                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7019                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7019                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7019                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7019                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7019                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7019                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    227041075                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    227041075                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    227041075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    227041075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    227041075                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    227041075                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1079381                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1079381                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       730321                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       730321                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1809702                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1809702                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1809702                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1809702                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006503                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32346.641259                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32346.641259                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32346.641259                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32346.641259                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32346.641259                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32346.641259                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1064                       # number of writebacks
system.cpu2.dcache.writebacks::total             1064                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3548                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3548                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3548                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3548                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3548                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3548                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3471                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3471                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3471                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3471                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     68743632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     68743632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     68743632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     68743632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     68743632                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     68743632                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003216                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003216                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001918                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001918                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001918                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001918                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19805.137424                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19805.137424                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19805.137424                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968423                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004926138                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026060.762097                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968423                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794821                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1702717                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1702717                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1702717                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1702717                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1702717                       # number of overall hits
system.cpu3.icache.overall_hits::total        1702717                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1702734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1702734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1702734                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1702734                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1702734                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1702734                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5158                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158258823                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5414                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29231.404322                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.309824                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.690176                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058544                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058544                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       727673                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        727673                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1688                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1688                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1786217                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1786217                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1786217                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1786217                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12960                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12960                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          423                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13383                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13383                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13383                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13383                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    544409797                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    544409797                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53674915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53674915                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    598084712                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    598084712                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    598084712                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    598084712                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1071504                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1071504                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       728096                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       728096                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1799600                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1799600                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1799600                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1799600                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012095                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012095                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000581                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000581                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007437                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007437                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007437                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007437                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42006.928781                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42006.928781                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 126891.052009                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 126891.052009                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44689.883584                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44689.883584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44689.883584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44689.883584                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       352637                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 176318.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2593                       # number of writebacks
system.cpu3.dcache.writebacks::total             2593                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7802                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7802                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8225                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8225                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5158                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5158                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5158                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5158                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5158                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5158                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    124075769                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    124075769                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    124075769                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    124075769                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    124075769                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    124075769                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002866                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002866                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002866                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002866                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24055.015316                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24055.015316                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24055.015316                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24055.015316                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24055.015316                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24055.015316                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
