static bool rt5651_volatile_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5651_ranges); i++) {\r\nif ((reg >= rt5651_ranges[i].window_start &&\r\nreg <= rt5651_ranges[i].window_start +\r\nrt5651_ranges[i].window_len) ||\r\n(reg >= rt5651_ranges[i].range_min &&\r\nreg <= rt5651_ranges[i].range_max)) {\r\nreturn true;\r\n}\r\n}\r\nswitch (reg) {\r\ncase RT5651_RESET:\r\ncase RT5651_PRIV_DATA:\r\ncase RT5651_EQ_CTRL1:\r\ncase RT5651_ALC_1:\r\ncase RT5651_IRQ_CTRL2:\r\ncase RT5651_INT_IRQ_ST:\r\ncase RT5651_PGM_REG_ARR1:\r\ncase RT5651_PGM_REG_ARR3:\r\ncase RT5651_VENDOR_ID:\r\ncase RT5651_DEVICE_ID:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool rt5651_readable_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5651_ranges); i++) {\r\nif ((reg >= rt5651_ranges[i].window_start &&\r\nreg <= rt5651_ranges[i].window_start +\r\nrt5651_ranges[i].window_len) ||\r\n(reg >= rt5651_ranges[i].range_min &&\r\nreg <= rt5651_ranges[i].range_max)) {\r\nreturn true;\r\n}\r\n}\r\nswitch (reg) {\r\ncase RT5651_RESET:\r\ncase RT5651_VERSION_ID:\r\ncase RT5651_VENDOR_ID:\r\ncase RT5651_DEVICE_ID:\r\ncase RT5651_HP_VOL:\r\ncase RT5651_LOUT_CTRL1:\r\ncase RT5651_LOUT_CTRL2:\r\ncase RT5651_IN1_IN2:\r\ncase RT5651_IN3:\r\ncase RT5651_INL1_INR1_VOL:\r\ncase RT5651_INL2_INR2_VOL:\r\ncase RT5651_DAC1_DIG_VOL:\r\ncase RT5651_DAC2_DIG_VOL:\r\ncase RT5651_DAC2_CTRL:\r\ncase RT5651_ADC_DIG_VOL:\r\ncase RT5651_ADC_DATA:\r\ncase RT5651_ADC_BST_VOL:\r\ncase RT5651_STO1_ADC_MIXER:\r\ncase RT5651_STO2_ADC_MIXER:\r\ncase RT5651_AD_DA_MIXER:\r\ncase RT5651_STO_DAC_MIXER:\r\ncase RT5651_DD_MIXER:\r\ncase RT5651_DIG_INF_DATA:\r\ncase RT5651_PDM_CTL:\r\ncase RT5651_REC_L1_MIXER:\r\ncase RT5651_REC_L2_MIXER:\r\ncase RT5651_REC_R1_MIXER:\r\ncase RT5651_REC_R2_MIXER:\r\ncase RT5651_HPO_MIXER:\r\ncase RT5651_OUT_L1_MIXER:\r\ncase RT5651_OUT_L2_MIXER:\r\ncase RT5651_OUT_L3_MIXER:\r\ncase RT5651_OUT_R1_MIXER:\r\ncase RT5651_OUT_R2_MIXER:\r\ncase RT5651_OUT_R3_MIXER:\r\ncase RT5651_LOUT_MIXER:\r\ncase RT5651_PWR_DIG1:\r\ncase RT5651_PWR_DIG2:\r\ncase RT5651_PWR_ANLG1:\r\ncase RT5651_PWR_ANLG2:\r\ncase RT5651_PWR_MIXER:\r\ncase RT5651_PWR_VOL:\r\ncase RT5651_PRIV_INDEX:\r\ncase RT5651_PRIV_DATA:\r\ncase RT5651_I2S1_SDP:\r\ncase RT5651_I2S2_SDP:\r\ncase RT5651_ADDA_CLK1:\r\ncase RT5651_ADDA_CLK2:\r\ncase RT5651_DMIC:\r\ncase RT5651_TDM_CTL_1:\r\ncase RT5651_TDM_CTL_2:\r\ncase RT5651_TDM_CTL_3:\r\ncase RT5651_GLB_CLK:\r\ncase RT5651_PLL_CTRL1:\r\ncase RT5651_PLL_CTRL2:\r\ncase RT5651_PLL_MODE_1:\r\ncase RT5651_PLL_MODE_2:\r\ncase RT5651_PLL_MODE_3:\r\ncase RT5651_PLL_MODE_4:\r\ncase RT5651_PLL_MODE_5:\r\ncase RT5651_PLL_MODE_6:\r\ncase RT5651_PLL_MODE_7:\r\ncase RT5651_DEPOP_M1:\r\ncase RT5651_DEPOP_M2:\r\ncase RT5651_DEPOP_M3:\r\ncase RT5651_CHARGE_PUMP:\r\ncase RT5651_MICBIAS:\r\ncase RT5651_A_JD_CTL1:\r\ncase RT5651_EQ_CTRL1:\r\ncase RT5651_EQ_CTRL2:\r\ncase RT5651_ALC_1:\r\ncase RT5651_ALC_2:\r\ncase RT5651_ALC_3:\r\ncase RT5651_JD_CTRL1:\r\ncase RT5651_JD_CTRL2:\r\ncase RT5651_IRQ_CTRL1:\r\ncase RT5651_IRQ_CTRL2:\r\ncase RT5651_INT_IRQ_ST:\r\ncase RT5651_GPIO_CTRL1:\r\ncase RT5651_GPIO_CTRL2:\r\ncase RT5651_GPIO_CTRL3:\r\ncase RT5651_PGM_REG_ARR1:\r\ncase RT5651_PGM_REG_ARR2:\r\ncase RT5651_PGM_REG_ARR3:\r\ncase RT5651_PGM_REG_ARR4:\r\ncase RT5651_PGM_REG_ARR5:\r\ncase RT5651_SCB_FUNC:\r\ncase RT5651_SCB_CTRL:\r\ncase RT5651_BASE_BACK:\r\ncase RT5651_MP3_PLUS1:\r\ncase RT5651_MP3_PLUS2:\r\ncase RT5651_ADJ_HPF_CTRL1:\r\ncase RT5651_ADJ_HPF_CTRL2:\r\ncase RT5651_HP_CALIB_AMP_DET:\r\ncase RT5651_HP_CALIB2:\r\ncase RT5651_SV_ZCD1:\r\ncase RT5651_SV_ZCD2:\r\ncase RT5651_D_MISC:\r\ncase RT5651_DUMMY2:\r\ncase RT5651_DUMMY3:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nint idx, rate;\r\nrate = rt5651->sysclk / rl6231_get_pre_div(rt5651->regmap,\r\nRT5651_ADDA_CLK1, RT5651_I2S_PD1_SFT);\r\nidx = rl6231_calc_dmic_clk(rate);\r\nif (idx < 0)\r\ndev_err(codec->dev, "Failed to set DMIC clock\n");\r\nelse\r\nsnd_soc_update_bits(codec, RT5651_DMIC, RT5651_DMIC_CLK_MASK,\r\nidx << RT5651_DMIC_CLK_SFT);\r\nreturn idx;\r\n}\r\nstatic int is_sysclk_from_pll(struct snd_soc_dapm_widget *source,\r\nstruct snd_soc_dapm_widget *sink)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(source->dapm);\r\nunsigned int val;\r\nval = snd_soc_read(codec, RT5651_GLB_CLK);\r\nval &= RT5651_SCLK_SRC_MASK;\r\nif (val == RT5651_SCLK_SRC_PLL1)\r\nreturn 1;\r\nelse\r\nreturn 0;\r\n}\r\nstatic int rt5651_amp_power_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nregmap_update_bits(rt5651->regmap, RT5651_PR_BASE +\r\nRT5651_CHPUMP_INT_REG1, 0x0700, 0x0200);\r\nregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M2,\r\nRT5651_DEPOP_MASK, RT5651_DEPOP_MAN);\r\nregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M1,\r\nRT5651_HP_CP_MASK | RT5651_HP_SG_MASK |\r\nRT5651_HP_CB_MASK, RT5651_HP_CP_PU |\r\nRT5651_HP_SG_DIS | RT5651_HP_CB_PU);\r\nregmap_write(rt5651->regmap, RT5651_PR_BASE +\r\nRT5651_HP_DCC_INT1, 0x9f00);\r\nregmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,\r\nRT5651_PWR_FV1 | RT5651_PWR_FV2, 0);\r\nregmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,\r\nRT5651_PWR_HA,\r\nRT5651_PWR_HA);\r\nusleep_range(10000, 15000);\r\nregmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,\r\nRT5651_PWR_FV1 | RT5651_PWR_FV2 ,\r\nRT5651_PWR_FV1 | RT5651_PWR_FV2);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_hp_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M2,\r\nRT5651_DEPOP_MASK | RT5651_DIG_DP_MASK,\r\nRT5651_DEPOP_AUTO | RT5651_DIG_DP_EN);\r\nregmap_update_bits(rt5651->regmap, RT5651_CHARGE_PUMP,\r\nRT5651_PM_HP_MASK, RT5651_PM_HP_HV);\r\nregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M3,\r\nRT5651_CP_FQ1_MASK | RT5651_CP_FQ2_MASK |\r\nRT5651_CP_FQ3_MASK,\r\n(RT5651_CP_FQ_192_KHZ << RT5651_CP_FQ1_SFT) |\r\n(RT5651_CP_FQ_12_KHZ << RT5651_CP_FQ2_SFT) |\r\n(RT5651_CP_FQ_192_KHZ << RT5651_CP_FQ3_SFT));\r\nregmap_write(rt5651->regmap, RT5651_PR_BASE +\r\nRT5651_MAMP_INT_REG2, 0x1c00);\r\nregmap_update_bits(rt5651->regmap, RT5651_DEPOP_M1,\r\nRT5651_HP_CP_MASK | RT5651_HP_SG_MASK,\r\nRT5651_HP_CP_PD | RT5651_HP_SG_EN);\r\nregmap_update_bits(rt5651->regmap, RT5651_PR_BASE +\r\nRT5651_CHPUMP_INT_REG1, 0x0700, 0x0400);\r\nrt5651->hp_mute = 0;\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nrt5651->hp_mute = 1;\r\nusleep_range(70000, 75000);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_hp_post_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nif (!rt5651->hp_mute)\r\nusleep_range(80000, 85000);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_bst1_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG2,\r\nRT5651_PWR_BST1_OP2, RT5651_PWR_BST1_OP2);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG2,\r\nRT5651_PWR_BST1_OP2, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_bst2_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG2,\r\nRT5651_PWR_BST2_OP2, RT5651_PWR_BST2_OP2);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG2,\r\nRT5651_PWR_BST2_OP2, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_bst3_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG2,\r\nRT5651_PWR_BST3_OP2, RT5651_PWR_BST3_OP2);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG2,\r\nRT5651_PWR_BST3_OP2, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_hw_params(struct snd_pcm_substream *substream,\r\nstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int val_len = 0, val_clk, mask_clk;\r\nint pre_div, bclk_ms, frame_size;\r\nrt5651->lrck[dai->id] = params_rate(params);\r\npre_div = rl6231_get_clk_info(rt5651->sysclk, rt5651->lrck[dai->id]);\r\nif (pre_div < 0) {\r\ndev_err(codec->dev, "Unsupported clock setting\n");\r\nreturn -EINVAL;\r\n}\r\nframe_size = snd_soc_params_to_frame_size(params);\r\nif (frame_size < 0) {\r\ndev_err(codec->dev, "Unsupported frame size: %d\n", frame_size);\r\nreturn -EINVAL;\r\n}\r\nbclk_ms = frame_size > 32 ? 1 : 0;\r\nrt5651->bclk[dai->id] = rt5651->lrck[dai->id] * (32 << bclk_ms);\r\ndev_dbg(dai->dev, "bclk is %dHz and lrck is %dHz\n",\r\nrt5651->bclk[dai->id], rt5651->lrck[dai->id]);\r\ndev_dbg(dai->dev, "bclk_ms is %d and pre_div is %d for iis %d\n",\r\nbclk_ms, pre_div, dai->id);\r\nswitch (params_width(params)) {\r\ncase 16:\r\nbreak;\r\ncase 20:\r\nval_len |= RT5651_I2S_DL_20;\r\nbreak;\r\ncase 24:\r\nval_len |= RT5651_I2S_DL_24;\r\nbreak;\r\ncase 8:\r\nval_len |= RT5651_I2S_DL_8;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (dai->id) {\r\ncase RT5651_AIF1:\r\nmask_clk = RT5651_I2S_PD1_MASK;\r\nval_clk = pre_div << RT5651_I2S_PD1_SFT;\r\nsnd_soc_update_bits(codec, RT5651_I2S1_SDP,\r\nRT5651_I2S_DL_MASK, val_len);\r\nsnd_soc_update_bits(codec, RT5651_ADDA_CLK1, mask_clk, val_clk);\r\nbreak;\r\ncase RT5651_AIF2:\r\nmask_clk = RT5651_I2S_BCLK_MS2_MASK | RT5651_I2S_PD2_MASK;\r\nval_clk = pre_div << RT5651_I2S_PD2_SFT;\r\nsnd_soc_update_bits(codec, RT5651_I2S2_SDP,\r\nRT5651_I2S_DL_MASK, val_len);\r\nsnd_soc_update_bits(codec, RT5651_ADDA_CLK1, mask_clk, val_clk);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Wrong dai->id: %d\n", dai->id);\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\r\ncase SND_SOC_DAIFMT_CBM_CFM:\r\nrt5651->master[dai->id] = 1;\r\nbreak;\r\ncase SND_SOC_DAIFMT_CBS_CFS:\r\nreg_val |= RT5651_I2S_MS_S;\r\nrt5651->master[dai->id] = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\r\ncase SND_SOC_DAIFMT_NB_NF:\r\nbreak;\r\ncase SND_SOC_DAIFMT_IB_NF:\r\nreg_val |= RT5651_I2S_BP_INV;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nreg_val |= RT5651_I2S_DF_LEFT;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_A:\r\nreg_val |= RT5651_I2S_DF_PCM_A;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_B:\r\nreg_val |= RT5651_I2S_DF_PCM_B;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (dai->id) {\r\ncase RT5651_AIF1:\r\nsnd_soc_update_bits(codec, RT5651_I2S1_SDP,\r\nRT5651_I2S_MS_MASK | RT5651_I2S_BP_MASK |\r\nRT5651_I2S_DF_MASK, reg_val);\r\nbreak;\r\ncase RT5651_AIF2:\r\nsnd_soc_update_bits(codec, RT5651_I2S2_SDP,\r\nRT5651_I2S_MS_MASK | RT5651_I2S_BP_MASK |\r\nRT5651_I2S_DF_MASK, reg_val);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Wrong dai->id: %d\n", dai->id);\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_set_dai_sysclk(struct snd_soc_dai *dai,\r\nint clk_id, unsigned int freq, int dir)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nif (freq == rt5651->sysclk && clk_id == rt5651->sysclk_src)\r\nreturn 0;\r\nswitch (clk_id) {\r\ncase RT5651_SCLK_S_MCLK:\r\nreg_val |= RT5651_SCLK_SRC_MCLK;\r\nbreak;\r\ncase RT5651_SCLK_S_PLL1:\r\nreg_val |= RT5651_SCLK_SRC_PLL1;\r\nbreak;\r\ncase RT5651_SCLK_S_RCCLK:\r\nreg_val |= RT5651_SCLK_SRC_RCCLK;\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Invalid clock id (%d)\n", clk_id);\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_update_bits(codec, RT5651_GLB_CLK,\r\nRT5651_SCLK_SRC_MASK, reg_val);\r\nrt5651->sysclk = freq;\r\nrt5651->sysclk_src = clk_id;\r\ndev_dbg(dai->dev, "Sysclk is %dHz and clock id is %d\n", freq, clk_id);\r\nreturn 0;\r\n}\r\nstatic int rt5651_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\r\nunsigned int freq_in, unsigned int freq_out)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nstruct rl6231_pll_code pll_code;\r\nint ret;\r\nif (source == rt5651->pll_src && freq_in == rt5651->pll_in &&\r\nfreq_out == rt5651->pll_out)\r\nreturn 0;\r\nif (!freq_in || !freq_out) {\r\ndev_dbg(codec->dev, "PLL disabled\n");\r\nrt5651->pll_in = 0;\r\nrt5651->pll_out = 0;\r\nsnd_soc_update_bits(codec, RT5651_GLB_CLK,\r\nRT5651_SCLK_SRC_MASK, RT5651_SCLK_SRC_MCLK);\r\nreturn 0;\r\n}\r\nswitch (source) {\r\ncase RT5651_PLL1_S_MCLK:\r\nsnd_soc_update_bits(codec, RT5651_GLB_CLK,\r\nRT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_MCLK);\r\nbreak;\r\ncase RT5651_PLL1_S_BCLK1:\r\nsnd_soc_update_bits(codec, RT5651_GLB_CLK,\r\nRT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_BCLK1);\r\nbreak;\r\ncase RT5651_PLL1_S_BCLK2:\r\nsnd_soc_update_bits(codec, RT5651_GLB_CLK,\r\nRT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_BCLK2);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Unknown PLL source %d\n", source);\r\nreturn -EINVAL;\r\n}\r\nret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\r\nif (ret < 0) {\r\ndev_err(codec->dev, "Unsupport input clock %d\n", freq_in);\r\nreturn ret;\r\n}\r\ndev_dbg(codec->dev, "bypass=%d m=%d n=%d k=%d\n",\r\npll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\r\npll_code.n_code, pll_code.k_code);\r\nsnd_soc_write(codec, RT5651_PLL_CTRL1,\r\npll_code.n_code << RT5651_PLL_N_SFT | pll_code.k_code);\r\nsnd_soc_write(codec, RT5651_PLL_CTRL2,\r\n(pll_code.m_bp ? 0 : pll_code.m_code) << RT5651_PLL_M_SFT |\r\npll_code.m_bp << RT5651_PLL_M_BP_SFT);\r\nrt5651->pll_in = freq_in;\r\nrt5651->pll_out = freq_out;\r\nrt5651->pll_src = source;\r\nreturn 0;\r\n}\r\nstatic int rt5651_set_bias_level(struct snd_soc_codec *codec,\r\nenum snd_soc_bias_level level)\r\n{\r\nswitch (level) {\r\ncase SND_SOC_BIAS_PREPARE:\r\nif (SND_SOC_BIAS_STANDBY == snd_soc_codec_get_bias_level(codec)) {\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG1,\r\nRT5651_PWR_VREF1 | RT5651_PWR_MB |\r\nRT5651_PWR_BG | RT5651_PWR_VREF2,\r\nRT5651_PWR_VREF1 | RT5651_PWR_MB |\r\nRT5651_PWR_BG | RT5651_PWR_VREF2);\r\nusleep_range(10000, 15000);\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG1,\r\nRT5651_PWR_FV1 | RT5651_PWR_FV2,\r\nRT5651_PWR_FV1 | RT5651_PWR_FV2);\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG1,\r\nRT5651_PWR_LDO_DVO_MASK,\r\nRT5651_PWR_LDO_DVO_1_2V);\r\nsnd_soc_update_bits(codec, RT5651_D_MISC, 0x1, 0x1);\r\nif (snd_soc_read(codec, RT5651_PLL_MODE_1) & 0x9200)\r\nsnd_soc_update_bits(codec, RT5651_D_MISC,\r\n0xc00, 0xc00);\r\n}\r\nbreak;\r\ncase SND_SOC_BIAS_STANDBY:\r\nsnd_soc_write(codec, RT5651_D_MISC, 0x0010);\r\nsnd_soc_write(codec, RT5651_PWR_DIG1, 0x0000);\r\nsnd_soc_write(codec, RT5651_PWR_DIG2, 0x0000);\r\nsnd_soc_write(codec, RT5651_PWR_VOL, 0x0000);\r\nsnd_soc_write(codec, RT5651_PWR_MIXER, 0x0000);\r\nsnd_soc_write(codec, RT5651_PWR_ANLG1, 0x0000);\r\nsnd_soc_write(codec, RT5651_PWR_ANLG2, 0x0000);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5651_probe(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nrt5651->codec = codec;\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG1,\r\nRT5651_PWR_VREF1 | RT5651_PWR_MB |\r\nRT5651_PWR_BG | RT5651_PWR_VREF2,\r\nRT5651_PWR_VREF1 | RT5651_PWR_MB |\r\nRT5651_PWR_BG | RT5651_PWR_VREF2);\r\nusleep_range(10000, 15000);\r\nsnd_soc_update_bits(codec, RT5651_PWR_ANLG1,\r\nRT5651_PWR_FV1 | RT5651_PWR_FV2,\r\nRT5651_PWR_FV1 | RT5651_PWR_FV2);\r\nsnd_soc_codec_force_bias_level(codec, SND_SOC_BIAS_OFF);\r\nreturn 0;\r\n}\r\nstatic int rt5651_suspend(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nregcache_cache_only(rt5651->regmap, true);\r\nregcache_mark_dirty(rt5651->regmap);\r\nreturn 0;\r\n}\r\nstatic int rt5651_resume(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5651_priv *rt5651 = snd_soc_codec_get_drvdata(codec);\r\nregcache_cache_only(rt5651->regmap, false);\r\nsnd_soc_cache_sync(codec);\r\nreturn 0;\r\n}\r\nstatic int rt5651_i2c_probe(struct i2c_client *i2c,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct rt5651_platform_data *pdata = dev_get_platdata(&i2c->dev);\r\nstruct rt5651_priv *rt5651;\r\nint ret;\r\nrt5651 = devm_kzalloc(&i2c->dev, sizeof(*rt5651),\r\nGFP_KERNEL);\r\nif (NULL == rt5651)\r\nreturn -ENOMEM;\r\ni2c_set_clientdata(i2c, rt5651);\r\nif (pdata)\r\nrt5651->pdata = *pdata;\r\nrt5651->regmap = devm_regmap_init_i2c(i2c, &rt5651_regmap);\r\nif (IS_ERR(rt5651->regmap)) {\r\nret = PTR_ERR(rt5651->regmap);\r\ndev_err(&i2c->dev, "Failed to allocate register map: %d\n",\r\nret);\r\nreturn ret;\r\n}\r\nregmap_read(rt5651->regmap, RT5651_DEVICE_ID, &ret);\r\nif (ret != RT5651_DEVICE_ID_VALUE) {\r\ndev_err(&i2c->dev,\r\n"Device with ID register %#x is not rt5651\n", ret);\r\nreturn -ENODEV;\r\n}\r\nregmap_write(rt5651->regmap, RT5651_RESET, 0);\r\nret = regmap_register_patch(rt5651->regmap, init_list,\r\nARRAY_SIZE(init_list));\r\nif (ret != 0)\r\ndev_warn(&i2c->dev, "Failed to apply regmap patch: %d\n", ret);\r\nif (rt5651->pdata.in2_diff)\r\nregmap_update_bits(rt5651->regmap, RT5651_IN1_IN2,\r\nRT5651_IN_DF2, RT5651_IN_DF2);\r\nif (rt5651->pdata.dmic_en)\r\nregmap_update_bits(rt5651->regmap, RT5651_GPIO_CTRL1,\r\nRT5651_GP2_PIN_MASK, RT5651_GP2_PIN_DMIC1_SCL);\r\nrt5651->hp_mute = 1;\r\nret = snd_soc_register_codec(&i2c->dev, &soc_codec_dev_rt5651,\r\nrt5651_dai, ARRAY_SIZE(rt5651_dai));\r\nreturn ret;\r\n}\r\nstatic int rt5651_i2c_remove(struct i2c_client *i2c)\r\n{\r\nsnd_soc_unregister_codec(&i2c->dev);\r\nreturn 0;\r\n}
