// Seed: 1571005504
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2
  );
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output wor   id_2,
    output tri   id_3,
    output wor   id_4,
    input  tri1  id_5
);
  wire id_7 = id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_5
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1
    , id_10,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8
);
  assign module_0.type_0 = 0;
endmodule
