Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Maystern/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5ecc49f9004f4963a6e3d4c69a5cf208 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SimulatedDevice_behav xil_defaultlib.SimulatedDevice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/dev_top.v:151]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port state [C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/dev_top.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divclk
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.RAM_set
Compiling module xil_defaultlib.vga_top
Compiling module xil_defaultlib.light_7seg_ego1
Compiling module xil_defaultlib.odometer
Compiling module xil_defaultlib.manual_top
Compiling module xil_defaultlib.semiauto_top
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.SimulatedDevice
Compiling module xil_defaultlib.glbl
Built simulation snapshot SimulatedDevice_behav
