
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs" "*.svh"]] 
# }
# synth_design -top rc4 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top rc4 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19016
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 275115 ; free virtual = 430311
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rc4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:24]
INFO: [Synth 8-251] rc4: key[x] = xx [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:78]
WARNING: [Synth 8-7137] Register key_reg in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register S_reg[0] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[1] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[2] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[3] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[4] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[5] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[6] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[7] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[8] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[9] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[10] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[11] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[12] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[13] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[14] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[15] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[16] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[17] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[18] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[19] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[20] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[21] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[22] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[23] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[24] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[25] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[26] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[27] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[28] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[29] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[30] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[31] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[32] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[33] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[34] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[35] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[36] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[37] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[38] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[39] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[40] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[41] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[42] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[43] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[44] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[45] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[46] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[47] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[48] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[49] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[50] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[51] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[52] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[53] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[54] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[55] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[56] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[57] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[58] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[59] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[60] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[61] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[62] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[63] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[64] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[65] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[66] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[67] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[68] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[69] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[70] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[71] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[72] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[73] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[74] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[75] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[76] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[77] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[78] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[79] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[80] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[81] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[82] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[83] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[84] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[85] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[86] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[87] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[88] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[89] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[90] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[91] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[92] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[93] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[94] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[95] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[96] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[97] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
WARNING: [Synth 8-7137] Register S_reg[98] in module rc4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:87]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM 'key_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "key_reg" dissolved into registers
WARNING: [Synth 8-3848] Net S[256] in module/entity rc4 does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:43]
INFO: [Synth 8-6155] done synthesizing module 'rc4' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/rc4.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 274274 ; free virtual = 429487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 274169 ; free virtual = 429383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 274156 ; free virtual = 429369
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'KSState_reg' in module 'rc4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE2 |                              010 |                             0010
                 iSTATE1 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'KSState_reg' using encoding 'sequential' in module 'rc4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 271664 ; free virtual = 426940
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 264   
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 261   
	   5 Input    8 Bit        Muxes := 258   
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 279   
	   5 Input    1 Bit        Muxes := 263   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:04 ; elapsed = 00:07:39 . Memory (MB): peak = 3200.203 ; gain = 354.586 ; free physical = 263155 ; free virtual = 417872
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:06 ; elapsed = 00:07:43 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 262875 ; free virtual = 417589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:12 ; elapsed = 00:07:55 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 261351 ; free virtual = 416061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:22 ; elapsed = 00:08:21 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 265769 ; free virtual = 420478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:22 ; elapsed = 00:08:21 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 265737 ; free virtual = 420446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:22 ; elapsed = 00:08:21 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 265891 ; free virtual = 420599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:22 ; elapsed = 00:08:21 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 265930 ; free virtual = 420638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:23 ; elapsed = 00:08:21 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 266346 ; free virtual = 421054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:23 ; elapsed = 00:08:22 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 266540 ; free virtual = 421248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     1|
|4     |LUT2   |    86|
|5     |LUT3   |   278|
|6     |LUT4   |    32|
|7     |LUT5   |    40|
|8     |LUT6   |  4899|
|9     |MUXF7  |   604|
|10    |MUXF8  |   271|
|11    |FDCE   |    52|
|12    |FDRE   |  2123|
|13    |IBUF   |    10|
|14    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  8415|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:23 ; elapsed = 00:08:22 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 266598 ; free virtual = 421305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 262 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:23 ; elapsed = 00:08:22 . Memory (MB): peak = 3200.207 ; gain = 354.590 ; free physical = 266775 ; free virtual = 421483
Synthesis Optimization Complete : Time (s): cpu = 00:05:23 ; elapsed = 00:08:22 . Memory (MB): peak = 3200.211 ; gain = 354.590 ; free physical = 266774 ; free virtual = 421482
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3221.312 ; gain = 0.000 ; free physical = 267395 ; free virtual = 422104
INFO: [Netlist 29-17] Analyzing 884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rc4' is not ideal for floorplanning, since the cellview 'rc4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.312 ; gain = 0.000 ; free physical = 265505 ; free virtual = 420216
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 504c84b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:38 ; elapsed = 00:08:40 . Memory (MB): peak = 3221.312 ; gain = 375.844 ; free physical = 264818 ; free virtual = 419558
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/util_temp_rc4_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/timing_temp_rc4_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3229.168 ; gain = 7.855 ; free physical = 263516 ; free virtual = 418243
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/power_temp_rc4_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/rc4-prbs/power_temp_rc4_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3261.184 ; gain = 32.016 ; free physical = 259766 ; free virtual = 414519
INFO: [Common 17-206] Exiting Vivado at Tue May 24 02:06:50 2022...
real 607.77
user 388.80
sys 38.52
