============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/1.career/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     tamochi
   Run Date =   Mon Nov 24 19:22:34 2025

   Run on =     TAMOWIN
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(64)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
HDL-1007 : analyze verilog file ../../../RTL/audio_eq.v
HDL-1007 : analyze verilog file ../../../RTL/audio_led_visualizer.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 153 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 64 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 922 instances
RUN-0007 : 390 luts, 264 seqs, 152 mslices, 83 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1207 nets
RUN-1001 : 773 nets have 2 pins
RUN-1001 : 315 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     108     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     148     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 920 instances, 390 luts, 264 seqs, 235 slices, 30 macros(235 instances: 152 mslices 83 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 287028
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 920.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 181236, overlap = 0
PHY-3002 : Step(2): len = 117887, overlap = 0
PHY-3002 : Step(3): len = 90243.9, overlap = 0
PHY-3002 : Step(4): len = 77199.3, overlap = 0
PHY-3002 : Step(5): len = 64887, overlap = 0.65625
PHY-3002 : Step(6): len = 55258.2, overlap = 4.875
PHY-3002 : Step(7): len = 49362.2, overlap = 3.03125
PHY-3002 : Step(8): len = 47230.8, overlap = 0
PHY-3002 : Step(9): len = 45861.4, overlap = 0
PHY-3002 : Step(10): len = 41633.1, overlap = 1.625
PHY-3002 : Step(11): len = 37786.9, overlap = 2.625
PHY-3002 : Step(12): len = 34704, overlap = 9.15625
PHY-3002 : Step(13): len = 34884.9, overlap = 7.8125
PHY-3002 : Step(14): len = 31599.4, overlap = 11.8125
PHY-3002 : Step(15): len = 27784.6, overlap = 13.6875
PHY-3002 : Step(16): len = 27489.7, overlap = 12.875
PHY-3002 : Step(17): len = 27362.5, overlap = 20.5625
PHY-3002 : Step(18): len = 26103.1, overlap = 29.7812
PHY-3002 : Step(19): len = 23565, overlap = 34.3125
PHY-3002 : Step(20): len = 21669.4, overlap = 38.0312
PHY-3002 : Step(21): len = 21942.2, overlap = 41.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103946
PHY-3002 : Step(22): len = 21873.6, overlap = 36.75
PHY-3002 : Step(23): len = 21584, overlap = 29.0312
PHY-3002 : Step(24): len = 20768.9, overlap = 37.5
PHY-3002 : Step(25): len = 20770, overlap = 38.875
PHY-3002 : Step(26): len = 20311.2, overlap = 41.0625
PHY-3002 : Step(27): len = 20199.7, overlap = 34.0625
PHY-3002 : Step(28): len = 20194.5, overlap = 40.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00207891
PHY-3002 : Step(29): len = 20133.3, overlap = 34
PHY-3002 : Step(30): len = 20007.4, overlap = 34.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002836s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.52204e-06
PHY-3002 : Step(31): len = 20120, overlap = 70.7188
PHY-3002 : Step(32): len = 20206.6, overlap = 70.7188
PHY-3002 : Step(33): len = 19157.9, overlap = 72.5625
PHY-3002 : Step(34): len = 19447, overlap = 74.4062
PHY-3002 : Step(35): len = 19769.3, overlap = 75.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.04407e-06
PHY-3002 : Step(36): len = 18153.9, overlap = 73.2812
PHY-3002 : Step(37): len = 18216.2, overlap = 73.1875
PHY-3002 : Step(38): len = 18216.2, overlap = 73.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00881e-05
PHY-3002 : Step(39): len = 18599.6, overlap = 74.5938
PHY-3002 : Step(40): len = 18877.6, overlap = 74.5938
PHY-3002 : Step(41): len = 19697.5, overlap = 73.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.01763e-05
PHY-3002 : Step(42): len = 19762, overlap = 67.6562
PHY-3002 : Step(43): len = 20093.6, overlap = 67.6562
PHY-3002 : Step(44): len = 21989.6, overlap = 53.1875
PHY-3002 : Step(45): len = 23174.7, overlap = 48.2188
PHY-3002 : Step(46): len = 21995.1, overlap = 26.25
PHY-3002 : Step(47): len = 22023.1, overlap = 26.9062
PHY-3002 : Step(48): len = 21397.4, overlap = 28.0625
PHY-3002 : Step(49): len = 21516.3, overlap = 29.9375
PHY-3002 : Step(50): len = 21504.4, overlap = 30.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.03526e-05
PHY-3002 : Step(51): len = 20807.9, overlap = 27.8438
PHY-3002 : Step(52): len = 20771, overlap = 27.3438
PHY-3002 : Step(53): len = 20920.9, overlap = 27.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.07051e-05
PHY-3002 : Step(54): len = 21063, overlap = 26.5
PHY-3002 : Step(55): len = 21063, overlap = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11591e-05
PHY-3002 : Step(56): len = 22058.8, overlap = 75.6875
PHY-3002 : Step(57): len = 22058.8, overlap = 75.6875
PHY-3002 : Step(58): len = 21654.8, overlap = 69.5312
PHY-3002 : Step(59): len = 21910.7, overlap = 66.125
PHY-3002 : Step(60): len = 23258.6, overlap = 61.8125
PHY-3002 : Step(61): len = 23364.9, overlap = 61.2812
PHY-3002 : Step(62): len = 22048.6, overlap = 60.9375
PHY-3002 : Step(63): len = 22208.4, overlap = 60.0938
PHY-3002 : Step(64): len = 22255.2, overlap = 60.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23181e-05
PHY-3002 : Step(65): len = 23366.6, overlap = 54.9688
PHY-3002 : Step(66): len = 23610.6, overlap = 51.5625
PHY-3002 : Step(67): len = 24015.9, overlap = 49.9688
PHY-3002 : Step(68): len = 24165.2, overlap = 53.4375
PHY-3002 : Step(69): len = 24016.8, overlap = 53.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46363e-05
PHY-3002 : Step(70): len = 24653.1, overlap = 53.4688
PHY-3002 : Step(71): len = 24724, overlap = 53.5938
PHY-3002 : Step(72): len = 25435.2, overlap = 51.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92725e-05
PHY-3002 : Step(73): len = 26100.3, overlap = 51.0312
PHY-3002 : Step(74): len = 26603.4, overlap = 42.3125
PHY-3002 : Step(75): len = 26852.7, overlap = 40.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000178545
PHY-3002 : Step(76): len = 26997.9, overlap = 40.4688
PHY-3002 : Step(77): len = 27145.5, overlap = 36.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000340419
PHY-3002 : Step(78): len = 27493.4, overlap = 35.6875
PHY-3002 : Step(79): len = 27656.2, overlap = 35.375
PHY-3002 : Step(80): len = 28884.1, overlap = 27.7812
PHY-3002 : Step(81): len = 29304.2, overlap = 24.625
PHY-3002 : Step(82): len = 29983.2, overlap = 21.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 63.53 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1207.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35712, over cnt = 145(0%), over = 660, worst = 28
PHY-1001 : End global iterations;  0.050931s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.0%)

PHY-1001 : Congestion index: top1 = 39.68, top5 = 19.32, top10 = 11.19, top15 = 7.79.
PHY-1001 : End incremental global routing;  0.101057s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (108.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 4644, tnet num: 1205, tinst num: 920, tnode num: 5611, tedge num: 8277.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202931s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.317959s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.2%)

OPT-1001 : Current memory(MB): used = 160, reserve = 130, peak = 160.
OPT-1001 : End physical optimization;  0.327107s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 390 LUT to BLE ...
SYN-4008 : Packed 390 LUT and 177 SEQ to BLE.
SYN-4003 : Packing 87 remaining SEQ's ...
SYN-4005 : Packed 52 SEQ with LUT/SLICE
SYN-4006 : 175 single LUT's are left
SYN-4006 : 35 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 425/693 primitive instances ...
PHY-3001 : End packing;  0.026516s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.9%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 493 instances
RUN-1001 : 230 mslices, 230 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 603 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 491 instances, 460 slices, 30 macros(235 instances: 152 mslices 83 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 29921.2, Over = 29.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.3351e-05
PHY-3002 : Step(83): len = 27627.2, overlap = 32
PHY-3002 : Step(84): len = 27399.1, overlap = 38
PHY-3002 : Step(85): len = 26602.8, overlap = 42.5
PHY-3002 : Step(86): len = 25851.9, overlap = 41.75
PHY-3002 : Step(87): len = 25747.4, overlap = 43.5
PHY-3002 : Step(88): len = 25795.3, overlap = 43.5
PHY-3002 : Step(89): len = 25833.8, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.67019e-05
PHY-3002 : Step(90): len = 27508.7, overlap = 37
PHY-3002 : Step(91): len = 27981, overlap = 36.25
PHY-3002 : Step(92): len = 28278.5, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.34038e-05
PHY-3002 : Step(93): len = 30102.3, overlap = 28
PHY-3002 : Step(94): len = 30365.7, overlap = 27.75
PHY-3002 : Step(95): len = 30829.2, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.079120s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (197.5%)

PHY-3001 : Trial Legalized: Len = 40379.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00109441
PHY-3002 : Step(96): len = 38734, overlap = 1
PHY-3002 : Step(97): len = 36875.7, overlap = 2.5
PHY-3002 : Step(98): len = 36356.8, overlap = 3.25
PHY-3002 : Step(99): len = 35731, overlap = 5.75
PHY-3002 : Step(100): len = 34894, overlap = 6.5
PHY-3002 : Step(101): len = 34508.3, overlap = 8
PHY-3002 : Step(102): len = 34531.8, overlap = 7.25
PHY-3002 : Step(103): len = 34546.4, overlap = 7.25
PHY-3002 : Step(104): len = 34530.4, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00218881
PHY-3002 : Step(105): len = 34598.7, overlap = 7.75
PHY-3002 : Step(106): len = 34630.9, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00437763
PHY-3002 : Step(107): len = 34758, overlap = 8.5
PHY-3002 : Step(108): len = 34758, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36918, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 36926, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/1034.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47584, over cnt = 116(0%), over = 199, worst = 6
PHY-1002 : len = 48432, over cnt = 53(0%), over = 84, worst = 6
PHY-1002 : len = 49216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 49248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088212s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (159.4%)

PHY-1001 : Congestion index: top1 = 31.90, top5 = 22.05, top10 = 14.46, top15 = 10.23.
PHY-1001 : End incremental global routing;  0.141854s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (132.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 4004, tnet num: 1032, tinst num: 491, tnode num: 4681, tedge num: 7472.
TMR-2508 : Levelizing timing graph completed, there are 32 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.140376s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (89.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.293878s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (111.7%)

OPT-1001 : Current memory(MB): used = 164, reserve = 134, peak = 164.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 863/1034.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.90, top5 = 22.05, top10 = 14.46, top15 = 10.23.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001402s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.354648s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (110.1%)

RUN-1003 : finish command "place" in  3.113641s wall, 4.140625s user + 3.921875s system = 8.062500s CPU (258.9%)

RUN-1004 : used memory is 145 MB, reserved memory is 115 MB, peak memory is 165 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 493 instances
RUN-1001 : 230 mslices, 230 lslices, 26 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1034 nets
RUN-1001 : 603 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 4004, tnet num: 1032, tinst num: 491, tnode num: 4681, tedge num: 7472.
TMR-2508 : Levelizing timing graph completed, there are 32 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 230 mslices, 230 lslices, 26 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1032 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 320 clock pins, and constraint 674 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47312, over cnt = 111(0%), over = 197, worst = 6
PHY-1002 : len = 48272, over cnt = 45(0%), over = 69, worst = 4
PHY-1002 : len = 48800, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 48888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089719s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (121.9%)

PHY-1001 : Congestion index: top1 = 31.94, top5 = 21.99, top10 = 14.31, top15 = 10.14.
PHY-1001 : End global routing;  0.143372s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (109.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 190, reserve = 160, peak = 203.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : Current memory(MB): used = 456, reserve = 431, peak = 456.
PHY-1001 : End build detailed router design. 2.657360s wall, 2.500000s user + 0.078125s system = 2.578125s CPU (97.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.037827s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 488, reserve = 464, peak = 488.
PHY-1001 : End phase 1; 1.040466s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 77% nets.
PHY-1022 : len = 156584, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 489, reserve = 464, peak = 489.
PHY-1001 : End initial routed; 1.103383s wall, 1.281250s user + 0.250000s system = 1.531250s CPU (138.8%)

PHY-1001 : Current memory(MB): used = 489, reserve = 464, peak = 489.
PHY-1001 : End phase 2; 1.103439s wall, 1.281250s user + 0.250000s system = 1.531250s CPU (138.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 156416, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.018660s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (167.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 156432, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.011165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.098869s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.8%)

PHY-1001 : Current memory(MB): used = 501, reserve = 477, peak = 501.
PHY-1001 : End phase 3; 0.221438s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (105.8%)

PHY-1003 : Routed, final wirelength = 156432
PHY-1001 : Current memory(MB): used = 502, reserve = 477, peak = 502.
PHY-1001 : End export database. 0.005468s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (285.8%)

PHY-1001 : End detail routing;  5.194719s wall, 5.187500s user + 0.359375s system = 5.546875s CPU (106.8%)

RUN-1003 : finish command "route" in  5.553871s wall, 5.531250s user + 0.375000s system = 5.906250s CPU (106.3%)

RUN-1004 : used memory is 435 MB, reserved memory is 410 MB, peak memory is 502 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        27
  #input                   13
  #output                  13
  #inout                    1

Utilization Statistics
#lut                      860   out of  19600    4.39%
#reg                      264   out of  19600    1.35%
#le                       895
  #lut only               631   out of    895   70.50%
  #reg only                35   out of    895    3.91%
  #lut&reg                229   out of    895   25.59%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       26   out of    188   13.83%
  #ireg                     4
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                          Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                               83
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               mslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_reg_syn_9.q0    48
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                30
#4        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                        0
#5        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                        0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
     aud_adcdat          INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
      aud_bclk           INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
       aud_lrc           INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
    sw_bass_down         INPUT        A10        LVCMOS25          N/A          PULLUP       NONE     
     sw_bass_up          INPUT        B10        LVCMOS25          N/A          PULLUP       NONE     
   sw_treble_down        INPUT        A11        LVCMOS25          N/A          PULLUP       NONE     
    sw_treble_up         INPUT        A12        LVCMOS25          N/A          PULLUP       NONE     
    sw_visualizer        INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
     switch_mute         INPUT        A14        LVCMOS25          N/A          PULLUP       NONE     
       sys_clk           INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
      volume[1]          INPUT        A13        LVCMOS25          N/A          PULLUP       IREG     
      volume[0]          INPUT        B12        LVCMOS25          N/A          PULLUP       IREG     
     aud_dacdat         OUTPUT         P6        LVCMOS25           8            NONE        OREG     
      aud_mclk          OUTPUT         N5        LVCMOS25           8            NONE        NONE     
       aud_scl          OUTPUT        R12        LVCMOS25           8            NONE        OREG     
       ilaclk           OUTPUT         T5        LVCMOS25           8            NONE        NONE     
         led            OUTPUT        H16        LVCMOS25           8            N/A         NONE     
  led_visualizer[7]     OUTPUT        B14        LVCMOS25           8            NONE        NONE     
  led_visualizer[6]     OUTPUT        B15        LVCMOS25           8            NONE        NONE     
  led_visualizer[5]     OUTPUT        B16        LVCMOS25           8            NONE        NONE     
  led_visualizer[4]     OUTPUT        C15        LVCMOS25           8            NONE        NONE     
  led_visualizer[3]     OUTPUT        C16        LVCMOS25           8            NONE        NONE     
  led_visualizer[2]     OUTPUT        E13        LVCMOS25           8            NONE        NONE     
  led_visualizer[1]     OUTPUT        E16        LVCMOS25           8            NONE        NONE     
  led_visualizer[0]     OUTPUT        F16        LVCMOS25           8            NONE        NONE     
       aud_sda           INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------+
|Instance                 |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------+
|top                      |audio_speak          |895    |625     |235     |272     |0       |0       |
|  u_audio_eq             |audio_eq             |191    |110     |56      |70      |0       |0       |
|  u_audio_led_visualizer |audio_led_visualizer |361    |210     |151     |39      |0       |0       |
|  u_es8388_ctrl          |es8388_ctrl          |322    |293     |25      |147     |0       |0       |
|    u_audio_receive      |audio_receive        |89     |75      |12      |51      |0       |0       |
|    u_audio_send         |audio_send           |42     |42      |0       |25      |0       |0       |
|    u_es8388_config      |es8388_config        |191    |176     |13      |71      |0       |0       |
|      u_i2c_dri          |i2c_dri              |112    |105     |5       |42      |0       |0       |
|      u_i2c_reg_cfg      |i2c_reg_cfg          |79     |71      |8       |29      |0       |0       |
|  u_pll_clk              |clk_wiz_0            |1      |1       |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       575   
    #2          2       204   
    #3          3        92   
    #4          4        16   
    #5        5-10       54   
    #6        11-50      59   
    #7       101-500     1    
  Average     2.78            

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 162 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 653
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1034, pip num: 9974
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1481 valid insts, and 30357 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1003 : finish command "bitgen -bit ES8388.bit -unused_io_status pulldown" in  1.473926s wall, 13.843750s user + 0.109375s system = 13.953125s CPU (946.7%)

RUN-1004 : used memory is 445 MB, reserved memory is 425 MB, peak memory is 639 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20251124_192234.log"
