<stg><name>huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_dhtbl_ml_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_dhtbl_ml = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln632 = store i32 1, i32 %p_dhtbl_ml

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln628 = store i32 0, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln632 = store i5 1, i5 %p_dhtbl_ml_1

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body32:0 %l = load i5 %p_dhtbl_ml_1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body32:3 %icmp_ln664 = icmp_eq  i5 %l, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln664"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body32:4 %br_ln664 = br i1 %icmp_ln664, void %for.body32.split, void %for.end55.exitStub

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
for.body32.split:1 %zext_ln664 = zext i5 %l

]]></Node>
<StgValue><ssdm name="zext_ln664"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:2 %p_jinfo_ac_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_ac_dhuff_tbl_maxcode, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:3 %p_jinfo_ac_dhuff_tbl_mincode_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_mincode, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:4 %p_jinfo_ac_dhuff_tbl_valptr_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_valptr, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:10 %p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.body32.split:11 %p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc53:0 %add_ln664 = add i5 %l, i5 1

]]></Node>
<StgValue><ssdm name="add_ln664"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53:1 %store_ln632 = store i5 %add_ln664, i5 %p_dhtbl_ml_1

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc53:2 %br_ln664 = br void %for.body32

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body32:1 %p_dhtbl_ml_2 = load i32 %p_dhtbl_ml

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
for.body32:2 %trunc_ln664 = trunc i32 %p_dhtbl_ml_2

]]></Node>
<StgValue><ssdm name="trunc_ln664"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body32.split:0 %p_load = load i32 %p

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32">
<![CDATA[
for.body32.split:5 %trunc_ln664_1 = trunc i32 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln664_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32">
<![CDATA[
for.body32.split:6 %trunc_ln664_2 = trunc i32 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln664_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body32.split:7 %specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln628"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body32.split:8 %speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln628"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body32.split:9 %specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln664"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.body32.split:11 %p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.body32.split:12 %zext_ln665 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load

]]></Node>
<StgValue><ssdm name="zext_ln665"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
for.body32.split:13 %zext_ln665_1 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load

]]></Node>
<StgValue><ssdm name="zext_ln665_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body32.split:14 %icmp_ln665 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body32.split:15 %br_ln665 = br i1 %icmp_ln665, void %if.else, void %if.then36

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="11" op_1_bw="7">
<![CDATA[
if.else:0 %store_ln668 = store i11 %trunc_ln664_2, i7 %p_jinfo_ac_dhuff_tbl_valptr_addr

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
if.else:1 %zext_ln669 = zext i32 %p_load

]]></Node>
<StgValue><ssdm name="zext_ln669"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %huffcode_addr = getelementptr i32 %huffcode, i64 0, i64 %zext_ln669

]]></Node>
<StgValue><ssdm name="huffcode_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
if.else:3 %huffcode_load = load i9 %huffcode_addr

]]></Node>
<StgValue><ssdm name="huffcode_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.else:6 %add_ln670 = add i9 %trunc_ln664_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln670"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.else:7 %p_1 = add i9 %add_ln670, i9 %zext_ln665_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="9">
<![CDATA[
if.else:8 %zext_ln671 = zext i9 %p_1

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:9 %huffcode_addr_1 = getelementptr i32 %huffcode, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="huffcode_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
if.else:10 %huffcode_load_1 = load i9 %huffcode_addr_1

]]></Node>
<StgValue><ssdm name="huffcode_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:12 %p_2 = add i32 %zext_ln665, i32 %p_load

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
if.else:13 %l_cast7 = zext i5 %l

]]></Node>
<StgValue><ssdm name="l_cast7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:14 %store_ln632 = store i32 %l_cast7, i32 %p_dhtbl_ml

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:15 %store_ln628 = store i32 %p_2, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then36:0 %store_ln666 = store i32 4294967295, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.then36:1 %br_ln667 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln667"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end55.exitStub:0 %write_ln664 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %p_dhtbl_ml_out, i7 %trunc_ln664

]]></Node>
<StgValue><ssdm name="write_ln664"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.end55.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
if.else:3 %huffcode_load = load i9 %huffcode_addr

]]></Node>
<StgValue><ssdm name="huffcode_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32">
<![CDATA[
if.else:4 %trunc_ln669 = trunc i32 %huffcode_load

]]></Node>
<StgValue><ssdm name="trunc_ln669"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="11" op_1_bw="7">
<![CDATA[
if.else:5 %store_ln669 = store i11 %trunc_ln669, i7 %p_jinfo_ac_dhuff_tbl_mincode_addr

]]></Node>
<StgValue><ssdm name="store_ln669"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
if.else:10 %huffcode_load_1 = load i9 %huffcode_addr_1

]]></Node>
<StgValue><ssdm name="huffcode_load_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.else:11 %store_ln671 = store i32 %huffcode_load_1, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.else:16 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="huffcode" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="huffcode"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="p_dhtbl_ml_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_dhtbl_ml_out"/></StgValue>
</port>
<port id="75" name="p_jinfo_ac_dhuff_tbl_maxcode" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="p_jinfo_dc_xhuff_tbl_bits" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="p_jinfo_ac_dhuff_tbl_valptr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="p_jinfo_ac_dhuff_tbl_mincode" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="p_dhtbl_ml_1" fromId="79" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_79" to="p" fromId="79" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_79" to="p_dhtbl_ml" fromId="79" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_79" to="store_ln632" fromId="79" toId="9">
</dataflow>
<dataflow id="84" from="p_dhtbl_ml" to="store_ln632" fromId="8" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln628" fromId="85" toId="10">
</dataflow>
<dataflow id="87" from="p" to="store_ln628" fromId="7" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln632" fromId="88" toId="11">
</dataflow>
<dataflow id="90" from="p_dhtbl_ml_1" to="store_ln632" fromId="6" toId="11">
</dataflow>
<dataflow id="91" from="p_dhtbl_ml_1" to="l" fromId="6" toId="13">
</dataflow>
<dataflow id="92" from="l" to="icmp_ln664" fromId="13" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="icmp_ln664" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="icmp_ln664" to="br_ln664" fromId="14" toId="15">
</dataflow>
<dataflow id="96" from="l" to="zext_ln664" fromId="13" toId="16">
</dataflow>
<dataflow id="97" from="p_jinfo_ac_dhuff_tbl_maxcode" to="p_jinfo_ac_dhuff_tbl_maxcode_addr" fromId="75" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_98" to="p_jinfo_ac_dhuff_tbl_maxcode_addr" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="zext_ln664" to="p_jinfo_ac_dhuff_tbl_maxcode_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="p_jinfo_ac_dhuff_tbl_mincode" to="p_jinfo_ac_dhuff_tbl_mincode_addr" fromId="78" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_98" to="p_jinfo_ac_dhuff_tbl_mincode_addr" fromId="98" toId="18">
</dataflow>
<dataflow id="103" from="zext_ln664" to="p_jinfo_ac_dhuff_tbl_mincode_addr" fromId="16" toId="18">
</dataflow>
<dataflow id="104" from="p_jinfo_ac_dhuff_tbl_valptr" to="p_jinfo_ac_dhuff_tbl_valptr_addr" fromId="77" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_98" to="p_jinfo_ac_dhuff_tbl_valptr_addr" fromId="98" toId="19">
</dataflow>
<dataflow id="106" from="zext_ln664" to="p_jinfo_ac_dhuff_tbl_valptr_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="107" from="p_jinfo_dc_xhuff_tbl_bits" to="p_jinfo_dc_xhuff_tbl_bits_addr" fromId="76" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_98" to="p_jinfo_dc_xhuff_tbl_bits_addr" fromId="98" toId="20">
</dataflow>
<dataflow id="109" from="zext_ln664" to="p_jinfo_dc_xhuff_tbl_bits_addr" fromId="16" toId="20">
</dataflow>
<dataflow id="110" from="p_jinfo_dc_xhuff_tbl_bits_addr" to="p_jinfo_dc_xhuff_tbl_bits_load" fromId="20" toId="21">
</dataflow>
<dataflow id="111" from="l" to="add_ln664" fromId="13" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_88" to="add_ln664" fromId="88" toId="22">
</dataflow>
<dataflow id="113" from="add_ln664" to="store_ln632" fromId="22" toId="23">
</dataflow>
<dataflow id="114" from="p_dhtbl_ml_1" to="store_ln632" fromId="6" toId="23">
</dataflow>
<dataflow id="115" from="p_dhtbl_ml" to="p_dhtbl_ml_2" fromId="8" toId="25">
</dataflow>
<dataflow id="116" from="p_dhtbl_ml_2" to="trunc_ln664" fromId="25" toId="26">
</dataflow>
<dataflow id="117" from="p" to="p_load" fromId="7" toId="27">
</dataflow>
<dataflow id="118" from="p_load" to="trunc_ln664_1" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="p_load" to="trunc_ln664_2" fromId="27" toId="29">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecPipeline" to="specpipeline_ln628" fromId="120" toId="30">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specpipeline_ln628" fromId="122" toId="30">
</dataflow>
<dataflow id="124" from="StgValue_85" to="specpipeline_ln628" fromId="85" toId="30">
</dataflow>
<dataflow id="125" from="StgValue_85" to="specpipeline_ln628" fromId="85" toId="30">
</dataflow>
<dataflow id="126" from="StgValue_85" to="specpipeline_ln628" fromId="85" toId="30">
</dataflow>
<dataflow id="128" from="empty_17" to="specpipeline_ln628" fromId="127" toId="30">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln628" fromId="129" toId="31">
</dataflow>
<dataflow id="132" from="StgValue_131" to="speclooptripcount_ln628" fromId="131" toId="31">
</dataflow>
<dataflow id="133" from="StgValue_131" to="speclooptripcount_ln628" fromId="131" toId="31">
</dataflow>
<dataflow id="134" from="StgValue_131" to="speclooptripcount_ln628" fromId="131" toId="31">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln664" fromId="135" toId="32">
</dataflow>
<dataflow id="138" from="empty_24" to="specloopname_ln664" fromId="137" toId="32">
</dataflow>
<dataflow id="139" from="p_jinfo_dc_xhuff_tbl_bits_addr" to="p_jinfo_dc_xhuff_tbl_bits_load" fromId="20" toId="33">
</dataflow>
<dataflow id="140" from="p_jinfo_dc_xhuff_tbl_bits_load" to="zext_ln665" fromId="33" toId="34">
</dataflow>
<dataflow id="141" from="p_jinfo_dc_xhuff_tbl_bits_load" to="zext_ln665_1" fromId="33" toId="35">
</dataflow>
<dataflow id="142" from="p_jinfo_dc_xhuff_tbl_bits_load" to="icmp_ln665" fromId="33" toId="36">
</dataflow>
<dataflow id="144" from="StgValue_143" to="icmp_ln665" fromId="143" toId="36">
</dataflow>
<dataflow id="145" from="icmp_ln665" to="br_ln665" fromId="36" toId="37">
</dataflow>
<dataflow id="146" from="trunc_ln664_2" to="store_ln668" fromId="29" toId="38">
</dataflow>
<dataflow id="147" from="p_jinfo_ac_dhuff_tbl_valptr_addr" to="store_ln668" fromId="19" toId="38">
</dataflow>
<dataflow id="148" from="p_load" to="zext_ln669" fromId="27" toId="39">
</dataflow>
<dataflow id="149" from="huffcode" to="huffcode_addr" fromId="73" toId="40">
</dataflow>
<dataflow id="150" from="StgValue_98" to="huffcode_addr" fromId="98" toId="40">
</dataflow>
<dataflow id="151" from="zext_ln669" to="huffcode_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="152" from="huffcode_addr" to="huffcode_load" fromId="40" toId="41">
</dataflow>
<dataflow id="153" from="trunc_ln664_1" to="add_ln670" fromId="28" toId="42">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln670" fromId="154" toId="42">
</dataflow>
<dataflow id="156" from="add_ln670" to="p_1" fromId="42" toId="43">
</dataflow>
<dataflow id="157" from="zext_ln665_1" to="p_1" fromId="35" toId="43">
</dataflow>
<dataflow id="158" from="p_1" to="zext_ln671" fromId="43" toId="44">
</dataflow>
<dataflow id="159" from="huffcode" to="huffcode_addr_1" fromId="73" toId="45">
</dataflow>
<dataflow id="160" from="StgValue_98" to="huffcode_addr_1" fromId="98" toId="45">
</dataflow>
<dataflow id="161" from="zext_ln671" to="huffcode_addr_1" fromId="44" toId="45">
</dataflow>
<dataflow id="162" from="huffcode_addr_1" to="huffcode_load_1" fromId="45" toId="46">
</dataflow>
<dataflow id="163" from="zext_ln665" to="p_2" fromId="34" toId="47">
</dataflow>
<dataflow id="164" from="p_load" to="p_2" fromId="27" toId="47">
</dataflow>
<dataflow id="165" from="l" to="l_cast7" fromId="13" toId="48">
</dataflow>
<dataflow id="166" from="l_cast7" to="store_ln632" fromId="48" toId="49">
</dataflow>
<dataflow id="167" from="p_dhtbl_ml" to="store_ln632" fromId="8" toId="49">
</dataflow>
<dataflow id="168" from="p_2" to="store_ln628" fromId="47" toId="50">
</dataflow>
<dataflow id="169" from="p" to="store_ln628" fromId="7" toId="50">
</dataflow>
<dataflow id="170" from="StgValue_122" to="store_ln666" fromId="122" toId="51">
</dataflow>
<dataflow id="171" from="p_jinfo_ac_dhuff_tbl_maxcode_addr" to="store_ln666" fromId="17" toId="51">
</dataflow>
<dataflow id="172" from="huffcode_addr" to="huffcode_load" fromId="40" toId="53">
</dataflow>
<dataflow id="173" from="huffcode_load" to="trunc_ln669" fromId="53" toId="54">
</dataflow>
<dataflow id="174" from="trunc_ln669" to="store_ln669" fromId="54" toId="55">
</dataflow>
<dataflow id="175" from="p_jinfo_ac_dhuff_tbl_mincode_addr" to="store_ln669" fromId="18" toId="55">
</dataflow>
<dataflow id="176" from="huffcode_addr_1" to="huffcode_load_1" fromId="45" toId="56">
</dataflow>
<dataflow id="177" from="huffcode_load_1" to="store_ln671" fromId="56" toId="57">
</dataflow>
<dataflow id="178" from="p_jinfo_ac_dhuff_tbl_maxcode_addr" to="store_ln671" fromId="17" toId="57">
</dataflow>
<dataflow id="180" from="_ssdm_op_Write.ap_auto.i7P0A" to="write_ln664" fromId="179" toId="59">
</dataflow>
<dataflow id="181" from="p_dhtbl_ml_out" to="write_ln664" fromId="74" toId="59">
</dataflow>
<dataflow id="182" from="trunc_ln664" to="write_ln664" fromId="26" toId="59">
</dataflow>
<dataflow id="183" from="icmp_ln664" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="184" from="icmp_ln664" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="185" from="icmp_ln665" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="186" from="icmp_ln665" to="StgValue_4" fromId="36" toId="4">
</dataflow>
</dataflows>


</stg>
