$date
	Wed Jan  7 14:16:42 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux $end
$var wire 8 ! din [7:0] $end
$var wire 3 " sel [2:0] $end
$var reg 1 # dout $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
b111 "
b10111110 !
$end
#20000
0#
b11 "
b10000100 !
#40000
b10100101 !
#60000
1#
b10 "
b1101 !
#80000
b1 "
b1010111 !
#100000
0#
b0 "
b1000110 !
#120000
1#
b11 "
b11100 !
#140000
b100 "
b1010111 !
#160000
b110 "
b11110100 !
#180000
b111 "
b11011110 !
#200000
0#
b100 "
b10000100 !
#220000
b111 "
b1110011 !
#240000
1#
b100 "
b10010101 !
#260000
b110 "
b11000111 !
#280000
b1101011 !
#300000
0#
b101 "
b10000111 !
#320000
b1 "
b11011101 !
#340000
b101 "
b11011 !
#360000
b10011011 !
#380000
b0 "
b11000 !
#400000
b1 "
b1100101 !
#420000
1#
b10 "
b10001100 !
#440000
0#
b11 "
b11010111 !
#460000
b0 "
b11101000 !
#480000
b101 "
b10000010 !
#500000
1#
b10 "
b100 !
#520000
0#
b0 "
b1010110 !
#540000
1#
b10 "
b1100110 !
#560000
b111 "
b11111100 !
#580000
b0 "
b11110111 !
#600000
