


FMA3 instructions


Latency (all operands): vfmadd132ss r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37609      40170      10227      10147      10127       5012          0 
     37579      40040      10227      10132      10131       5004          0 
     37484      40073      10227      10133      10127       5014          0 
     37946      40428      10227      10219      10165       5029          0 
     37484      40025      10227      10129      10127       4990          0 
     37591      40088      10227      10146      10139       5015          0 
     37789      40367      10227      10215      10167       5021          0 
     37566      40062      10227      10128      10127       4992          0 
     37542      40077      10227      10134      10129       5019          0 
     37533      40099      10227      10134      10127       5024          0 


Latency (all operands): vfmadd231ss r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35216      40176      10227      10136      10127       4999          0 
     35045      39991      10227      10134      10127       4998          0 
     35105      39991      10227      10142      10127       4999          0 
     35015      39991      10227      10127      10127       4999          0 
     35114      39992      10227      10127      10127       4999          0 
     35035      39991      10227      10127      10127       4999          0 
     35075      39991      10227      10127      10127       4999          0 
     35083      39991      10227      10127      10127       4999          0 
     35025      39991      10227      10127      10127       4999          0 
     35115      39992      10227      10127      10127       4999          0 


Latency (all operands): vfmadd132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36186      41231      10227      10136      10127       4999          0 
     35053      39991      10227      10134      10127       4998          0 
     35052      39991      10227      10133      10127       4997          0 
     35102      39991      10227      10142      10127       4999          0 
     35016      39992      10227      10127      10127       4999          0 
     35115      39992      10227      10127      10127       4999          0 
     35028      39991      10227      10127      10127       4999          0 
     35081      39991      10227      10127      10127       4999          0 
     35081      39991      10227      10127      10127       4999          0 
     35028      39991      10227      10127      10127       4999          0 


Latency (all operands): vfmsub132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35164      40147      10227      10136      10127       4999          0 
     35113      39992      10227      10134      10127       4999          0 
     35018      39991      10227      10142      10127       4999          0 
     35099      39991      10227      10127      10127       4999          0 
     35058      39991      10227      10127      10127       4999          0 
     35046      39992      10227      10127      10127       4999          0 
     35106      39992      10227      10127      10127       4999          0 
     35018      39991      10227      10127      10127       4999          0 
     35115      39991      10227      10127      10127       4999          0 
     35034      39991      10227      10127      10127       4999          0 


Latency (all operands): vfnmadd132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34175      40196      10227      10136      10127       4999          0 
     33926      39991      10227      10142      10127       4999          0 
     34017      39991      10227      10143      10127       4999          0 
     33936      39992      10227      10127      10127       4999          0 
     33975      39991      10227      10127      10127       4999          0 
     33991      39991      10227      10127      10127       4999          0 
     33926      39991      10227      10127      10127       4999          0 
     34017      39991      10227      10127      10127       4999          0 
     33930      39992      10227      10127      10127       4999          0 
     33984      39992      10227      10127      10127       4999          0 


Latency (all operands): vfnmsub132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35252      40246      10227      10145      10127       4990          0 
     35112      39991      10227      10139      10127       4992          0 
     35016      39991      10227      10139      10127       4994          0 
     35103      39992      10227      10135      10127       4992          0 
     35044      39992      10227      10129      10127       4992          0 
     35056      39991      10227      10129      10127       4992          0 
     35099      39991      10227      10129      10127       4992          0 
     35018      39991      10227      10129      10127       4992          0 
     35114      39991      10227      10129      10127       4992          0 
     35028      39991      10227      10129      10127       4992          0 


Latency (mul operand): vfmadd132ss r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37710      40191      10227      10136      10127       4999          0 
     37444      39991      10227      10134      10127       4998          0 
     37538      39993      10227      10143      10127       4999          0 
     37435      39992      10227      10142      10127       4999          0 
     37532      39991      10227      10127      10127       4999          0 
     37453      39991      10227      10127      10127       4999          0 
     37506      39991      10227      10127      10127       4999          0 
     37483      39991      10227      10127      10127       4999          0 
     37467      39992      10227      10127      10127       4999          0 
     37516      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfmadd213ss r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36424      40142      10227      10136      10127       4999          0 
     36190      39991      10227      10134      10127       4999          0 
     36271      39991      10227      10134      10127       4998          0 
     36225      39992      10227      10142      10127       4999          0 
     36223      39992      10227      10142      10127       4999          0 
     36269      39991      10227      10127      10127       4999          0 
     36192      39991      10227      10127      10127       4999          0 
     72931      42018      10228      10692      10425       5075          0 
     36269      39991      10227      10129      10127       4997          0 
     36225      39992      10227      10139      10127       4996          0 


Latency (mul operand): vfmadd132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36364      40176      10227      10136      10127       4999          0 
     36255      39990      10227      10134      10127       4998          0 
     36237      39990      10227      10142      10127       4999          0 
     36210      39990      10227      10127      10127       4999          0 
     36277      39990      10227      10127      10127       4999          0 
     36188      39990      10227      10127      10127       4999          0 
     36283      39990      10227      10127      10127       4999          0 
     36196      39990      10227      10127      10127       4999          0 
     36263      39990      10227      10127      10127       4999          0 
     36233      39990      10227      10127      10127       4999          0 


Latency (mul operand): vfmsub132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32118      40226      10227      10136      10127       4999          0 
     32001      39991      10227      10134      10127       4998          0 
     31987      39991      10227      10143      10127       4999          0 
     31934      39992      10227      10127      10127       4999          0 
     32021      39991      10227      10127      10127       4999          0 
     31945      39991      10227      10127      10127       4999          0 
     31970      39991      10227      10127      10127       4999          0 
     32011      39991      10227      10127      10127       4999          0 
     31931      39992      10227      10127      10127       4999          0 
     32009      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfnmadd132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34170      40211      10227      10143      10127       4999          0 
     33991      39991      10227      10142      10127       4999          0 
     33929      39991      10227      10127      10127       4999          0 
     34021      39991      10227      10127      10127       4999          0 
     33928      39991      10227      10127      10127       4999          0 
     33992      39992      10227      10127      10127       4999          0 
     33984      39992      10227      10127      10127       4999          0 
     33934      39991      10227      10127      10127       4999          0 
     34021      39991      10227      10127      10127       4999          0 
     33926      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfnmsub132sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37687      40177      10227      10136      10127       4999          0 
     37450      39991      10227      10134      10127       4998          0 
     37530      39991      10227      10142      10127       4999          0 
     37436      39991      10227      10142      10127       4999          0 
     37534      39992      10227      10127      10127       4999          0 
     37442      39992      10227      10127      10127       4999          0 
     37516      39991      10227      10127      10127       4999          0 
     37470      39991      10227      10127      10127       4999          0 
     37484      39991      10227      10127      10127       4999          0 
     37508      39991      10227      10127      10127       4999          0 


Latency (add operand): vfmadd231ss r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35284      40186      10227      10144      10127       4993          0 
     35046      39991      10227      10139      10127       4992          0 
     35066      39993      10227      10139      10127       4993          0 
     35101      39993      10227      10142      10127       4986          0 
     35019      39991      10227      10129      10127       4987          0 
     35121      39991      10227      10129      10127       4987          0 
     35026      39991      10227      10129      10127       4987          0 
     35090      39991      10227      10129      10127       4987          0 
     35076      39992      10227      10129      10127       4987          0 
     35040      39991      10227      10129      10127       4987          0 


Latency (add operand): vfmadd231sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34118      40199      10227      10136      10127       4991          0 
     33967      39990      10227      10141      10127       4994          0 
     34001      39990      10227      10135      10127       4990          0 
     33922      39990      10227      10139      10127       4994          0 
     34017      39991      10227      10129      10127       4994          0 
     33938      39990      10227      10129      10127       4994          0 
     33974      39990      10227      10129      10127       4994          0 
     33994      39990      10227      10129      10127       4994          0 
     33926      39990      10227      10129      10127       4994          0 
     34019      39991      10227      10129      10127       4994          0 


Latency (add operand): vfmsub231sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36426      40231      10227      10146      10127       4991          0 
     36275      39991      10227      10140      10127       4994          0 
     36185      39992      10227      10140      10127       4987          0 
     36281      39991      10227      10138      10127       4986          0 
     36192      39991      10227      10137      10127       4992          0 
     36261      39991      10227      10129      10127       4992          0 
     36229      39990      10227      10129      10127       4992          0 
     36216      39992      10227      10129      10127       4992          0 
     36271      39992      10227      10129      10127       4992          0 
     36184      39991      10227      10129      10127       4992          0 


Latency (add operand): vfnmadd231sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34149      40205      10227      10144      10127       4992          0 
     34006      39991      10227      10140      10127       4988          0 
     33927      39991      10227      10141      10127       4992          0 
     34018      39990      10227      10135      10127       4990          0 
     33943      39990      10227      10131      10127       4993          0 
     33973      39990      10227      10128      10127       4989          0 
     34001      39990      10227      10129      10127       4994          0 
     33927      39991      10227      10129      10127       4994          0 
     34020      39990      10227      10129      10127       4994          0 
     33939      39990      10227      10129      10127       4994          0 


Latency (add operand): vfnmsub231sd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36364      40186      10227      10143      10127       4999          0 
     36287      39993      10227      10143      10127       4999          0 
     36196      39992      10227      10142      10127       4999          0 
     36261      39991      10227      10127      10127       4999          0 
     36234      39991      10227      10127      10127       4999          0 
     36211      39991      10227      10127      10127       4999          0 
     36275      39991      10227      10127      10127       4999          0 
     36185      39992      10227      10127      10127       4999          0 
     36285      39991      10227      10127      10127       4999          0 
     36192      39991      10227      10127      10127       4999          0 


Throughput: vfmadd132ss r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5131       5671      10227      10127       5000       5000          0 
      4532       5007      10227      10127       5000       5000          0 
      4536       5011      10227      10127       5000       5000          0 
      4538       5010      10227      10127       5000       5000          0 
      4540       5007      10227      10127       5000       5000          0 
      4542       5007      10227      10127       5000       5000          0 
      4542       5008      10227      10127       5000       5000          0 
      4552       5009      10227      10127       5000       5000          0 
      4550       5010      10227      10127       5000       5000          0 
      4541       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4613       5437      10227      10127          0          0          1 
      4247       5004      10227      10127          0          0          1 
      4247       5006      10227      10127          0          0          1 
      4245       5006      10227      10127          0          0          1 
      4250       5010      10227      10127          0          0          1 
      4246       5008      10227      10127          0          0          1 
      4254       5007      10227      10127          0          0          1 
      4253       5007      10227      10127          0          0          1 
      4253       5007      10227      10127          0          0          1 
      4259       5010      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5046       5942      10227      10127        101          0      10141 
      4246       5005      10227      10127        110          0      10169 
      4243       5004      10227      10127        100          0      10142 
      4243       5004      10227      10127        100          0      10142 
      4241       5004      10227      10127        100          0      10142 
      4244       5006      10227      10127        100          0      10142 
      4246       5006      10227      10127        100          0      10142 
      4245       5004      10227      10127        100          0      10142 
      4249       5004      10227      10127        100          0      10142 
      4253       5004      10227      10127        100          0      10142 


Throughput: vfmadd132ss r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5022       6685      10227      20127       5011       5012       5004 
      4818       5312      10227      20127       5000       5000       5005 
      4827       5315      10227      20127       5000       5000       5005 
      4818       5303      10227      20127       5000       5000       5003 
      4811       5302      10227      20127       5000       5000       5004 
      4810       5303      10227      20127       5000       5000       5003 
      4807       5304      10227      20127       5000       5000       5005 
      4805       5304      10227      20127       5000       5000       5003 
      4800       5305      10227      20127       5000       5000       5003 
      4793       5302      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5139       6302      10227      20127       5002          0          1 
      4498       5306      10227      20127       5003          0          1 
      4506       5315      10227      20127       5003          0          1 
      4500       5311      10227      20127       5003          0          1 
      4499       5302      10227      20127       5002          0          1 
      4503       5302      10227      20127       5003          0          1 
      4505       5303      10227      20127       5003          0          1 
      4510       5304      10227      20127       5002          0          1 
      4510       5303      10227      20127       5004          0          1 
      4518       5308      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4755       5965      10227      20127        105          0      10154 
      4382       5311      10227      20127        110          0      10170 
      4381       5311      10227      20127        110          0      10170 
      4374       5302      10227      20127        100          0      10141 
      4366       5303      10227      20127        100          0      10139 
      4365       5303      10227      20127        100          0      10139 
      4364       5304      10227      20127         99          0      10141 
      4359       5302      10227      20127         99          0      10139 
      4357       5303      10227      20127        100          0      10141 
      4359       5307      10227      20127        100          0      10145 


Throughput: vfmadd213ss r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4714       5380      10227      10127       5000       5000          0 
      4385       5004      10227      10127       5000       5000          0 
      4391       5005      10227      10127       5000       5000          0 
      4394       5003      10227      10127       5000       5000          0 
      4395       5005      10227      10127       5000       5000          0 
      4400       5004      10227      10127       5000       5000          0 
      4401       5004      10227      10127       5000       5000          0 
      4397       5004      10227      10127       5000       5000          0 
      4393       5004      10227      10127       5000       5000          0 
      4393       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4469       5427      10227      10127          0          0          1 
      4116       5004      10227      10127          0          0          1 
      4117       5007      10227      10127          0          0          1 
      4112       5007      10227      10127          0          0          1 
      4116       5007      10227      10127          0          0          1 
      4121       5008      10227      10127          0          0          1 
      4118       5008      10227      10127          0          0          1 
      4123       5008      10227      10127          0          0          1 
      4124       5007      10227      10127          0          0          1 
      4127       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4584       5409      10227      10127        101          0      10141 
      4244       5005      10227      10127        110          0      10167 
      4250       5006      10227      10127        110          0      10169 
      4250       5004      10227      10127        100          0      10142 
      4252       5004      10227      10127        100          0      10142 
      4255       5004      10227      10127        100          0      10142 
      4257       5003      10227      10127        100          0      10142 
      4261       5006      10227      10127        100          0      10142 
      4255       5004      10227      10127        100          0      10142 
      4255       5004      10227      10127        100          0      10142 


Throughput: vfmadd213ss r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4988       5697      10227      20127       5006       5007       5004 
      4794       5303      10227      20127       5000       5000       5004 
      4798       5302      10227      20127       5000       5000       5003 
      4805       5308      10227      20127       5000       5000       5004 
      4805       5303      10227      20127       5000       5000       5003 
      4808       5303      10227      20127       5000       5000       5003 
      4807       5302      10227      20127       5000       5000       5003 
      4816       5304      10227      20127       5000       5000       5004 
      4819       5305      10227      20127       5000       5000       5004 
      4818       5304      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6423       7359      10227      20156       5022          0         16 
      6647       7619      10227      20175       5032          0         12 
      5814       6653      10227      20131       5004          0          3 
      6411       7301      10227      20129       5003          0          7 
      6522       7443      10227      20131       5004          0         -8 
      6405       7307      10227      20135       5006          0          4 
      6352       7229      10227      20133       5007          0         -4 
      5685       6455      10227      20135       5007          0          4 
      6431       7344      10227      20133       5005          0          9 
      6191       7071      10227      20131       5007          0          8 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5004       5905      10227      20127        110          0      10159 
      4655       5324      10227      20127        111          0      10169 
      4649       5317      10227      20127        111          0      10170 
     27489       6874      10228      20333        171          2      10430 
      6456       7377      10227      20211        134         -1      10324 
      4659       5305      10227      20127        100          0      10133 
      5006       5709      10227      20148        109          0      10235 
      6143       7309      10227      20158        121         -2      10188 
      5501       6317      10227      20129         94         -3      10128 
      5912       6785      10227      20133         99          0      10121 


Throughput: vfmadd231ss r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5486       6052      10227      10127       5000       5000          0 
      4536       5006      10227      10127       5000       5000          0 
      4532       5006      10227      10127       5000       5000          0 
      4530       5009      10227      10127       5000       5000          0 
      4528       5009      10227      10127       5000       5000          0 
      4528       5007      10227      10127       5000       5000          0 
      4532       5007      10227      10127       5000       5000          0 
      4531       5007      10227      10127       5000       5000          0 
      4535       5007      10227      10127       5000       5000          0 
      4543       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4465       5430      10227      10127          0          0          1 
      4114       5003      10227      10127          0          0          1 
      4118       5004      10227      10127          0          0          1 
      4122       5003      10227      10127          0          0          1 
      4123       5002      10227      10127          0          0          1 
      4124       5004      10227      10127          0          0          1 
      4125       5003      10227      10127          0          0          1 
      4132       5003      10227      10127          0          0          1 
      4129       5003      10227      10127          0          0          1 
      4128       5003      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5029       5353      10227      10127        102          0      10146 
      4702       5008      10227      10127        110          0      10165 
      4702       5008      10227      10127        110          0      10169 
      4693       5007      10227      10127        100          0      10142 
      4693       5007      10227      10127        100          0      10142 
      4692       5007      10227      10127        100          0      10142 
      4690       5010      10227      10127        100          0      10142 
      4683       5007      10227      10127        100          0      10142 
      4680       5008      10227      10127        100          0      10142 
      4687       5007      10227      10127        100          0      10142 


Throughput: vfmadd231ss r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6449       7386      10227      20129       4851       5167       5004 
      6205       7096      10227      20131       5018       5005       5004 
      5953       6812      10227      20135       4993       5025       5004 
      5628       6360      10227      20131       4975       5030       5003 
      5681       6468      10227      20131       5008       4991       5001 
      6213       7050      10227      20129       4841       5166       5001 
      5590       6333      10227      20131       4990       5020       5002 
      5565       6314      10227      20131       4922       5064       5003 
      5660       6415      10227      20129       4991       5014       5003 
      5561       6353      10227      20131       5008       5010       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4855       5720      10227      20127       5003          0          1 
      4663       5312      10227      20127       5003          0          1 
      4659       5310      10227      20127       5004          0          1 
      4657       5313      10227      20127       5003          0          1 
      4643       5300      10227      20127       5003          0          1 
      4641       5302      10227      20127       5002          0          1 
      4639       5300      10227      20127       5003          0          1 
      4637       5301      10227      20127       5003          0          1 
      4641       5303      10227      20127       5002          0          1 
      4639       5302      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4993       5692      10227      20127        105          0      10155 
      4816       5311      10227      20127        110          0      10164 
      4827       5316      10227      20127        110          0      10170 
      4820       5304      10227      20127        100          0      10135 
      4813       5302      10227      20127        100          0      10140 
      4808       5302      10227      20127        100          0      10140 
      4805       5303      10227      20127        100          0      10141 
      4806       5307      10227      20127        100          0      10140 
      4804       5304      10227      20127        100          0      10141 
      4801       5303      10227      20127        100          0      10139 


Throughput: vfmadd132sd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4738       5410      10227      10127       5000       5000          0 
      4389       5008      10227      10127       5000       5000          0 
      4389       5007      10227      10127       5000       5000          0 
      4392       5007      10227      10127       5000       5000          0 
      4397       5008      10227      10127       5000       5000          0 
      4401       5010      10227      10127       5000       5000          0 
      4405       5010      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 
      4393       5006      10227      10127       5000       5000          0 
      4391       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5127       5657      10227      10127          0          0          1 
      4542       5006      10227      10127          0          0          1 
      4544       5007      10227      10127          0          0          1 
      4548       5011      10227      10127          0          0          1 
      4548       5008      10227      10127          0          0          1 
      4544       5007      10227      10127          0          0          1 
      4540       5007      10227      10127          0          0          1 
      4540       5007      10227      10127          0          0          1 
      4538       5010      10227      10127          0          0          1 
      4536       5010      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5045       5554      10227      10127        101          0      10142 
      4548       5008      10227      10127        110          0      10168 
      4544       5007      10227      10127        111          0      10170 
      4540       5005      10227      10127        110          0      10169 
      4538       5006      10227      10127        100          0      10142 
      4536       5007      10227      10127        100          0      10142 
      4536       5010      10227      10127        100          0      10142 
      4532       5007      10227      10127        100          0      10142 
      4526       5006      10227      10127        100          0      10142 
      4528       5007      10227      10127        100          0      10142 


Throughput: vfmadd132sd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4843       6099      10227      20127       5010       5012       5003 
      4647       5310      10227      20127       5000       5000       5001 
      4657       5320      10227      20127       5000       5000       5005 
      4645       5305      10227      20127       4999       5001       5004 
      4649       5302      10227      20127       5000       5000       5002 
      4653       5304      10227      20127       5000       5000       5003 
      4657       5305      10227      20127       5000       5000       5005 
      4657       5303      10227      20127       5000       5000       5003 
      4651       5302      10227      20127       5000       5000       5002 
      4650       5302      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4859       5718      10227      20127       5003          0          1 
      4661       5310      10227      20127       5003          0          1 
      4663       5318      10227      20127       5005          0          1 
      4661       5316      10227      20127       5003          0          1 
      4649       5306      10227      20127       5002          0          1 
      4643       5303      10227      20127       5002          0          1 
      4639       5302      10227      20127       5002          0          1 
      4635       5301      10227      20127       5004          0          1 
      4637       5306      10227      20127       5003          0          1 
      4639       5304      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4829       5706      10227      20127        105          0      10151 
      4653       5317      10227      20127        110          0      10167 
      4645       5310      10227      20127        110          0      10167 
      4649       5313      10227      20127        110          0      10168 
      4643       5305      10227      20127        110          0      10170 
      4643       5303      10227      20127        100          0      10139 
      4645       5303      10227      20127        100          0      10135 
      4647       5301      10227      20127        100          0      10135 
      4654       5303      10227      20127        100          0      10141 
      4655       5301      10227      20127        100          0      10135 


Throughput: vfmsub132sd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5022       5724      10227      10127       5000       5000          0 
      4385       5005      10227      10127       5000       5000          0 
      4382       5004      10227      10127       5000       5000          0 
      4383       5004      10227      10127       5000       5000          0 
      4383       5007      10227      10127       5000       5000          0 
      4376       5005      10227      10127       5000       5000          0 
      4377       5004      10227      10127       5000       5000          0 
      4381       5004      10227      10127       5000       5000          0 
      4383       5004      10227      10127       5000       5000          0 
      4389       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4844       5355      10227      10127          0          0          1 
      4528       5003      10227      10127          0          0          1 
      4532       5003      10227      10127          0          0          1 
      4536       5007      10227      10127          0          0          1 
      4538       5006      10227      10127          0          0          1 
      4540       5004      10227      10127          0          0          1 
      4544       5004      10227      10127          0          0          1 
      4543       5004      10227      10127          0          0          1 
      4539       5003      10227      10127          0          0          1 
      4537       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4865       5378      10227      10127        101          0      10141 
      4526       5004      10227      10127        110          0      10169 
      4534       5008      10227      10127        110          0      10167 
      4532       5005      10227      10127        100          0      10142 
      4536       5004      10227      10127        100          0      10142 
      4538       5004      10227      10127        100          0      10142 
      4538       5004      10227      10127        100          0      10142 
      4544       5005      10227      10127        100          0      10142 
      4544       5006      10227      10127        100          0      10142 
      4544       5004      10227      10127        100          0      10142 


Throughput: vfmsub132sd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4864       5715      10227      20127       5012       5011       5003 
      4657       5323      10227      20127       5001       5000       5004 
      4648       5313      10227      20127       5001       5000       5004 
      4654       5314      10227      20127       5001       5000       5004 
      4654       5313      10227      20127       5001       5000       5003 
      4654       5310      10227      20127       5001       5000       5003 
      4660       5311      10227      20127       5001       5000       5003 
      4656       5308      10227      20127       5001       5000       5003 
      4662       5309      10227      20127       5001       5000       5003 
      4663       5309      10227      20127       5001       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4859       5720      10227      20127       5003          0          1 
      4673       5315      10227      20127       5003          0          1 
      4661       5306      10227      20127       5004          0          1 
      4656       5303      10227      20127       5003          0          1 
      4647       5299      10227      20127       5003          0          1 
      4649       5303      10227      20127       5005          0          1 
      4645       5300      10227      20127       5003          0          1 
      4647       5305      10227      20127       5003          0          1 
      4639       5301      10227      20127       5003          0          1 
      4639       5304      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5012       5722      10227      20127        105          0      10153 
      4799       5308      10227      20127        110          0      10168 
      4804       5312      10227      20127        110          0      10167 
      4803       5306      10227      20127        110          0      10169 
      4809       5310      10227      20127        110          0      10169 
      4808       5305      10227      20127        100          0      10141 
      4809       5302      10227      20127         99          0      10141 
      4816       5306      10227      20127        100          0      10140 
      4815       5303      10227      20127        100          0      10131 
      4820       5311      10227      20127        100          0      10141 


Throughput: vfnmadd132sd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5518       6274      10227      10127       5000       5000          0 
      4392       5003      10227      10127       5000       5000          0 
      4394       5005      10227      10127       5000       5000          0 
      4394       5005      10227      10127       5000       5000          0 
      4391       5004      10227      10127       5000       5000          0 
      4384       5004      10227      10127       5000       5000          0 
      4382       5004      10227      10127       5000       5000          0 
      4383       5007      10227      10127       5000       5000          0 
      4382       5005      10227      10127       5000       5000          0 
      4384       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4589       5404      10227      10127          0          0          1 
      4253       5008      10227      10127          0          0          1 
      4259       5006      10227      10127          0          0          1 
      4257       5004      10227      10127          0          0          1 
      4261       5004      10227      10127          0          0          1 
      4265       5004      10227      10127          0          0          1 
      4259       5003      10227      10127          0          0          1 
      4259       5005      10227      10127          0          0          1 
      4256       5004      10227      10127          0          0          1 
      4254       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5455       6207      10227      10127        101          0      10141 
      4389       5004      10227      10127        110          0      10164 
      4391       5005      10227      10127        109          0      10169 
      4385       5004      10227      10127        100          0      10142 
      4385       5004      10227      10127        100          0      10142 
      4382       5005      10227      10127        100          0      10142 
      4381       5006      10227      10127        100          0      10142 
      4375       5004      10227      10127        100          0      10142 
      4379       5004      10227      10127        100          0      10142 
      4382       5004      10227      10127        100          0      10142 


Throughput: vfnmadd132sd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5059       5755      10227      20127       5012       5011       5004 
      4823       5312      10227      20127       5000       5000       5003 
      4820       5311      10227      20127       5000       5000       5004 
      4813       5309      10227      20127       5000       5000       5003 
      4806       5302      10227      20127       5000       5000       5003 
      4801       5304      10227      20127       5000       5000       5003 
      4798       5303      10227      20127       5000       5000       5004 
      4796       5306      10227      20127       5000       5000       5003 
      4791       5305      10227      20127       5000       5000       5004 
      4792       5300      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5006       5901      10227      20127       5003          0          1 
      4643       5307      10227      20127       5002          0          1 
      4643       5308      10227      20127       5002          0          1 
      4653       5312      10227      20127       5005          0          1 
      4653       5308      10227      20127       5002          0          1 
      4651       5302      10227      20127       5002          0          1 
      4653       5303      10227      20127       5004          0          1 
      4656       5302      10227      20127       5004          0          1 
      4657       5301      10227      20127       5003          0          1 
      4663       5303      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4704       5749      10227      20127        105          0      10156 
      4496       5304      10227      20127        110          0      10162 
      4492       5303      10227      20127        105          0      10170 
      4490       5303      10227      20127        100          0      10137 
      4496       5307      10227      20127        100          0      10141 
      4496       5303      10227      20127        100          0      10141 
      4501       5302      10227      20127        100          0      10141 
      4505       5302      10227      20127        100          0      10141 
      4507       5303      10227      20127        100          0      10141 
      4506       5302      10227      20127        100          0      10139 


Throughput: vfnmsub132sd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4889       5394      10227      10127       5000       5000          0 
      4542       5006      10227      10127       5000       5000          0 
      4540       5004      10227      10127       5000       5000          0 
      4540       5005      10227      10127       5000       5000          0 
      4540       5004      10227      10127       5000       5000          0 
      4538       5004      10227      10127       5000       5000          0 
      4536       5007      10227      10127       5000       5000          0 
      4532       5005      10227      10127       5000       5000          0 
      4524       5004      10227      10127       5000       5000          0 
      4524       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4717       5374      10227      10127          0          0          1 
      4391       5005      10227      10127          0          0          1 
      4393       5010      10227      10127          0          0          1 
      4388       5007      10227      10127          0          0          1 
      4385       5007      10227      10127          0          0          1 
      4381       5007      10227      10127          0          0          1 
      4381       5007      10227      10127          0          0          1 
      4389       5009      10227      10127          0          0          1 
      4391       5010      10227      10127          0          0          1 
      4390       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4591       5416      10227      10127        101          0      10142 
      4245       5005      10227      10127        110          0      10168 
      4249       5005      10227      10127        110          0      10169 
      4254       5005      10227      10127        100          0      10142 
      4254       5005      10227      10127        100          0      10142 
      4258       5007      10227      10127        100          0      10142 
      4258       5006      10227      10127        100          0      10142 
      4262       5005      10227      10127        100          0      10142 
      4264       5005      10227      10127        100          0      10142 
      4262       5005      10227      10127        100          0      10142 


Throughput: vfnmsub132sd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4857       5734      10227      20127       5010       5011       5004 
      4658       5307      10227      20127       5000       5000       5001 
      4657       5310      10227      20127       5000       5000       5004 
      4651       5311      10227      20127       5000       5000       5005 
      4647       5306      10227      20127       5000       5000       5000 
      4648       5309      10227      20127       5000       5000       5005 
      4641       5304      10227      20127       5000       5000       5003 
      4633       5303      10227      20127       5000       5000       5004 
      4639       5305      10227      20127       5000       5000       5004 
      4639       5302      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4716       5756      10227      20127       5005          0          1 
      4506       5305      10227      20127       5003          0          1 
      4509       5308      10227      20127       5003          0          1 
      4514       5310      10227      20127       5002          0          1 
      4518       5307      10227      20127       5004          0          1 
      4520       5309      10227      20127       5008          0          1 
      4516       5305      10227      20127       5001          0          1 
      4517       5310      10227      20127       5003          0          1 
      4510       5305      10227      20127       5002          0          1 
      4504       5302      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4861       5733      10227      20127        105          0      10155 
      4655       5309      10227      20127        110          0      10167 
      4657       5315      10227      20127        110          0      10167 
      4641       5303      10227      20127        100          0      10140 
      4637       5302      10227      20127         99          0      10141 
      4643       5310      10227      20127        100          0      10145 
      4645       5307      10227      20127        100          0      10137 
      4655       5314      10227      20127        100          0      10141 
      4645       5303      10227      20127        100          0      10141 
      4647       5302      10227      20127        100          0      10141 


Latency (all operands): vfmadd132ps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35219      40182      10227      10136      10127       4999          0 
     35106      39993      10227      10134      10127       4999          0 
     35018      39991      10227      10142      10127       4999          0 
     35117      39991      10227      10142      10127       4999          0 
     35032      39991      10227      10127      10127       4999          0 
     35083      39991      10227      10127      10127       4999          0 
     35083      39992      10227      10127      10127       4999          0 
     35032      39991      10227      10127      10127       4999          0 
     35116      39991      10227      10127      10127       4999          0 
     35018      39991      10227      10127      10127       4999          0 


Latency (all operands): vfmadd132ps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35399      40348      10227      10128      10127       4999          0 
     35073      39991      10227      10142      10127       4999          0 
     35034      39991      10227      10127      10127       4999          0 
     35112      39991      10227      10127      10127       4999          0 
     35018      39991      10227      10127      10127       4999          0 
     35109      39991      10227      10127      10127       4999          0 
     35044      39991      10227      10127      10127       4999          0 
     35059      39991      10227      10127      10127       4999          0 
     35097      39991      10227      10127      10127       4999          0 
     35022      39992      10227      10127      10127       4999          0 


Latency (all operands): vfmadd231ps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35288      40195      10227      10150      10127       4999          0 
     35030      39991      10227      10142      10127       4999          0 
     35079      39991      10227      10143      10127       4999          0 
     35081      39992      10227      10127      10127       4999          0 
     35030      39991      10227      10127      10127       4999          0 
     35113      39991      10227      10127      10127       4999          0 
     35016      39991      10227      10127      10127       4999          0 
     35104      39991      10227      10127      10127       4999          0 
     35056      39992      10227      10127      10127       4999          0 
     35050      39991      10227      10127      10127       4999          0 


Latency (all operands): vfmadd231ps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33223      40361      10227      10128      10127       4999          0 
     32984      39991      10227      10134      10127       4998          0 
     32897      39992      10227      10143      10127       4999          0 
     32972      39992      10227      10142      10127       4999          0 
     32943      39991      10227      10127      10127       4999          0 
     32909      39991      10227      10127      10127       4999          0 
     32988      39991      10227      10127      10127       4999          0 
     32899      39992      10227      10127      10127       4999          0 
     32959      39992      10227      10127      10127       4999          0 
     32956      39991      10227      10127      10127       4999          0 


Latency (all operands): vfmadd132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35250      40181      10227      10136      10127       4999          0 
     35074      39992      10227      10143      10127       4999          0 
     35034      39991      10227      10142      10127       4999          0 
     35113      39991      10227      10127      10127       4999          0 
     35015      39991      10227      10127      10127       4999          0 
     35103      39991      10227      10127      10127       4999          0 
     35050      39992      10227      10127      10127       4999          0 
     35054      39992      10227      10127      10127       4999          0 
     35100      39991      10227      10127      10127       4999          0 
     35018      39991      10227      10127      10127       4999          0 


Latency (all operands): vfmadd132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33204      40371      10227      10131      10127       4989          0 
     32980      39990      10227      10142      10127       4988          0 
     32931      39989      10227      10138      10127       4989          0 
     32915      39989      10227      10139      10127       4996          0 
     32983      39989      10227      10129      10127       4997          0 
     32893      39989      10227      10129      10127       4997          0 
     32967      39990      10227      10129      10127       4997          0 
     32944      39989      10227      10129      10127       4997          0 
     32905      39989      10227      10129      10127       4997          0 
     32988      39989      10227      10129      10127       4997          0 


Latency (all operands): vfmsub132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33953      39991      10227      10144      10127       4999          0 
     33960      39991      10227      10142      10127       4999          0 
     34006      39991      10227      10127      10127       4999          0 
     33924      39991      10227      10127      10127       4999          0 
     34016      39991      10227      10127      10127       4999          0 
     33943      39992      10227      10127      10127       4999          0 
     33963      39992      10227      10127      10127       4999          0 
     34005      39991      10227      10127      10127       4999          0 
     33923      39991      10227      10127      10127       4999          0 
     34016      39991      10227      10127      10127       4999          0 


Latency (all operands): vfmsub132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35348      40314      10227      10128      10127       4999          0 
     35091      39991      10227      10134      10127       4998          0 
     35022      39990      10227      10134      10127       4998          0 
     35118      39992      10227      10143      10127       4999          0 
     35020      39991      10227      10142      10127       4999          0 
     35095      39991      10227      10127      10127       4999          0 
     35062      39991      10227      10127      10127       4999          0 
     35042      39991      10227      10127      10127       4999          0 
     35109      39992      10227      10127      10127       4999          0 
     35016      39992      10227      10127      10127       4999          0 


Latency (all operands): vfnmadd132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36453      40177      10227      10136      10127       4999          0 
     36189      39992      10227      10134      10127       4999          0 
     36270      39991      10227      10142      10127       4999          0 
     36219      39991      10227      10142      10127       4999          0 
     36230      39991      10227      10127      10127       4999          0 
     36267      39992      10227      10127      10127       4999          0 
     36194      39992      10227      10127      10127       4999          0 
     36287      39991      10227      10127      10127       4999          0 
     36192      39991      10227      10127      10127       4999          0 
     36273      39991      10227      10127      10127       4999          0 


Latency (all operands): vfnmadd132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34491      40547      10227      10128      10127       4999          0 
     34281      40432      10227      10326      10199       5008          0 
     34670      40797      10227      10293      10185       4996          0 
     34009      40057      10227      10140      10143       5023          0 
     33974      40050      10227      10119      10131       5001          0 
     34045      40069      10227      10130      10133       4997          0 
     59609      41030      10228      10420      10348       5048          0 
     35179      41437      10227      10515      10264       5023          0 
     33926      39991      10227      10129      10127       4992          0 
     34021      39991      10227      10129      10127       4992          0 


Latency (all operands): vfnmsub132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36228      41271      10227      10136      10127       4999          0 
     35040      39991      10227      10134      10127       4998          0 
     35065      39991      10227      10142      10127       4999          0 
     35099      39991      10227      10142      10127       4999          0 
     35022      39992      10227      10127      10127       4999          0 
     35116      39992      10227      10127      10127       4999          0 
     35024      39991      10227      10127      10127       4999          0 
     35090      39991      10227      10127      10127       4999          0 
     35068      39991      10227      10127      10127       4999          0 
     35038      39992      10227      10127      10127       4999          0 


Latency (all operands): vfnmsub132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34320      40358      10227      10128      10127       4999          0 
     33920      39991      10227      10134      10127       4998          0 
     34013      39991      10227      10142      10127       4999          0 
     33944      39991      10227      10142      10127       4999          0 
     33960      39991      10227      10127      10127       4999          0 
     34009      39992      10227      10127      10127       4999          0 
     33920      39992      10227      10127      10127       4999          0 
     34013      39991      10227      10127      10127       4999          0 
     33943      39991      10227      10127      10127       4999          0 
     33966      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfmadd132ps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33093      40191      10227      10137      10127       4990          0 
     32983      39992      10227      10142      10127       4993          0 
     32894      39991      10227      10142      10127       4991          0 
     32977      39991      10227      10138      10127       4989          0 
     32940      39991      10227      10139      10127       4995          0 
     32915      39990      10227      10129      10127       4997          0 
     32992      39993      10227      10129      10127       4992          0 
     32897      39992      10227      10129      10127       4997          0 
     32968      39991      10227      10129      10127       4997          0 
     32949      39991      10227      10129      10127       4997          0 


Latency (mul operand): vfmadd132ps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35422      40343      10227      10128      10127       4999          0 
     35028      39992      10227      10143      10127       4999          0 
     35089      39991      10227      10142      10127       4999          0 
     35073      39991      10227      10127      10127       4999          0 
     35036      39991      10227      10127      10127       4999          0 
     35112      39991      10227      10127      10127       4999          0 
     35020      39992      10227      10127      10127       4999          0 
     35107      39992      10227      10127      10127       4999          0 
     35046      39991      10227      10127      10127       4999          0 
     35057      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfmadd213ps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36436      40177      10227      10143      10127       4999          0 
     36192      39993      10227      10134      10127       4998          0 
     36285      39991      10227      10134      10127       4998          0 
     36190      39991      10227      10142      10127       4999          0 
     36271      39991      10227      10142      10127       4999          0 
     36216      39991      10227      10127      10127       4999          0 
     36227      39991      10227      10127      10127       4999          0 
     36261      39991      10227      10127      10127       4999          0 
     36189      39991      10227      10127      10127       4999          0 
     36282      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfmadd213ps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34233      40338      10227      10128      10127       4999          0 
     33972      39991      10227      10142      10127       4999          0 
     33997      39991      10227      10127      10127       4999          0 
     33924      39991      10227      10127      10127       4999          0 
     34017      39991      10227      10127      10127       4999          0 
     33932      39992      10227      10127      10127       4999          0 
     33979      39991      10227      10127      10127       4999          0 
     33991      39991      10227      10127      10127       4999          0 
     33926      39991      10227      10127      10127       4999          0 
     34017      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfmadd132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34100      40196      10227      10136      10127       4999          0 
     34017      39991      10227      10134      10127       4998          0 
     33936      39991      10227      10134      10127       4998          0 
     33980      39992      10227      10142      10127       4999          0 
     33996      39992      10227      10127      10127       4999          0 
     33928      39991      10227      10127      10127       4999          0 
     34017      39991      10227      10127      10127       4999          0 
     33934      39991      10227      10127      10127       4999          0 
     33985      39992      10227      10127      10127       4999          0 
     33991      39992      10227      10127      10127       4999          0 


Latency (mul operand): vfmadd132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34615      40802      10227      10299      10175       5000          0 
     35534      41818      10227      10535      10270       5032          0 
     35967      42451      10227      10739      10335       5039          0 
     34016      39991      10227      10136      10127       4992          0 
     33947      39992      10227      10129      10127       4992          0 
     33969      39992      10227      10129      10127       4992          0 
     34003      39991      10227      10129      10127       4992          0 
     33927      39992      10227      10129      10127       4992          0 
     34022      39991      10227      10129      10127       4992          0 
     33944      39991      10227      10129      10127       4992          0 


Latency (mul operand): vfmsub132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34191      40202      10227      10136      10127       4999          0 
     33944      39992      10227      10134      10127       4998          0 
     33967      39991      10227      10142      10127       4999          0 
     34001      39991      10227      10142      10127       4999          0 
     33925      39991      10227      10127      10127       4999          0 
     34015      39992      10227      10127      10127       4999          0 
     33940      39992      10227      10127      10127       4999          0 
     33970      39991      10227      10127      10127       4999          0 
     33996      39991      10227      10127      10127       4999          0 
     33924      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfmsub132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34098      40155      10227      10138      10127       4993          0 
     34016      39994      10227      10139      10127       4990          0 
     33924      39993      10227      10137      10127       4991          0 
     34017      39992      10227      10139      10127       4994          0 
     68764      42379      10227      10675      10500       5050          0 
     35112      39993      10227      10129      10127       4994          0 
     35032      39993      10227      10129      10127       4994          0 
     35127      39993      10227      10129      10127       4994          0 
     35039      39993      10227      10129      10127       4994          0 
     35094      39994      10227      10129      10127       4994          0 


Latency (mul operand): vfnmadd132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37724      40191      10227      10153      10127       4994          0 
     37438      39991      10227      10142      10127       4993          0 
     37530      39991      10227      10141      10127       4989          0 
     37452      39991      10227      10138      10127       4989          0 
     37508      39991      10227      10139      10127       4995          0 
     37488      39992      10227      10129      10127       4997          0 
     37467      39992      10227      10129      10127       4997          0 
     37522      39991      10227      10129      10127       4997          0 
     37441      39991      10227      10129      10127       4997          0 
     37537      39991      10227      10129      10127       4997          0 


Latency (mul operand): vfnmadd132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35372      40313      10227      10128      10127       4999          0 
     35071      39992      10227      10134      10127       4998          0 
     35039      39992      10227      10134      10127       4999          0 
     35112      39991      10227      10142      10127       4999          0 
     35015      39991      10227      10142      10127       4999          0 
     35110      39991      10227      10127      10127       4999          0 
     35043      39991      10227      10127      10127       4999          0 
     35067      39991      10227      10127      10127       4999          0 
     35095      39991      10227      10127      10127       4999          0 
     35025      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfnmsub132pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34798      40937      10227      10136      10127       4999          0 
     33928      39993      10227      10133      10127       4997          0 
     34017      39991      10227      10142      10127       4999          0 
     33932      39991      10227      10142      10127       4999          0 
     33989      39991      10227      10127      10127       4999          0 
     33987      39991      10227      10127      10127       4999          0 
     33932      39992      10227      10127      10127       4999          0 
     34021      39991      10227      10127      10127       4999          0 
     33926      39991      10227      10127      10127       4999          0 
     33992      39991      10227      10127      10127       4999          0 


Latency (mul operand): vfnmsub132pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34154      40152      10227      10128      10127       4999          0 
     33920      39991      10227      10134      10127       4998          0 
     34005      39991      10227      10143      10127       4999          0 
     33962      39992      10227      10127      10127       4999          0 
     33945      39991      10227      10127      10127       4999          0 
     34015      39991      10227      10127      10127       4999          0 
     33922      39991      10227      10127      10127       4999          0 
     34005      39991      10227      10127      10127       4999          0 
     33956      39992      10227      10127      10127       4999          0 
     33952      39992      10227      10127      10127       4999          0 


Latency (add operand): vfmadd231ps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34158      40220      10227      10151      10127       4989          0 
     34012      39990      10227      10141      10127       4992          0 
     33928      39990      10227      10142      10127       4988          0 
     34017      39989      10227      10138      10127       4989          0 
     33946      39989      10227      10139      10127       4996          0 
     33971      39989      10227      10129      10127       4997          0 
     34005      39989      10227      10129      10127       4997          0 
     33928      39990      10227      10129      10127       4997          0 
     34019      39989      10227      10129      10127       4997          0 
     33940      39989      10227      10129      10127       4997          0 


Latency (add operand): vfmadd231ps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35341      40348      10227      10128      10127       4999          0 
     35081      39991      10227      10134      10127       4999          0 
     35079      39991      10227      10133      10127       4997          0 
     35030      39991      10227      10142      10127       4999          0 
     67917      42354      10227      10658      10494       5057          0 
     33987      39992      10227      10142      10127       4990          0 
     33965      39992      10227      10129      10127       4994          0 
     33929      39992      10227      10129      10127       4994          0 
     34011      39993      10227      10129      10127       4994          0 
     33916      39992      10227      10129      10127       4994          0 


Latency (add operand): vfmadd231pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37607      40156      10227      10152      10127       4994          0 
     37501      39991      10227      10140      10127       4994          0 
     37485      39991      10227      10138      10127       4996          0 
     37463      39992      10227      10129      10127       4997          0 
     37522      39991      10227      10129      10127       4997          0 
     37435      39991      10227      10129      10127       4997          0 
     37534      39991      10227      10129      10127       4997          0 
     37432      39990      10227      10129      10127       4997          0 
     37528      39993      10227      10129      10127       4992          0 
     37450      39992      10227      10129      10127       4997          0 


Latency (add operand): vfmadd231pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35310      40308      10227      10128      10127       4999          0 
     35078      39990      10227      10134      10127       4998          0 
     35082      39992      10227      10134      10127       4999          0 
     35030      39991      10227      10142      10127       4999          0 
     35115      39991      10227      10127      10127       4999          0 
     35022      39991      10227      10127      10127       4999          0 
     35100      39991      10227      10127      10127       4999          0 
     35052      39992      10227      10127      10127       4999          0 
     35050      39991      10227      10127      10127       4999          0 
     35102      39991      10227      10127      10127       4999          0 


Latency (add operand): vfmsub231pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33067      40202      10227      10136      10127       4999          0 
     32986      39991      10227      10133      10127       4997          0 
     32913      39991      10227      10134      10127       4998          0 
     32933      39991      10227      10142      10127       4999          0 
     32978      39991      10227      10127      10127       4999          0 
     32891      39992      10227      10127      10127       4999          0 
     32980      39992      10227      10127      10127       4999          0 
     32927      39991      10227      10127      10127       4999          0 
     32917      39991      10227      10127      10127       4999          0 
     32984      39991      10227      10127      10127       4999          0 


Latency (add operand): vfmsub231pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35205      40149      10227      10128      10127       4999          0 
     35042      39992      10227      10142      10127       4999          0 
     35109      39991      10227      10127      10127       4999          0 
     35018      39991      10227      10127      10127       4999          0 
     35110      39991      10227      10127      10127       4999          0 
     67951      42794      10227      10657      10494       5062          0 
     34002      39992      10227      10141      10127       4989          0 
     33916      39992      10227      10129      10127       4997          0 
     34007      39991      10227      10129      10127       4997          0 
     33937      39991      10227      10129      10127       4997          0 


Latency (add operand): vfnmadd231pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33127      40261      10227      10147      10127       4993          0 
     32950      39991      10227      10140      10127       4994          0 
     32967      39991      10227      10136      10127       4992          0 
     32897      39991      10227      10129      10127       4992          0 
     32988      39992      10227      10129      10127       4992          0 
     32911      39991      10227      10129      10127       4992          0 
     32937      39991      10227      10129      10127       4992          0 
     32976      39991      10227      10129      10127       4992          0 
     32895      39990      10227      10129      10127       4992          0 
     32984      39992      10227      10129      10127       4992          0 


Latency (add operand): vfnmadd231pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34323      40372      10227      10137      10127       4989          0 
     33976      39991      10227      10138      10127       4986          0 
     33942      39991      10227      10129      10127       4987          0 
     73024      41154      10228      10497      10367       5030          0 
     34981      41176      10227      10414      10229       5010          0 
     33951      39992      10227      10140      10127       4994          0 
     33965      39992      10227      10129      10127       4997          0 
     34007      39992      10227      10129      10127       4997          0 
     33924      39992      10227      10129      10127       4997          0 
     34019      39992      10227      10129      10127       4997          0 


Latency (add operand): vfnmsub231pd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34003      40030      10227      10139      10135       5040          0 
     33962      39989      10227      10160      10149       5006          0 
     34008      39933      10227      10170      10149       5010          0 
     34138      40170      10227      10234      10168       5002          0 
     34762      40817      10227      10308      10191       5009          0 
     33962      39960      10227      10180      10159       4993          0 
     33969      39930      10227      10171      10147       4983          0 
     34017      39967      10227      10154      10147       4985          0 
     33945      39991      10227      10150      10145       4941          0 
     34057      40008      10227      10136      10135       4989          0 


Latency (add operand): vfnmsub231pd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35911      40908      10227      10131      10127       4990          0 
     35049      39991      10227      10137      10127       4992          0 
     35061      39991      10227      10129      10127       4992          0 
     35100      39991      10227      10129      10127       4992          0 
     35022      39992      10227      10129      10127       4992          0 
     35118      39991      10227      10129      10127       4992          0 
     35031      39991      10227      10129      10127       4992          0 
     35089      39991      10227      10129      10127       4992          0 
     35081      39990      10227      10129      10127       4992          0 
     35037      39992      10227      10129      10127       4992          0 


Throughput: vfmadd132ps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4582       5404      10227      10127       5000       5000          0 
      4244       5005      10227      10127       5000       5000          0 
      4245       5005      10227      10127       5000       5000          0 
      4251       5006      10227      10127       5000       5000          0 
      4253       5009      10227      10127       5000       5000          0 
      4253       5006      10227      10127       5000       5000          0 
      4256       5006      10227      10127       5000       5000          0 
      4260       5006      10227      10127       5000       5000          0 
      4260       5006      10227      10127       5000       5000          0 
      4268       5010      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4738       5410      10227      10127          0          0          1 
      4377       5005      10227      10127          0          0          1 
      4373       5003      10227      10127          0          0          1 
      4376       5006      10227      10127          0          0          1 
      4379       5004      10227      10127          0          0          1 
      4381       5004      10227      10127          0          0          1 
      4386       5004      10227      10127          0          0          1 
      4383       5004      10227      10127          0          0          1 
      4389       5007      10227      10127          0          0          1 
      4390       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4429       5216      10227      10127        102          0      10146 
      4250       5008      10227      10127        111          0      10169 
      4248       5007      10227      10127        110          0      10169 
      4243       5007      10227      10127        100          0      10142 
      4245       5009      10227      10127        100          0      10142 
      4250       5009      10227      10127        100          0      10142 
      4248       5008      10227      10127        100          0      10142 
      4252       5007      10227      10127        100          0      10142 
      4256       5007      10227      10127        100          0      10142 
      4261       5008      10227      10127        100          0      10142 


Throughput: vfmadd132ps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6665       7614      10227      10127       5000       5000          0 
      6336       7256      10227      10150       5020       4994          1 
      6435       7374      10227      10131       5012       4989          2 
      6284       7483      10227      10154       5031       4983          2 
      6461       7405      10227      10158       5021       5000          1 
      6934       8459      10227      10198       5063       5017          1 
      4695       5372      10227      10158       5036       4998          3 
      5389       6201      10227      10196       5070       5012          3 
      5396       6218      10227      10198       5067       5031          1 
      4609       5312      10227      10131       5040       4969          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7085       7544      10227      10127          0          0          1 
      6631       7067      10227      10127          0          0          1 
      6611       7054      10227      10127          0          0          1 
      6578       7024      10227      10127          0          0          1 
      6572       7023      10227      10127          0          0          1 
      5522       5903      10227      10127          0          0          1 
      4685       5007      10227      10127          0          0          1 
      4688       5007      10227      10127          0          0          1 
      4694       5011      10227      10127          0          0          1 
      4695       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6869       7559      10227      10127        103          0      10147 
      6407       7055      10227      10127        104          0      10162 
      6386       7036      10227      10127        110          0      10167 
      6370       7029      10227      10127        110          0      10169 
      5505       6071      10227      10127        100          0      10142 
      4536       5007      10227      10127        101          0      10143 
      4534       5010      10227      10127        100          0      10142 
      4530       5007      10227      10127        100          0      10142 
      4684       5175      10227      10159        117          0      10260 
      4534       5009      10227      10127        100          0      10142 


Throughput: vfmadd213ps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4740       5394      10227      10127       5000       5000          0 
      4397       5007      10227      10127       5000       5000          0 
      4393       5004      10227      10127       5000       5000          0 
      4389       5004      10227      10127       5000       5000          0 
      4384       5004      10227      10127       5000       5000          0 
      4385       5004      10227      10127       5000       5000          0 
      4387       5007      10227      10127       5000       5000          0 
      4380       5005      10227      10127       5000       5000          0 
      4375       5004      10227      10127       5000       5000          0 
      4381       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4899       5759      10227      10127          0          0          1 
      4258       5004      10227      10127          0          0          1 
      4263       5004      10227      10127          0          0          1 
      4259       5005      10227      10127          0          0          1 
      4257       5007      10227      10127          0          0          1 
      4255       5005      10227      10127          0          0          1 
      4249       5004      10227      10127          0          0          1 
      4249       5004      10227      10127          0          0          1 
      4248       5004      10227      10127          0          0          1 
      4244       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4786       5465      10227      10127        102          0      10142 
      4379       5004      10227      10127        110          0      10169 
      4376       5005      10227      10127        110          0      10166 
      4375       5006      10227      10127        100          0      10142 
      4383       5004      10227      10127        100          0      10142 
      4382       5004      10227      10127        100          0      10142 
      4389       5004      10227      10127        100          0      10142 
      4389       5004      10227      10127        100          0      10142 
      4391       5007      10227      10127        100          0      10142 
      4395       5005      10227      10127        100          0      10142 


Throughput: vfmadd213ps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6403       7524      10227      10127       5000       5000          0 
      6013       7066      10227      10127       5000       5000          0 
      5973       7027      10227      10127       5000       5000          0 
      5965       7023      10227      10127       5000       5000          0 
      5965       7026      10227      10127       5000       5000          0 
      4244       5004      10227      10127       5000       5000          0 
      4239       5004      10227      10127       5000       5000          0 
      4237       5004      10227      10127       5000       5000          0 
      4239       5004      10227      10127       5000       5000          0 
      4248       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7024       7501      10227      10127          0          0          1 
      6564       7019      10227      10127          0          0          1 
      6611       7068      10227      10127          0          0          1 
      6580       7028      10227      10127          0          0          1 
      6589       7032      10227      10127          0          0          1 
      5432       5795      10227      10127          0          0          1 
      4694       5004      10227      10127          0          0          1 
      4700       5005      10227      10127          0          0          1 
      4704       5005      10227      10127          0          0          1 
      4697       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6648       7566      10227      10127         99          0      10142 
      6213       7068      10227      10127        108          0      10161 
      6186       7046      10227      10127        108          0      10167 
      6201       7067      10227      10127        108          0      10164 
      6167       7035      10227      10127         98          0      10144 
      6185       7063      10227      10127         98          0      10146 
      5204       5946      10227      10127        100          0      10142 
      4381       5005      10227      10127        100          0      10142 
      4384       5004      10227      10127        100          0      10142 
      4381       5004      10227      10127        100          0      10142 


Throughput: vfmadd231ps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5323       5874      10227      10127       5000       5000          0 
      4534       5006      10227      10127       5000       5000          0 
      4528       5006      10227      10127       5000       5000          0 
      4524       5006      10227      10127       5000       5000          0 
      4530       5008      10227      10127       5000       5000          0 
      4530       5008      10227      10127       5000       5000          0 
      4532       5006      10227      10127       5000       5000          0 
      4536       5006      10227      10127       5000       5000          0 
      4538       5006      10227      10127       5000       5000          0 
      4544       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4593       5407      10227      10127          0          0          1 
      4253       5004      10227      10127          0          0          1 
      4253       5004      10227      10127          0          0          1 
      4255       5005      10227      10127          0          0          1 
      4262       5004      10227      10127          0          0          1 
      4264       5006      10227      10127          0          0          1 
      4264       5006      10227      10127          0          0          1 
      4258       5004      10227      10127          0          0          1 
      4258       5004      10227      10127          0          0          1 
      4254       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4836       5529      10227      10127        101          0      10141 
      4382       5008      10227      10127        111          0      10167 
      4383       5005      10227      10127        110          0      10169 
      4385       5005      10227      10127        109          0      10169 
      4388       5004      10227      10127        100          0      10142 
      4391       5004      10227      10127        100          0      10142 
      4395       5006      10227      10127        100          0      10142 
      4399       5006      10227      10127        100          0      10142 
      4397       5004      10227      10127        100          0      10142 
      4393       5004      10227      10127        100          0      10142 


Throughput: vfmadd231ps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6380       7755      10227      10127       5000       5000          0 
      5809       7065      10227      10127       5000       5000          0 
      5774       7028      10227      10127       5000       5000          0 
      5789       7041      10227      10127       5000       5000          0 
      5817       7066      10227      10127       5000       5000          0 
      4119       5006      10227      10127       5000       5000          0 
      4128       5008      10227      10127       5000       5000          0 
      4129       5007      10227      10127       5000       5000          0 
      4132       5006      10227      10127       5000       5000          0 
      4131       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6838       7563      10227      10127          0          0          1 
      6397       7067      10227      10127          0          0          1 
      6358       7022      10227      10127          0          0          1 
      6368       7028      10227      10127          0          0          1 
      6377       7032      10227      10127          0          0          1 
      6377       7024      10227      10127          0          0          1 
      6382       7028      10227      10127          0          0          1 
      6372       7024      10227      10127          0          0          1 
      4694       5175      10227      10127          0          0          1 
      4536       5009      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6632       7574      10227      10127        101          0      10142 
      6154       7021      10227      10127        110          0      10169 
      6198       7066      10227      10127        108          0      10163 
      6181       7038      10227      10127         98          0      10145 
      6210       7067      10227      10127         98          0      10147 
      6175       7026      10227      10127         98          0      10142 
      5725       6518      10227      10127        100          0      10142 
      4396       5006      10227      10127        100          0      10142 
      4392       5006      10227      10127        100          0      10142 
      4388       5005      10227      10127        100          0      10142 


Throughput: vfmadd132pd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4897       5392      10227      10127       5000       5000          0 
      4544       5006      10227      10127       5000       5000          0 
      4540       5006      10227      10127       5000       5000          0 
      4544       5007      10227      10127       5000       5000          0 
      4540       5008      10227      10127       5000       5000          0 
      4534       5007      10227      10127       5000       5000          0 
      4532       5007      10227      10127       5000       5000          0 
      4528       5007      10227      10127       5000       5000          0 
      4526       5006      10227      10127       5000       5000          0 
      4532       5010      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4888       5396      10227      10127          0          0          1 
      4532       5006      10227      10127          0          0          1 
      4532       5005      10227      10127          0          0          1 
      4541       5010      10227      10127          0          0          1 
      4541       5006      10227      10127          0          0          1 
      4544       5006      10227      10127          0          0          1 
      4542       5006      10227      10127          0          0          1 
      4540       5006      10227      10127          0          0          1 
      4540       5010      10227      10127          0          0          1 
      4536       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4782       5467      10227      10127        102          0      10146 
      4381       5007      10227      10127        110          0      10168 
      4380       5007      10227      10127        100          0      10142 
      4381       5007      10227      10127        100          0      10142 
      4385       5006      10227      10127        100          0      10142 
      4388       5006      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 
      4397       5006      10227      10127        100          0      10142 
      4397       5005      10227      10127        100          0      10142 


Throughput: vfmadd132pd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6605       7543      10227      10127       5000       5000          0 
      6147       7028      10227      10127       5000       5000          0 
      6155       7032      10227      10127       5000       5000          0 
      6177       7049      10227      10127       5000       5000          0 
      6198       7068      10227      10127       5000       5000          0 
      5817       6629      10227      10127       5000       5000          0 
      4395       5004      10227      10127       5000       5000          0 
      4397       5004      10227      10127       5000       5000          0 
      4397       5004      10227      10127       5000       5000          0 
      4395       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7058       7516      10227      10127          0          0          1 
      6597       7028      10227      10127          0          0          1 
      6592       7034      10227      10127          0          0          1 
      6586       7029      10227      10127          0          0          1 
      6576       7026      10227      10127          0          0          1 
      4686       5011      10227      10127          0          0          1 
      4683       5003      10227      10127          0          0          1 
      4685       5005      10227      10127          0          0          1 
      4690       5004      10227      10127          0          0          1 
      4688       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6435       7592      10227      10127        101          0      10142 
      5967       7029      10227      10127        110          0      10166 
      5967       7028      10227      10127        104          0      10162 
      5971       7026      10227      10127        107          0      10169 
      5979       7028      10227      10127         98          0      10142 
      5981       7026      10227      10127         98          0      10142 
      5642       6629      10227      10127        100          0      10142 
      4257       5004      10227      10127        100          0      10142 
      4256       5004      10227      10127        100          0      10142 
      4254       5004      10227      10127        100          0      10142 


Throughput: vfmsub132pd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4899       5577      10227      10127       5000       5000          0 
      4399       5006      10227      10127       5000       5000          0 
      4397       5004      10227      10127       5000       5000          0 
      4391       5005      10227      10127       5000       5000          0 
      4389       5004      10227      10127       5000       5000          0 
      4388       5003      10227      10127       5000       5000          0 
      4387       5006      10227      10127       5000       5000          0 
      4381       5004      10227      10127       5000       5000          0 
      4382       5004      10227      10127       5000       5000          0 
      4379       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4700       5350      10227      10127          0          0          1 
      4393       5003      10227      10127          0          0          1 
      4389       5005      10227      10127          0          0          1 
      4389       5004      10227      10127          0          0          1 
      4389       5006      10227      10127          0          0          1 
      4386       5006      10227      10127          0          0          1 
      4377       5004      10227      10127          0          0          1 
      4379       5004      10227      10127          0          0          1 
      4379       5004      10227      10127          0          0          1 
      4378       5003      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4742       5401      10227      10127        101          0      10141 
      4389       5006      10227      10127        110          0      10167 
      4386       5004      10227      10127        110          0      10169 
      4383       5005      10227      10127        109          0      10169 
      4379       5004      10227      10127        100          0      10142 
      4374       5003      10227      10127        100          0      10142 
      4377       5006      10227      10127        100          0      10142 
      4383       5004      10227      10127        100          0      10142 
      4380       5004      10227      10127        100          0      10142 
      4389       5004      10227      10127        100          0      10142 


Throughput: vfmsub132pd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6685       7609      10227      10127       5000       5000          0 
      6170       7030      10227      10127       5000       5000          0 
      6164       7028      10227      10127       5000       5000          0 
      6160       7027      10227      10127       5000       5000          0 
      6150       7026      10227      10127       5000       5000          0 
      6146       7027      10227      10127       5000       5000          0 
      5805       6629      10227      10127       5000       5000          0 
      4385       5006      10227      10127       5000       5000          0 
      4389       5006      10227      10127       5000       5000          0 
      4396       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6917       7391      10227      10127          0          0          1 
      6582       7040      10227      10127          0          0          1 
      6615       7067      10227      10127          0          0          1 
      6582       7025      10227      10127          0          0          1 
      6592       7029      10227      10127          0          0          1 
      5592       5958      10227      10127          0          0          1 
      4707       5010      10227      10127          0          0          1 
      4705       5008      10227      10127          0          0          1 
      4702       5007      10227      10127          0          0          1 
      4696       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6621       7569      10227      10127        100          0      10147 
      6153       7034      10227      10127        110          0      10165 
      6153       7030      10227      10127        108          0      10168 
      6161       7029      10227      10127        105          0      10169 
      6165       7029      10227      10127         98          0      10144 
      5511       6274      10227      10127        100          0      10142 
      4403       5010      10227      10127        100          0      10142 
      4401       5008      10227      10127        100          0      10142 
      4397       5007      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 


Throughput: vfnmadd132pd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4725       5401      10227      10127       5000       5000          0 
      4380       5005      10227      10127       5000       5000          0 
      4383       5006      10227      10127       5000       5000          0 
      4381       5005      10227      10127       5000       5000          0 
      4388       5008      10227      10127       5000       5000          0 
      4391       5008      10227      10127       5000       5000          0 
      4388       5005      10227      10127       5000       5000          0 
      4391       5004      10227      10127       5000       5000          0 
      4399       5006      10227      10127       5000       5000          0 
      4395       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4909       5419      10227      10127          0          0          1 
      4534       5004      10227      10127          0          0          1 
      4544       5007      10227      10127          0          0          1 
      4546       5006      10227      10127          0          0          1 
      4542       5004      10227      10127          0          0          1 
      4547       5004      10227      10127          0          0          1 
      4543       5004      10227      10127          0          0          1 
      4539       5003      10227      10127          0          0          1 
      4538       5006      10227      10127          0          0          1 
      4536       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4604       5419      10227      10127        101          0      10141 
      4246       5003      10227      10127        110          0      10166 
      4250       5004      10227      10127        110          0      10169 
      4248       5005      10227      10127        110          0      10166 
      4241       5005      10227      10127        100          0      10142 
      4243       5004      10227      10127        100          0      10142 
      4248       5004      10227      10127        100          0      10142 
      4248       5004      10227      10127        100          0      10142 
      4248       5004      10227      10127        100          0      10142 
      4255       5007      10227      10127        100          0      10142 


Throughput: vfnmadd132pd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6655       7578      10227      10127       5000       5000          0 
      6193       7045      10227      10127       5000       5000          0 
      6205       7065      10227      10127       5000       5000          0 
      6165       7027      10227      10127       5000       5000          0 
      6167       7034      10227      10127       5000       5000          0 
      6189       7067      10227      10127       5000       5000          0 
      6092       6959      10227      10127       5000       5000          0 
      4379       5006      10227      10127       5000       5000          0 
      4380       5006      10227      10127       5000       5000          0 
      4389       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7060       7546      10227      10127          0          0          1 
      6575       7023      10227      10127          0          0          1 
      6580       7023      10227      10127          0          0          1 
      6627       7067      10227      10127          0          0          1 
      6613       7042      10227      10127          0          0          1 
      6639       7067      10227      10127          0          0          1 
      6594       7024      10227      10127          0          0          1 
      5957       6350      10227      10127          0          0          1 
      4692       5004      10227      10127          0          0          1 
      4686       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6445       7594      10227      10127         99          0      10145 
      5995       7067      10227      10127        105          0      10170 
      5957       7028      10227      10127        108          0      10169 
      5959       7027      10227      10127         97          0      10142 
      5721       6742      10227      10127        101          0      10143 
      4253       5004      10227      10127        100          0      10142 
      4251       5004      10227      10127        100          0      10142 
      4255       5004      10227      10127        100          0      10142 
      4255       5004      10227      10127        100          0      10142 
      4262       5007      10227      10127        100          0      10142 


Throughput: vfnmsub132pd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4518       5518      10227      10129       5018       4990          3 
      4185       5106      10227      10131       5016       4988          1 
      4865       5915      10227      10171       5042       5017          0 
      4136       5028      10227      10127       5007       5001          0 
      4136       5029      10227      10131       5004       4996          0 
      4171       5075      10227      10129       5019       4983          0 
      4158       5102      10227      10129       5020       4992          5 
      4160       5063      10227      10129       5021       4980          0 
      4124       5040      10227      10129       5004       4998          0 
      4118       5020      10227      10129       5000       5001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4709       5375      10227      10127          0          0          1 
      4393       5008      10227      10127          0          0          1 
      4389       5007      10227      10127          0          0          1 
      4397       5008      10227      10127          0          0          1 
      4395       5006      10227      10127          0          0          1 
      4405       5012      10227      10127          0          0          1 
      4401       5010      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4393       5006      10227      10127          0          0          1 
      4392       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5301       6244      10227      10127        102          0      10144 
      4247       5004      10227      10127        110          0      10167 
      4243       5004      10227      10127        110          0      10169 
      4244       5008      10227      10127        110          0      10167 
      4240       5005      10227      10127        100          0      10142 
      4241       5004      10227      10127        100          0      10142 
      4241       5004      10227      10127        100          0      10142 
      4245       5004      10227      10127        100          0      10142 
      4250       5005      10227      10127        100          0      10142 
      4252       5006      10227      10127        100          0      10142 


Throughput: vfnmsub132pd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6421       7547      10227      10127       5000       5000          0 
      5980       7030      10227      10127       5000       5000          0 
      5985       7033      10227      10127       5000       5000          0 
      5979       7027      10227      10127       5000       5000          0 
      5973       7030      10227      10127       5000       5000          0 
      5965       7027      10227      10127       5000       5000          0 
      5959       7024      10227      10127       5000       5000          0 
      4242       5004      10227      10127       5000       5000          0 
      4239       5004      10227      10127       5000       5000          0 
      4245       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7075       7531      10227      10127          0          0          1 
      6604       7034      10227      10127          0          0          1 
      6596       7032      10227      10127          0          0          1 
      6582       7024      10227      10127          0          0          1 
      6576       7024      10227      10127          0          0          1 
      5519       5903      10227      10127          0          0          1 
      4680       5006      10227      10127          0          0          1 
      4687       5009      10227      10127          0          0          1 
      4686       5007      10227      10127          0          0          1 
      4688       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6453       7583      10227      10127         99          0      10145 
      6009       7066      10227      10127        107          0      10168 
      5972       7028      10227      10127        104          0      10161 
      5972       7033      10227      10127        105          0      10172 
      5968       7037      10227      10127         98          0      10145 
      5991       7066      10227      10127         98          0      10146 
      4816       5678      10227      10127        100          0      10142 
      4249       5007      10227      10127        100          0      10142 
      4251       5005      10227      10127        100          0      10142 
      4255       5007      10227      10127        100          0      10142 


Throughput: vfmadd132ps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4689       5695      10227      20127       5010       5013       5001 
      4506       5314      10227      20127       5000       5000       5003 
      4508       5317      10227      20127       5000       5000       5003 
      4505       5307      10227      20127       5000       5000       5004 
      4513       5312      10227      20127       5000       5000       5003 
      4510       5303      10227      20127       5000       5000       5003 
      4512       5305      10227      20127       5000       5000       5003 
      4520       5311      10227      20127       5000       5000       5006 
      4520       5307      10227      20127       5000       5000       5002 
      4518       5310      10227      20127       5000       5000       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4859       5727      10227      20127       5003          0          1 
      4665       5311      10227      20127       5009          0          1 
      4671       5317      10227      20127       5006          0          1 
      4657       5305      10227      20127       5002          0          1 
      4651       5301      10227      20127       5003          0          1 
      4649       5301      10227      20127       5004          0          1 
      4647       5302      10227      20127       5003          0          1 
      4643       5304      10227      20127       5003          0          1 
      4641       5305      10227      20127       5003          0          1 
      4639       5304      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4861       5742      10227      20127        110          0      10161 
      4656       5311      10227      20127        110          0      10167 
      4659       5308      10227      20127        106          0      10168 
      4653       5303      10227      20127        109          0      10168 
      4655       5304      10227      20127        100          0      10141 
      4661       5305      10227      20127        100          0      10135 
      4663       5305      10227      20127        100          0      10140 
      4657       5303      10227      20127        100          0      10140 
      4653       5302      10227      20127        100          0      10140 
      4647       5303      10227      20127        100          0      10141 


Throughput: vfmadd132ps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8850      10093      10227      20127       5010       5007       5000 
      7765       8841      10227      20127       5000       5000       5000 
      7795       8868      10227      20127       5000       5000       5000 
      7790       8865      10227      20127       5000       5000       5000 
      7753       8836      10227      20127       5000       5000       5000 
      6788       7741      10227      20127       5000       5000       5002 
      4647       5303      10227      20127       5000       5000       5002 
      4643       5302      10227      20127       5000       5000       5002 
      4641       5300      10227      20127       5000       5000       5002 
      4639       5300      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8480       9992      10227      20127       5000          0          1 
      7547       8883      10227      20127       5000          0          1 
      7560       8888      10227      20127       5000          0          1 
      7568       8888      10227      20127       5000          0          1 
      7522       8834      10227      20127       5000          0          1 
      4511       5300      10227      20127       5004          0          1 
      4507       5300      10227      20127       5003          0          1 
      4501       5301      10227      20127       5003          0          1 
      4501       5302      10227      20127       5003          0          1 
      4501       5304      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8263       9439      10227      20127        103          0      10155 
      7743       8836      10227      20127        106          0      10167 
      7763       8848      10227      20127        104          0      10174 
      7765       8842      10227      20127        110          0      10160 
      6889       7838      10227      20127        100          0      10136 
      4661       5307      10227      20127        100          0      10143 
      4653       5304      10227      20127        100          0      10135 
      4653       5306      10227      20127        100          0      10127 
      4650       5307      10227      20127        100          0      10139 
      4641       5304      10227      20127        100          0      10135 


Throughput: vfmadd213ps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4719       5750      10227      20127       5011       5011       5004 
      4515       5306      10227      20127       5000       5000       5004 
      4512       5304      10227      20127       5000       5000       5003 
      4510       5303      10227      20127       5000       5000       5004 
      4508       5306      10227      20127       5000       5000       5003 
      4504       5305      10227      20127       5000       5000       5004 
      4496       5303      10227      20127       5000       5000       5003 
      4495       5300      10227      20127       5000       5000       5002 
      4495       5302      10227      20127       5000       5000       5002 
      4491       5302      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4715       5753      10227      20127       5004          0          1 
      4508       5306      10227      20127       5003          0          1 
      4510       5305      10227      20127       5003          0          1 
      4524       5318      10227      20127       5008          0          1 
      4512       5305      10227      20127       5000          0          1 
      4518       5308      10227      20127       5003          0          1 
      4510       5303      10227      20127       5002          0          1 
      4508       5302      10227      20127       5004          0          1 
      4508       5307      10227      20127       5002          0          1 
      4500       5302      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4851       5735      10227      20127        105          0      10156 
      4655       5311      10227      20127        110          0      10170 
      4657       5311      10227      20127        110          0      10171 
      4653       5302      10227      20127         99          0      10139 
      4659       5305      10227      20127        100          0      10139 
      4659       5305      10227      20127        100          0      10136 
      4665       5313      10227      20127        100          0      10140 
      4657       5307      10227      20127        100          0      10140 
      4651       5303      10227      20127        100          0      10137 
      4649       5302      10227      20127        100          0      10141 


Throughput: vfmadd213ps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7989       9408      10227      20127       5011       5013       5000 
      7545       8874      10227      20127       5000       5000       5000 
      7509       8825      10227      20127       5000       5000       5000 
      7529       8841      10227      20127       5000       5000       5000 
      7373       8659      10227      20127       5000       5000       5005 
      4508       5306      10227      20127       5000       5000       5004 
      4507       5300      10227      20127       5000       5000       5002 
      4505       5301      10227      20127       5000       5000       5003 
      4499       5301      10227      20127       5000       5000       5002 
      4497       5303      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9650      10342      10227      20127       5007          0         12 
      9634      10308      10227      20129       5002          0          6 
      9593      10273      10227      20127       5005          0          1 
      9362      10006      10227      20127       5001          0          5 
      7466       7981      10227      20127       5001          0          8 
      7737       8271      10227      20127       5001          0          6 
      7850       8373      10227      20127       5012          0         -1 
      7636       8130      10227      20127       5004          0          3 
      7452       7994      10227      20127       5004          0         -9 
      7348       7890      10227      20127       5006          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10125      10660      10227      20127        116          2      10157 
     10094      10391      10227      20127        119          2      10185 
     10166      10463      10227      20127        115          2      10171 
     10161      10463      10227      20127        116          4      10170 
      7696       7913      10227      20127        105          3      10144 
      7280       7518      10227      20127        106          1      10143 
      7306       7535      10227      20127        108          5      10152 
      7415       7647      10227      20127        104          4      10137 
      7322       7567      10227      20127        100          4      10149 
      7272       7500      10227      20127        115          2      10158 


Throughput: vfmadd231ps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5656       8448      10227      20127       5015       5012       5003 
      4818       5319      10227      20127       5000       5000       5006 
      4809       5313      10227      20127       5000       5000       5006 
      4798       5306      10227      20127       5000       5000       5004 
      4793       5302      10227      20127       5000       5000       5003 
      4791       5303      10227      20127       5000       5000       5005 
      4792       5305      10227      20127       5000       5000       5004 
      4796       5303      10227      20127       5000       5000       5005 
      4797       5302      10227      20127       5000       5000       5003 
      4802       5302      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5218       6149      10227      20127       5004          0          1 
      4657       5317      10227      20127       5004          0          1 
      4655       5309      10227      20127       5004          0          1 
      4655       5304      10227      20127       5005          0          1 
      4659       5302      10227      20127       5003          0          1 
      4659       5303      10227      20127       5004          0          1 
      4663       5303      10227      20127       5002          0          1 
      4653       5301      10227      20127       5003          0          1 
      4657       5305      10227      20127       5004          0          1 
      4653       5305      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4685       5334      10227      20127        105          0      10154 
      4661       5306      10227      20127        110          0      10167 
      4651       5302      10227      20127        105          0      10159 
      4651       5304      10227      20127        100          0      10139 
      4651       5303      10227      20127        100          0      10139 
      4645       5304      10227      20127        100          0      10140 
      4641       5303      10227      20127        100          0      10141 
      4639       5301      10227      20127        100          0      10139 
      4637       5303      10227      20127        100          0      10139 
      4641       5303      10227      20127        100          0      10139 


Throughput: vfmadd231ps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8623       9507      10227      20127       5010       5011       5000 
      8013       8841      10227      20127       5000       5000       5000 
      8037       8877      10227      20127       5000       5000       5000 
      8021       8867      10227      20127       5000       5000       5000 
      7536       8335      10227      20127       5000       5000       5002 
      4797       5302      10227      20127       5000       5000       5003 
      4803       5301      10227      20127       5000       5000       5002 
      4804       5301      10227      20127       5000       5000       5003 
      4807       5300      10227      20127       5000       5000       5002 
      4810       5302      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9070      10351      10227      20127       5000          0          1 
      7783       8877      10227      20127       5000          0          1 
      7750       8833      10227      20127       5000          0          1 
      7789       8866      10227      20127       5000          0          1 
      6480       7373      10227      20127       5004          0          1 
      4660       5310      10227      20127       5003          0          1 
      4659       5309      10227      20127       5003          0          1 
      4647       5301      10227      20127       5002          0          1 
      4643       5299      10227      20127       5003          0          1 
      4641       5301      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8913      10408      10227      20131        100          1      10144 
      8535       9755      10227      20141        106          1      10179 
      8770      10073      10227      20127         95          1      10166 
      8394       9682      10227      20129         88          1      10140 
      6572       7535      10227      20131         96          2      10157 
      7751       8866      10227      20215        131          1      10358 
      4645       5294      10227      20127         98          1      10157 
      4655       5294      10227      20127         98          1      10157 
      4653       5292      10227      20127         98          1      10153 
      4652       5292      10227      20127         98          1      10153 


Throughput: vfmadd132pd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5009       5713      10227      20127       5005       5008       5006 
      4826       5316      10227      20127       5000       5000       5000 
      4819       5309      10227      20127       5000       5000       5003 
      4812       5314      10227      20127       5000       5000       5004 
      4805       5306      10227      20127       5000       5000       5004 
      4798       5300      10227      20127       5000       5000       5003 
      4797       5303      10227      20127       5000       5000       5005 
      4795       5302      10227      20127       5000       5000       5004 
      4794       5307      10227      20127       5000       5000       5005 
      4789       5303      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5015       5724      10227      20127       5003          0          1 
      4798       5304      10227      20127       5003          0          1 
      4791       5304      10227      20127       5005          0          1 
      4792       5304      10227      20127       5004          0          1 
      4792       5301      10227      20127       5003          0          1 
      4797       5301      10227      20127       5002          0          1 
      4805       5304      10227      20127       5005          0          1 
      4798       5300      10227      20127       5003          0          1 
      4809       5302      10227      20127       5005          0          1 
      4812       5302      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6286       7432      10227      20137        120          1      10154 
      6839       7862      10227      20131        117          1      10160 
      6074       6986      10227      20156        130         -1      10227 
      7095       8739      10227      20242        171          0      10367 
      5556       6334      10227      20133        118          1      10150 
      6548       7456      10227      20175        136          0      10255 
      6330       7246      10227      20154        124         -1      10197 
      6013       6896      10227      20133        105          0      10137 
      6750       7721      10227      20198        133          1      10294 
      6930       7944      10227      20200        128          1      10295 


Throughput: vfmadd132pd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8093       9505      10227      20127       5010       5010       5000 
      7553       8877      10227      20127       5000       5000       5000 
      7531       8861      10227      20127       5000       5000       5000 
      7502       8832      10227      20127       5000       5000       5000 
      6866       8094      10227      20127       5000       5000       5002 
      4491       5299      10227      20127       5000       5000       5002 
      4495       5304      10227      20127       5000       5000       5002 
      4495       5302      10227      20127       5000       5000       5002 
      4497       5300      10227      20127       5000       5000       5002 
      4499       5301      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8263       9415      10227      20127       5000          0          1 
      7793       8887      10227      20127       5000          0          1 
      7742       8838      10227      20127       5000          0          1 
      7732       8835      10227      20127       5000          0          1 
      6734       7699      10227      20127       5002          0          1 
      4639       5301      10227      20127       5003          0          1 
      4641       5299      10227      20127       5002          0          1 
      4643       5299      10227      20127       5003          0          1 
      4649       5300      10227      20127       5003          0          1 
      4649       5302      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8558       9452      10227      20127        104          0      10144 
      8029       8878      10227      20127        108          0      10157 
      8003       8847      10227      20127        110          0      10158 
      8027       8869      10227      20127        100          0      10127 
      6966       7687      10227      20127        100          0      10139 
      4808       5299      10227      20127        100          0      10139 
      4811       5302      10227      20127        100          0      10139 
      4812       5301      10227      20127        100          0      10139 
      4813       5303      10227      20127        100          0      10139 
      4808       5300      10227      20127        100          0      10135 


Throughput: vfmsub132pd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4992       5756      10227      20127       5001       5001       5004 
      4812       5305      10227      20127       5000       5000       5003 
      4817       5304      10227      20127       5000       5000       5003 
      4812       5303      10227      20127       5000       5000       5004 
      4819       5309      10227      20127       5000       5000       5000 
      4812       5309      10227      20127       5000       5000       5006 
      4805       5305      10227      20127       5000       5000       5000 
      4804       5309      10227      20127       5000       5000       5004 
      4795       5302      10227      20127       5000       5000       5004 
      4799       5306      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5081       5995      10227      20127       5002          0          1 
      4653       5318      10227      20127       5005          0          1 
      4639       5304      10227      20127       5005          0          1 
      4637       5301      10227      20127       5004          0          1 
      4643       5304      10227      20127       5004          0          1 
      4645       5301      10227      20127       5003          0          1 
      4649       5301      10227      20127       5005          0          1 
      4649       5300      10227      20127       5002          0          1 
      4651       5302      10227      20127       5004          0          1 
      4659       5305      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5132       5903      10227      20127        105          0      10156 
      4813       5310      10227      20127        110          0      10168 
      4812       5312      10227      20127        110          0      10169 
      4801       5303      10227      20127         99          0      10141 
      4798       5302      10227      20127         99          0      10139 
      4798       5307      10227      20127        101          0      10142 
      4795       5306      10227      20127        100          0      10135 
      4800       5305      10227      20127        100          0      10129 
      4806       5308      10227      20127        100          0      10139 
      4803       5303      10227      20127        100          0      10141 


Throughput: vfmsub132pd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8360       9554      10227      20127       5010       5010       5000 
      7769       8876      10227      20127       5000       5000       5000 
      7745       8840      10227      20127       5000       5000       5000 
      7777       8866      10227      20127       5000       5000       5000 
      6209       7069      10227      20127       5000       5000       5004 
      4655       5299      10227      20127       5000       5000       5002 
      4661       5303      10227      20127       5000       5000       5002 
      4657       5303      10227      20127       5000       5000       5003 
      4653       5301      10227      20127       5000       5000       5002 
      4649       5300      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8107       9233      10227      20127       5000          0          1 
      7716       8797      10227      20127       5000          0          1 
      7746       8837      10227      20127       5000          0          1 
      7732       8833      10227      20127       5000          0          1 
      7730       8836      10227      20127       5000          0          1 
      4637       5300      10227      20127       5003          0          1 
      4641       5301      10227      20127       5002          0          1 
      4643       5300      10227      20127       5003          0          1 
      4645       5298      10227      20127       5002          0          1 
      4656       5304      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8316       9484      10227      20127        104          0      10153 
      7761       8866      10227      20127         98          0      10129 
      7758       8866      10227      20127        102          0      10129 
      7754       8859      10227      20127         98          0      10142 
      7742       8832      10227      20127         98          0      10135 
      4651       5302      10227      20127        100          0      10139 
      4651       5301      10227      20127        100          0      10139 
      4653       5299      10227      20127        100          0      10139 
      4659       5301      10227      20127        100          0      10139 
      4661       5301      10227      20127        100          0      10139 


Throughput: vfnmadd132pd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5021       5723      10227      20127       5011       5011       5003 
      4804       5312      10227      20127       5000       5000       5003 
      4796       5306      10227      20127       5000       5000       5004 
      4789       5300      10227      20127       5000       5000       5003 
      4793       5303      10227      20127       5000       5000       5004 
      4802       5303      10227      20127       5000       5000       5003 
      4801       5307      10227      20127       5000       5000       5004 
      4803       5302      10227      20127       5000       5000       5005 
      4804       5304      10227      20127       5000       5000       5003 
      4811       5302      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5006       6152      10227      20127       5004          0          1 
      4797       5312      10227      20127       5003          0          1 
      4800       5310      10227      20127       5003          0          1 
      4798       5304      10227      20127       5002          0          1 
      4803       5306      10227      20127       5003          0          1 
      4800       5301      10227      20127       5002          0          1 
      4803       5301      10227      20127       5003          0          1 
      4807       5301      10227      20127       5003          0          1 
      4810       5304      10227      20127       5003          0          1 
      4815       5307      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5184       5707      10227      20127        110          0      10159 
      4974       5307      10227      20127        110          0      10167 
      4972       5310      10227      20127        110          0      10169 
      4972       5312      10227      20127        109          0      10170 
      4958       5301      10227      20127        100          0      10135 
      4958       5304      10227      20127        100          0      10141 
      4966       5308      10227      20127        100          0      10143 
      4970       5305      10227      20127        100          0      10131 
      4974       5311      10227      20127        100          0      10137 
      4974       5305      10227      20127        100          0      10136 


Throughput: vfnmadd132pd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8616       9842      10227      20127       5003       5003       5000 
      7719       8820      10227      20127       5000       5000       5000 
      7708       8795      10227      20127       5000       5000       5000 
      7752       8838      10227      20127       5000       5000       5000 
      7333       8358      10227      20127       5000       5000       5003 
      4658       5304      10227      20127       5000       5000       5002 
      4659       5303      10227      20127       5000       5000       5003 
      4665       5307      10227      20127       5000       5000       5007 
      4659       5304      10227      20127       5000       5000       5002 
      4659       5310      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8305       9475      10227      20127       5000          0          1 
      7766       8854      10227      20127       5000          0          1 
      7799       8884      10227      20127       5000          0          1 
      7777       8852      10227      20127       5000          0          1 
      7762       8837      10227      20127       5000          0          1 
      5133       5847      10227      20127       5003          0          1 
      4651       5301      10227      20127       5002          0          1 
      4647       5301      10227      20127       5002          0          1 
      4647       5301      10227      20127       5002          0          1 
      4645       5307      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8033       9446      10227      20127        103          0      10150 
      7557       8892      10227      20127        106          0      10174 
      7543       8885      10227      20127        100          0      10135 
      7535       8885      10227      20127        100          0      10139 
      6990       8250      10227      20127        100          0      10135 
      4494       5302      10227      20127        100          0      10139 
      4498       5300      10227      20127        100          0      10139 
      4500       5302      10227      20127        100          0      10140 
      4502       5301      10227      20127        100          0      10139 
      4508       5305      10227      20127         99          0      10139 


Throughput: vfnmsub132pd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4948       6159      10227      20127       5012       5012       5004 
      4673       5322      10227      20127       5001       5000       5005 
      4667       5312      10227      20127       5001       5000       5005 
      4662       5308      10227      20127       5001       5000       5003 
      4659       5309      10227      20127       5001       5000       5004 
      4659       5312      10227      20127       5001       5000       5003 
      4651       5308      10227      20127       5001       5000       5004 
      4651       5309      10227      20127       5001       5000       5003 
      4649       5308      10227      20127       5001       5000       5003 
      4645       5310      10227      20127       5001       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4559       5745      10227      20127       5003          0          1 
      4364       5306      10227      20127       5002          0          1 
      4375       5313      10227      20127       5005          0          1 
      4372       5308      10227      20127       5003          0          1 
      4370       5304      10227      20127       5004          0          1 
      4375       5302      10227      20127       5003          0          1 
      4378       5302      10227      20127       5004          0          1 
      4382       5303      10227      20127       5005          0          1 
      4379       5305      10227      20127       5003          0          1 
      4375       5304      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5192       5708      10227      20127        105          0      10154 
      4988       5312      10227      20127        110          0      10167 
      4988       5316      10227      20127        110          0      10170 
      4974       5307      10227      20127        110          0      10170 
      4970       5303      10227      20127        100          0      10139 
      4964       5301      10227      20127        100          0      10139 
      4960       5301      10227      20127        100          0      10141 
      4962       5306      10227      20127        100          0      10139 
      4958       5303      10227      20127        100          0      10139 
      4960       5304      10227      20127        100          0      10140 


Throughput: vfnmsub132pd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8012       9446      10227      20127       5009       5013       5000 
      7521       8875      10227      20127       5000       5000       5000 
      7534       8879      10227      20127       5000       5000       5000 
      7522       8856      10227      20127       5000       5000       5000 
      7509       8830      10227      20127       5000       5000       5000 
      4507       5299      10227      20127       5000       5000       5002 
      4511       5301      10227      20127       5000       5000       5002 
      4513       5301      10227      20127       5000       5000       5002 
      4509       5302      10227      20127       5000       5000       5002 
      4508       5304      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8032       9455      10227      20127       5000          0          1 
      7540       8871      10227      20127       5000          0          1 
      7511       8824      10227      20127       5000          0          1 
      7517       8827      10227      20127       5000          0          1 
      7515       8838      10227      20127       5000          0          1 
      7536       8866      10227      20127       5000          0          1 
      4961       5842      10227      20127       5002          0          1 
      4497       5300      10227      20127       5003          0          1 
      4491       5299      10227      20127       5002          0          1 
      4493       5303      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8299       9445      10227      20127        105          0      10143 
      7751       8826      10227      20127        108          0      10170 
      7754       8839      10227      20127        104          0      10177 
      7782       8880      10227      20127        106          0      10158 
      7765       8866      10227      20127         98          0      10133 
      4763       5445      10227      20127        100          0      10143 
      4642       5304      10227      20127        101          0      10136 
      4646       5308      10227      20127        100          0      10139 
      4652       5308      10227      20127        100          0      10139 
      4646       5302      10227      20127        100          0      10139 



FMA4 instructions


Latency (all operands): vfmaddss r128,r128,r128,r128


Latency (mul operand): vfmaddss r128,r128,r128,r128


Latency (add operand): vfmaddss r128,r128,r128,r128


Throughput: vfmaddss r128,r128,r128,r128


Throughput: vfmaddss r128,r128,r128,[m128]


Latency (all operands): vfmaddsd r128,r128,r128,r128


Latency (mul operand): vfmaddsd r128,r128,r128,r128


Latency (add operand): vfmaddsd r128,r128,r128,r128


Throughput: vfmaddsd r128,r128,r128,r128


Throughput: vfmaddsd r128,r128,r128,[m128]


Latency (all operands): vfmsubsd r128,r128,r128,r128


Latency (mul operand): vfmsubsd r128,r128,r128,r128


Latency (add operand): vfmsubsd r128,r128,r128,r128


Throughput: vfmsubsd r128,r128,r128,r128


Throughput: vfmsubsd r128,r128,r128,[m128]


Latency (all operands): vfnmaddsd r128,r128,r128,r128


Latency (mul operand): vfnmaddsd r128,r128,r128,r128


Latency (add operand): vfnmaddsd r128,r128,r128,r128


Throughput: vfnmaddsd r128,r128,r128,r128


Throughput: vfnmaddsd r128,r128,r128,[m128]


Latency (all operands): vfnmsubsd r128,r128,r128,r128


Latency (mul operand): vfnmsubsd r128,r128,r128,r128


Latency (add operand): vfnmsubsd r128,r128,r128,r128


Throughput: vfnmsubsd r128,r128,r128,r128


Throughput: vfnmsubsd r128,r128,r128,[m128]


Latency (mul operand): vfmaddps r128,r128,r128,r128


Latency (add operand): vfmaddps r128,r128,r128,r128


Throughput: vfmaddps r128,r128,r128,r128


Throughput: vfmaddps r128,r128,r128,[m128]


Latency (mul operand): vfmaddps r256,r256,r256,r256


Latency (add operand): vfmaddps r256,r256,r256,r256


Throughput: vfmaddps r256,r256,r256,r256


Throughput: vfmaddps r256,r256,r256,[m256]


Latency (mul operand): vfmaddpd r128,r128,r128,r128


Latency (add operand): vfmaddpd r128,r128,r128,r128


Throughput: vfmaddpd r128,r128,r128,r128


Throughput: vfmaddpd r128,r128,r128,[m128]


Latency (mul operand): vfmaddpd r256,r256,r256,r256


Latency (add operand): vfmaddpd r256,r256,r256,r256


Throughput: vfmaddpd r256,r256,r256,r256


Throughput: vfmaddpd r256,r256,r256,[m256]


Latency (mul operand): vfmaddsubpd r128,r128,r128,r128


Latency (add operand): vfmaddsubpd r128,r128,r128,r128


Throughput: vfmaddsubpd r128,r128,r128,r128


Throughput: vfmaddsubpd r128,r128,r128,[m128]


Latency (mul operand): vfmaddsubpd r256,r256,r256,r256


Latency (add operand): vfmaddsubpd r256,r256,r256,r256


Throughput: vfmaddsubpd r256,r256,r256,r256


Throughput: vfmaddsubpd r256,r256,r256,[m256]


Latency (mul operand): vfmsubpd r128,r128,r128,r128


Latency (add operand): vfmsubpd r128,r128,r128,r128


Throughput: vfmsubpd r128,r128,r128,r128


Throughput: vfmsubpd r128,r128,r128,[m128]


Latency (mul operand): vfmsubpd r256,r256,r256,r256


Latency (add operand): vfmsubpd r256,r256,r256,r256


Throughput: vfmsubpd r256,r256,r256,r256


Throughput: vfmsubpd r256,r256,r256,[m256]


Latency (mul operand): vfnmaddpd r128,r128,r128,r128


Latency (add operand): vfnmaddpd r128,r128,r128,r128


Throughput: vfnmaddpd r128,r128,r128,r128


Throughput: vfnmaddpd r128,r128,r128,[m128]


Latency (mul operand): vfnmaddpd r256,r256,r256,r256


Latency (add operand): vfnmaddpd r256,r256,r256,r256


Throughput: vfnmaddpd r256,r256,r256,r256


Throughput: vfnmaddpd r256,r256,r256,[m256]


Latency (mul operand): vfnmsubpd r128,r128,r128,r128


Latency (add operand): vfnmsubpd r128,r128,r128,r128


Throughput: vfnmsubpd r128,r128,r128,r128


Throughput: vfnmsubpd r128,r128,r128,[m128]


Latency (mul operand): vfnmsubpd r256,r256,r256,r256


Latency (add operand): vfnmsubpd r256,r256,r256,r256


Throughput: vfnmsubpd r256,r256,r256,r256


Throughput: vfnmsubpd r256,r256,r256,[m256]


