
nixie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005920  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080059dc  080059dc  000159dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aac  08005aac  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005aac  08005aac  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005aac  08005aac  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005aac  08005aac  00015aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ab0  08005ab0  00015ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005ab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  20000010  08005ac4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  08005ac4  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d33  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d25  00000000  00000000  00031d6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010c8  00000000  00000000  00034a90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f30  00000000  00000000  00035b58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a7fb  00000000  00000000  00036a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fe5c  00000000  00000000  00051283  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a1ff8  00000000  00000000  000610df  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001030d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a28  00000000  00000000  00103154  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080059c4 	.word	0x080059c4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	080059c4 	.word	0x080059c4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <HAL_RTC_AlarmAEventCallback>:
volatile uint8_t ESP01_m;
volatile uint8_t ESP01_s;

//Called every second
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
	HAL_RTC_GetTime(hrtc, &sTime1, RTC_FORMAT_BIN); // Get Time
 8000224:	4932      	ldr	r1, [pc, #200]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	2200      	movs	r2, #0
 800022a:	0018      	movs	r0, r3
 800022c:	f003 fc6e 	bl	8003b0c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, &sDate1, RTC_FORMAT_BIN); // Get Date
 8000230:	4930      	ldr	r1, [pc, #192]	; (80002f4 <HAL_RTC_AlarmAEventCallback+0xd8>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2200      	movs	r2, #0
 8000236:	0018      	movs	r0, r3
 8000238:	f003 fd56 	bl	8003ce8 <HAL_RTC_GetDate>

	//Set clock
	if(!HAL_GPIO_ReadPin(S2_GPIO_Port, S2_Pin))
 800023c:	2380      	movs	r3, #128	; 0x80
 800023e:	019b      	lsls	r3, r3, #6
 8000240:	4a2d      	ldr	r2, [pc, #180]	; (80002f8 <HAL_RTC_AlarmAEventCallback+0xdc>)
 8000242:	0019      	movs	r1, r3
 8000244:	0010      	movs	r0, r2
 8000246:	f002 fc47 	bl	8002ad8 <HAL_GPIO_ReadPin>
 800024a:	1e03      	subs	r3, r0, #0
 800024c:	d135      	bne.n	80002ba <HAL_RTC_AlarmAEventCallback+0x9e>
	{
		if(HAL_GPIO_ReadPin(S1_GPIO_Port, S1_Pin))
 800024e:	4b2b      	ldr	r3, [pc, #172]	; (80002fc <HAL_RTC_AlarmAEventCallback+0xe0>)
 8000250:	2101      	movs	r1, #1
 8000252:	0018      	movs	r0, r3
 8000254:	f002 fc40 	bl	8002ad8 <HAL_GPIO_ReadPin>
 8000258:	1e03      	subs	r3, r0, #0
 800025a:	d014      	beq.n	8000286 <HAL_RTC_AlarmAEventCallback+0x6a>
		{
			sTime1.SecondFraction = 0;
 800025c:	4b24      	ldr	r3, [pc, #144]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 800025e:	2200      	movs	r2, #0
 8000260:	609a      	str	r2, [r3, #8]
			sTime1.Seconds = 0;
 8000262:	4b23      	ldr	r3, [pc, #140]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8000264:	2200      	movs	r2, #0
 8000266:	709a      	strb	r2, [r3, #2]
			if(sTime1.Minutes < 59)
 8000268:	4b21      	ldr	r3, [pc, #132]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 800026a:	785b      	ldrb	r3, [r3, #1]
 800026c:	2b3a      	cmp	r3, #58	; 0x3a
 800026e:	d806      	bhi.n	800027e <HAL_RTC_AlarmAEventCallback+0x62>
				sTime1.Minutes = sTime1.Minutes + 1;
 8000270:	4b1f      	ldr	r3, [pc, #124]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8000272:	785b      	ldrb	r3, [r3, #1]
 8000274:	3301      	adds	r3, #1
 8000276:	b2da      	uxtb	r2, r3
 8000278:	4b1d      	ldr	r3, [pc, #116]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 800027a:	705a      	strb	r2, [r3, #1]
 800027c:	e011      	b.n	80002a2 <HAL_RTC_AlarmAEventCallback+0x86>
			else
				sTime1.Minutes = 0;
 800027e:	4b1c      	ldr	r3, [pc, #112]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8000280:	2200      	movs	r2, #0
 8000282:	705a      	strb	r2, [r3, #1]
 8000284:	e00d      	b.n	80002a2 <HAL_RTC_AlarmAEventCallback+0x86>
		}
		else
		{
			if(sTime1.Hours < 23)
 8000286:	4b1a      	ldr	r3, [pc, #104]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	2b16      	cmp	r3, #22
 800028c:	d806      	bhi.n	800029c <HAL_RTC_AlarmAEventCallback+0x80>
				sTime1.Hours = sTime1.Hours + 1;
 800028e:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	3301      	adds	r3, #1
 8000294:	b2da      	uxtb	r2, r3
 8000296:	4b16      	ldr	r3, [pc, #88]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8000298:	701a      	strb	r2, [r3, #0]
 800029a:	e002      	b.n	80002a2 <HAL_RTC_AlarmAEventCallback+0x86>
			else
				sTime1.Hours = 0;
 800029c:	4b14      	ldr	r3, [pc, #80]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 800029e:	2200      	movs	r2, #0
 80002a0:	701a      	strb	r2, [r3, #0]
		}
		HAL_RTC_SetTime(hrtc, &sTime1, RTC_FORMAT_BIN);
 80002a2:	4913      	ldr	r1, [pc, #76]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2200      	movs	r2, #0
 80002a8:	0018      	movs	r0, r3
 80002aa:	f003 fb87 	bl	80039bc <HAL_RTC_SetTime>
		HAL_RTC_SetDate(hrtc, &sDate1, RTC_FORMAT_BIN);
 80002ae:	4911      	ldr	r1, [pc, #68]	; (80002f4 <HAL_RTC_AlarmAEventCallback+0xd8>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2200      	movs	r2, #0
 80002b4:	0018      	movs	r0, r3
 80002b6:	f003 fc85 	bl	8003bc4 <HAL_RTC_SetDate>
	}

	//Display Time
	nixie_set_time(sTime1.Hours, sTime1.Minutes, sTime1.Seconds);
 80002ba:	4b0d      	ldr	r3, [pc, #52]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80002bc:	7818      	ldrb	r0, [r3, #0]
 80002be:	4b0c      	ldr	r3, [pc, #48]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80002c0:	7859      	ldrb	r1, [r3, #1]
 80002c2:	4b0b      	ldr	r3, [pc, #44]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80002c4:	789b      	ldrb	r3, [r3, #2]
 80002c6:	001a      	movs	r2, r3
 80002c8:	f001 f8ac 	bl	8001424 <nixie_set_time>

	//Scheduled reboot
	if(sTime1.Hours == REBOOT_H && sTime1.Minutes == REBOOT_M && sTime1.Seconds == 0)
 80002cc:	4b08      	ldr	r3, [pc, #32]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	2b03      	cmp	r3, #3
 80002d2:	d109      	bne.n	80002e8 <HAL_RTC_AlarmAEventCallback+0xcc>
 80002d4:	4b06      	ldr	r3, [pc, #24]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80002d6:	785b      	ldrb	r3, [r3, #1]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d105      	bne.n	80002e8 <HAL_RTC_AlarmAEventCallback+0xcc>
 80002dc:	4b04      	ldr	r3, [pc, #16]	; (80002f0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 80002de:	789b      	ldrb	r3, [r3, #2]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d101      	bne.n	80002e8 <HAL_RTC_AlarmAEventCallback+0xcc>
	{
		HAL_NVIC_SystemReset();
 80002e4:	f002 f8d1 	bl	800248a <HAL_NVIC_SystemReset>
	}
}
 80002e8:	46c0      	nop			; (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b002      	add	sp, #8
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	20000040 	.word	0x20000040
 80002f4:	20000038 	.word	0x20000038
 80002f8:	50000800 	.word	0x50000800
 80002fc:	50000c00 	.word	0x50000c00

08000300 <ESP01_init>:

void ESP01_init()
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim17);
 8000304:	4b03      	ldr	r3, [pc, #12]	; (8000314 <ESP01_init+0x14>)
 8000306:	0018      	movs	r0, r3
 8000308:	f003 ffe4 	bl	80042d4 <HAL_TIM_Base_Start>

}
 800030c:	46c0      	nop			; (mov r8, r8)
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
 8000312:	46c0      	nop			; (mov r8, r8)
 8000314:	200000c8 	.word	0x200000c8

08000318 <OWN_LL_EXTI>:

//get time from ESP01 Board
//trigger on falling edge
void OWN_LL_EXTI()
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
	switch(ESP01_state)
 800031c:	4b8d      	ldr	r3, [pc, #564]	; (8000554 <OWN_LL_EXTI+0x23c>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	b2db      	uxtb	r3, r3
 8000322:	2b04      	cmp	r3, #4
 8000324:	d900      	bls.n	8000328 <OWN_LL_EXTI+0x10>
 8000326:	e112      	b.n	800054e <OWN_LL_EXTI+0x236>
 8000328:	009a      	lsls	r2, r3, #2
 800032a:	4b8b      	ldr	r3, [pc, #556]	; (8000558 <OWN_LL_EXTI+0x240>)
 800032c:	18d3      	adds	r3, r2, r3
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	469f      	mov	pc, r3
	{
	case CL_STATE_INIT:
		ESP01_h = 0;
 8000332:	4b8a      	ldr	r3, [pc, #552]	; (800055c <OWN_LL_EXTI+0x244>)
 8000334:	2200      	movs	r2, #0
 8000336:	701a      	strb	r2, [r3, #0]
		ESP01_m = 0;
 8000338:	4b89      	ldr	r3, [pc, #548]	; (8000560 <OWN_LL_EXTI+0x248>)
 800033a:	2200      	movs	r2, #0
 800033c:	701a      	strb	r2, [r3, #0]
		ESP01_s = 0;
 800033e:	4b89      	ldr	r3, [pc, #548]	; (8000564 <OWN_LL_EXTI+0x24c>)
 8000340:	2200      	movs	r2, #0
 8000342:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SetCounter(&htim17, 0); //TIM17 counts with 1000 Hz
 8000344:	4b88      	ldr	r3, [pc, #544]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2200      	movs	r2, #0
 800034a:	625a      	str	r2, [r3, #36]	; 0x24
		ESP01_state = CL_STATE_READ_START;
 800034c:	4b81      	ldr	r3, [pc, #516]	; (8000554 <OWN_LL_EXTI+0x23c>)
 800034e:	2201      	movs	r2, #1
 8000350:	701a      	strb	r2, [r3, #0]
		break;
 8000352:	e0fc      	b.n	800054e <OWN_LL_EXTI+0x236>
	case CL_STATE_READ_START:
		if(__HAL_TIM_GET_COUNTER(&htim17) > 22 && __HAL_TIM_GET_COUNTER(&htim17) < 28)
 8000354:	4b84      	ldr	r3, [pc, #528]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800035a:	2b16      	cmp	r3, #22
 800035c:	d90c      	bls.n	8000378 <OWN_LL_EXTI+0x60>
 800035e:	4b82      	ldr	r3, [pc, #520]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000364:	2b1b      	cmp	r3, #27
 8000366:	d807      	bhi.n	8000378 <OWN_LL_EXTI+0x60>
		{
			ESP01_state = CL_STATE_READ_H; //read h when pause 25 ms was send.
 8000368:	4b7a      	ldr	r3, [pc, #488]	; (8000554 <OWN_LL_EXTI+0x23c>)
 800036a:	2202      	movs	r2, #2
 800036c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SetCounter(&htim17, 0);
 800036e:	4b7e      	ldr	r3, [pc, #504]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	2200      	movs	r2, #0
 8000374:	625a      	str	r2, [r3, #36]	; 0x24
 8000376:	e026      	b.n	80003c6 <OWN_LL_EXTI+0xae>
		}
		else if(__HAL_TIM_GET_COUNTER(&htim17) > 12 && __HAL_TIM_GET_COUNTER(&htim17) < 18)
 8000378:	4b7b      	ldr	r3, [pc, #492]	; (8000568 <OWN_LL_EXTI+0x250>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800037e:	2b0c      	cmp	r3, #12
 8000380:	d90c      	bls.n	800039c <OWN_LL_EXTI+0x84>
 8000382:	4b79      	ldr	r3, [pc, #484]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000388:	2b11      	cmp	r3, #17
 800038a:	d807      	bhi.n	800039c <OWN_LL_EXTI+0x84>
		{
			ESP01_state = CL_STATE_READ_M; //read m when pause 15 ms was send.
 800038c:	4b71      	ldr	r3, [pc, #452]	; (8000554 <OWN_LL_EXTI+0x23c>)
 800038e:	2203      	movs	r2, #3
 8000390:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SetCounter(&htim17, 0);
 8000392:	4b75      	ldr	r3, [pc, #468]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	2200      	movs	r2, #0
 8000398:	625a      	str	r2, [r3, #36]	; 0x24
 800039a:	e014      	b.n	80003c6 <OWN_LL_EXTI+0xae>
		}
		else if(__HAL_TIM_GET_COUNTER(&htim17) > 2 && __HAL_TIM_GET_COUNTER(&htim17) < 8)
 800039c:	4b72      	ldr	r3, [pc, #456]	; (8000568 <OWN_LL_EXTI+0x250>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a2:	2b02      	cmp	r3, #2
 80003a4:	d90c      	bls.n	80003c0 <OWN_LL_EXTI+0xa8>
 80003a6:	4b70      	ldr	r3, [pc, #448]	; (8000568 <OWN_LL_EXTI+0x250>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003ac:	2b07      	cmp	r3, #7
 80003ae:	d807      	bhi.n	80003c0 <OWN_LL_EXTI+0xa8>
		{
			ESP01_state = CL_STATE_READ_S; //read s when pause 5 ms was send.
 80003b0:	4b68      	ldr	r3, [pc, #416]	; (8000554 <OWN_LL_EXTI+0x23c>)
 80003b2:	2204      	movs	r2, #4
 80003b4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SetCounter(&htim17, 0);
 80003b6:	4b6c      	ldr	r3, [pc, #432]	; (8000568 <OWN_LL_EXTI+0x250>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	2200      	movs	r2, #0
 80003bc:	625a      	str	r2, [r3, #36]	; 0x24
 80003be:	e002      	b.n	80003c6 <OWN_LL_EXTI+0xae>
		}
		else
			HAL_NVIC_SystemReset();
 80003c0:	f002 f863 	bl	800248a <HAL_NVIC_SystemReset>
		break;
 80003c4:	e0c3      	b.n	800054e <OWN_LL_EXTI+0x236>
 80003c6:	e0c2      	b.n	800054e <OWN_LL_EXTI+0x236>
	case CL_STATE_READ_H: //read h
		//read h finished when pause 25 ms was send and value plausible.
		if(ESP01_h < 25 && __HAL_TIM_GET_COUNTER(&htim17) > 22 && __HAL_TIM_GET_COUNTER(&htim17) < 28)
 80003c8:	4b64      	ldr	r3, [pc, #400]	; (800055c <OWN_LL_EXTI+0x244>)
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	2b18      	cmp	r3, #24
 80003d0:	d820      	bhi.n	8000414 <OWN_LL_EXTI+0xfc>
 80003d2:	4b65      	ldr	r3, [pc, #404]	; (8000568 <OWN_LL_EXTI+0x250>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003d8:	2b16      	cmp	r3, #22
 80003da:	d91b      	bls.n	8000414 <OWN_LL_EXTI+0xfc>
 80003dc:	4b62      	ldr	r3, [pc, #392]	; (8000568 <OWN_LL_EXTI+0x250>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003e2:	2b1b      	cmp	r3, #27
 80003e4:	d816      	bhi.n	8000414 <OWN_LL_EXTI+0xfc>
		{
			sTime1.Hours = ESP01_h - 1;
 80003e6:	4b5d      	ldr	r3, [pc, #372]	; (800055c <OWN_LL_EXTI+0x244>)
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	3b01      	subs	r3, #1
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	4b5e      	ldr	r3, [pc, #376]	; (800056c <OWN_LL_EXTI+0x254>)
 80003f2:	701a      	strb	r2, [r3, #0]
			HAL_RTC_SetTime(&hrtc, &sTime1, RTC_FORMAT_BIN);
 80003f4:	495d      	ldr	r1, [pc, #372]	; (800056c <OWN_LL_EXTI+0x254>)
 80003f6:	4b5e      	ldr	r3, [pc, #376]	; (8000570 <OWN_LL_EXTI+0x258>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	0018      	movs	r0, r3
 80003fc:	f003 fade 	bl	80039bc <HAL_RTC_SetTime>
			HAL_RTC_SetDate(&hrtc, &sDate1, RTC_FORMAT_BIN);
 8000400:	495c      	ldr	r1, [pc, #368]	; (8000574 <OWN_LL_EXTI+0x25c>)
 8000402:	4b5b      	ldr	r3, [pc, #364]	; (8000570 <OWN_LL_EXTI+0x258>)
 8000404:	2200      	movs	r2, #0
 8000406:	0018      	movs	r0, r3
 8000408:	f003 fbdc 	bl	8003bc4 <HAL_RTC_SetDate>
			ESP01_state = CL_STATE_INIT;
 800040c:	4b51      	ldr	r3, [pc, #324]	; (8000554 <OWN_LL_EXTI+0x23c>)
 800040e:	2200      	movs	r2, #0
 8000410:	701a      	strb	r2, [r3, #0]
 8000412:	e018      	b.n	8000446 <OWN_LL_EXTI+0x12e>
		}
		else if(ESP01_h < 25 && __HAL_TIM_GET_COUNTER(&htim17) <= 22)
 8000414:	4b51      	ldr	r3, [pc, #324]	; (800055c <OWN_LL_EXTI+0x244>)
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	b2db      	uxtb	r3, r3
 800041a:	2b18      	cmp	r3, #24
 800041c:	d810      	bhi.n	8000440 <OWN_LL_EXTI+0x128>
 800041e:	4b52      	ldr	r3, [pc, #328]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000424:	2b16      	cmp	r3, #22
 8000426:	d80b      	bhi.n	8000440 <OWN_LL_EXTI+0x128>
		{
			ESP01_h++;
 8000428:	4b4c      	ldr	r3, [pc, #304]	; (800055c <OWN_LL_EXTI+0x244>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	b2db      	uxtb	r3, r3
 800042e:	3301      	adds	r3, #1
 8000430:	b2da      	uxtb	r2, r3
 8000432:	4b4a      	ldr	r3, [pc, #296]	; (800055c <OWN_LL_EXTI+0x244>)
 8000434:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SetCounter(&htim17, 0);
 8000436:	4b4c      	ldr	r3, [pc, #304]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	2200      	movs	r2, #0
 800043c:	625a      	str	r2, [r3, #36]	; 0x24
 800043e:	e002      	b.n	8000446 <OWN_LL_EXTI+0x12e>
		}
		else
		{
			// Error
			HAL_NVIC_SystemReset();
 8000440:	f002 f823 	bl	800248a <HAL_NVIC_SystemReset>
		}
		break;
 8000444:	e083      	b.n	800054e <OWN_LL_EXTI+0x236>
 8000446:	e082      	b.n	800054e <OWN_LL_EXTI+0x236>
	case CL_STATE_READ_M: //read m
		//read m finished when pause 15 ms was send and value plausible.
		if(ESP01_m < 61 && __HAL_TIM_GET_COUNTER(&htim17) > 12 && __HAL_TIM_GET_COUNTER(&htim17) < 18)
 8000448:	4b45      	ldr	r3, [pc, #276]	; (8000560 <OWN_LL_EXTI+0x248>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	b2db      	uxtb	r3, r3
 800044e:	2b3c      	cmp	r3, #60	; 0x3c
 8000450:	d820      	bhi.n	8000494 <OWN_LL_EXTI+0x17c>
 8000452:	4b45      	ldr	r3, [pc, #276]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000458:	2b0c      	cmp	r3, #12
 800045a:	d91b      	bls.n	8000494 <OWN_LL_EXTI+0x17c>
 800045c:	4b42      	ldr	r3, [pc, #264]	; (8000568 <OWN_LL_EXTI+0x250>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000462:	2b11      	cmp	r3, #17
 8000464:	d816      	bhi.n	8000494 <OWN_LL_EXTI+0x17c>
		{
			sTime1.Minutes = ESP01_m - 1;
 8000466:	4b3e      	ldr	r3, [pc, #248]	; (8000560 <OWN_LL_EXTI+0x248>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	b2db      	uxtb	r3, r3
 800046c:	3b01      	subs	r3, #1
 800046e:	b2da      	uxtb	r2, r3
 8000470:	4b3e      	ldr	r3, [pc, #248]	; (800056c <OWN_LL_EXTI+0x254>)
 8000472:	705a      	strb	r2, [r3, #1]
			HAL_RTC_SetTime(&hrtc, &sTime1, RTC_FORMAT_BIN);
 8000474:	493d      	ldr	r1, [pc, #244]	; (800056c <OWN_LL_EXTI+0x254>)
 8000476:	4b3e      	ldr	r3, [pc, #248]	; (8000570 <OWN_LL_EXTI+0x258>)
 8000478:	2200      	movs	r2, #0
 800047a:	0018      	movs	r0, r3
 800047c:	f003 fa9e 	bl	80039bc <HAL_RTC_SetTime>
			HAL_RTC_SetDate(&hrtc, &sDate1, RTC_FORMAT_BIN);
 8000480:	493c      	ldr	r1, [pc, #240]	; (8000574 <OWN_LL_EXTI+0x25c>)
 8000482:	4b3b      	ldr	r3, [pc, #236]	; (8000570 <OWN_LL_EXTI+0x258>)
 8000484:	2200      	movs	r2, #0
 8000486:	0018      	movs	r0, r3
 8000488:	f003 fb9c 	bl	8003bc4 <HAL_RTC_SetDate>
			ESP01_state = CL_STATE_INIT;
 800048c:	4b31      	ldr	r3, [pc, #196]	; (8000554 <OWN_LL_EXTI+0x23c>)
 800048e:	2200      	movs	r2, #0
 8000490:	701a      	strb	r2, [r3, #0]
 8000492:	e018      	b.n	80004c6 <OWN_LL_EXTI+0x1ae>
		}
		else if(ESP01_m < 61 && __HAL_TIM_GET_COUNTER(&htim17) <= 12)
 8000494:	4b32      	ldr	r3, [pc, #200]	; (8000560 <OWN_LL_EXTI+0x248>)
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	b2db      	uxtb	r3, r3
 800049a:	2b3c      	cmp	r3, #60	; 0x3c
 800049c:	d810      	bhi.n	80004c0 <OWN_LL_EXTI+0x1a8>
 800049e:	4b32      	ldr	r3, [pc, #200]	; (8000568 <OWN_LL_EXTI+0x250>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004a4:	2b0c      	cmp	r3, #12
 80004a6:	d80b      	bhi.n	80004c0 <OWN_LL_EXTI+0x1a8>
		{
			ESP01_m++;
 80004a8:	4b2d      	ldr	r3, [pc, #180]	; (8000560 <OWN_LL_EXTI+0x248>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	3301      	adds	r3, #1
 80004b0:	b2da      	uxtb	r2, r3
 80004b2:	4b2b      	ldr	r3, [pc, #172]	; (8000560 <OWN_LL_EXTI+0x248>)
 80004b4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SetCounter(&htim17, 0);
 80004b6:	4b2c      	ldr	r3, [pc, #176]	; (8000568 <OWN_LL_EXTI+0x250>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	2200      	movs	r2, #0
 80004bc:	625a      	str	r2, [r3, #36]	; 0x24
 80004be:	e002      	b.n	80004c6 <OWN_LL_EXTI+0x1ae>
		}
		else
		{
			// Error
			HAL_NVIC_SystemReset();
 80004c0:	f001 ffe3 	bl	800248a <HAL_NVIC_SystemReset>
		}
		break;
 80004c4:	e043      	b.n	800054e <OWN_LL_EXTI+0x236>
 80004c6:	e042      	b.n	800054e <OWN_LL_EXTI+0x236>
	case CL_STATE_READ_S: //read s
		//read s finished when pause 5 ms was send and value plausible.
		if(ESP01_s < 61 && __HAL_TIM_GET_COUNTER(&htim17) > 2 && __HAL_TIM_GET_COUNTER(&htim17) < 8)
 80004c8:	4b26      	ldr	r3, [pc, #152]	; (8000564 <OWN_LL_EXTI+0x24c>)
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	2b3c      	cmp	r3, #60	; 0x3c
 80004d0:	d823      	bhi.n	800051a <OWN_LL_EXTI+0x202>
 80004d2:	4b25      	ldr	r3, [pc, #148]	; (8000568 <OWN_LL_EXTI+0x250>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004d8:	2b02      	cmp	r3, #2
 80004da:	d91e      	bls.n	800051a <OWN_LL_EXTI+0x202>
 80004dc:	4b22      	ldr	r3, [pc, #136]	; (8000568 <OWN_LL_EXTI+0x250>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004e2:	2b07      	cmp	r3, #7
 80004e4:	d819      	bhi.n	800051a <OWN_LL_EXTI+0x202>
		{
			sTime1.Seconds = ESP01_s - 1;
 80004e6:	4b1f      	ldr	r3, [pc, #124]	; (8000564 <OWN_LL_EXTI+0x24c>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	3b01      	subs	r3, #1
 80004ee:	b2da      	uxtb	r2, r3
 80004f0:	4b1e      	ldr	r3, [pc, #120]	; (800056c <OWN_LL_EXTI+0x254>)
 80004f2:	709a      	strb	r2, [r3, #2]
			sTime1.SecondFraction = 1;
 80004f4:	4b1d      	ldr	r3, [pc, #116]	; (800056c <OWN_LL_EXTI+0x254>)
 80004f6:	2201      	movs	r2, #1
 80004f8:	609a      	str	r2, [r3, #8]
			HAL_RTC_SetTime(&hrtc, &sTime1, RTC_FORMAT_BIN);
 80004fa:	491c      	ldr	r1, [pc, #112]	; (800056c <OWN_LL_EXTI+0x254>)
 80004fc:	4b1c      	ldr	r3, [pc, #112]	; (8000570 <OWN_LL_EXTI+0x258>)
 80004fe:	2200      	movs	r2, #0
 8000500:	0018      	movs	r0, r3
 8000502:	f003 fa5b 	bl	80039bc <HAL_RTC_SetTime>
			HAL_RTC_SetDate(&hrtc, &sDate1, RTC_FORMAT_BIN);
 8000506:	491b      	ldr	r1, [pc, #108]	; (8000574 <OWN_LL_EXTI+0x25c>)
 8000508:	4b19      	ldr	r3, [pc, #100]	; (8000570 <OWN_LL_EXTI+0x258>)
 800050a:	2200      	movs	r2, #0
 800050c:	0018      	movs	r0, r3
 800050e:	f003 fb59 	bl	8003bc4 <HAL_RTC_SetDate>
			ESP01_state = CL_STATE_INIT;
 8000512:	4b10      	ldr	r3, [pc, #64]	; (8000554 <OWN_LL_EXTI+0x23c>)
 8000514:	2200      	movs	r2, #0
 8000516:	701a      	strb	r2, [r3, #0]
 8000518:	e018      	b.n	800054c <OWN_LL_EXTI+0x234>
		}
		else if(ESP01_s < 61 && __HAL_TIM_GET_COUNTER(&htim17) <= 2) //timeout
 800051a:	4b12      	ldr	r3, [pc, #72]	; (8000564 <OWN_LL_EXTI+0x24c>)
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	b2db      	uxtb	r3, r3
 8000520:	2b3c      	cmp	r3, #60	; 0x3c
 8000522:	d810      	bhi.n	8000546 <OWN_LL_EXTI+0x22e>
 8000524:	4b10      	ldr	r3, [pc, #64]	; (8000568 <OWN_LL_EXTI+0x250>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800052a:	2b02      	cmp	r3, #2
 800052c:	d80b      	bhi.n	8000546 <OWN_LL_EXTI+0x22e>
		{
			ESP01_s++;
 800052e:	4b0d      	ldr	r3, [pc, #52]	; (8000564 <OWN_LL_EXTI+0x24c>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	b2db      	uxtb	r3, r3
 8000534:	3301      	adds	r3, #1
 8000536:	b2da      	uxtb	r2, r3
 8000538:	4b0a      	ldr	r3, [pc, #40]	; (8000564 <OWN_LL_EXTI+0x24c>)
 800053a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SetCounter(&htim17, 0);
 800053c:	4b0a      	ldr	r3, [pc, #40]	; (8000568 <OWN_LL_EXTI+0x250>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2200      	movs	r2, #0
 8000542:	625a      	str	r2, [r3, #36]	; 0x24
 8000544:	e002      	b.n	800054c <OWN_LL_EXTI+0x234>
		}
		else
		{
			// Error
			HAL_NVIC_SystemReset();
 8000546:	f001 ffa0 	bl	800248a <HAL_NVIC_SystemReset>
		}
		break;
 800054a:	e7ff      	b.n	800054c <OWN_LL_EXTI+0x234>
 800054c:	46c0      	nop			; (mov r8, r8)
	}
}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000002c 	.word	0x2000002c
 8000558:	080059dc 	.word	0x080059dc
 800055c:	20000054 	.word	0x20000054
 8000560:	20000055 	.word	0x20000055
 8000564:	2000003c 	.word	0x2000003c
 8000568:	200000c8 	.word	0x200000c8
 800056c:	20000040 	.word	0x20000040
 8000570:	2000009c 	.word	0x2000009c
 8000574:	20000038 	.word	0x20000038

08000578 <MX_COMP2_Init>:

COMP_HandleTypeDef hcomp2;

/* COMP2 init function */
void MX_COMP2_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0

  hcomp2.Instance = COMP2;
 800057c:	4b14      	ldr	r3, [pc, #80]	; (80005d0 <MX_COMP2_Init+0x58>)
 800057e:	4a15      	ldr	r2, [pc, #84]	; (80005d4 <MX_COMP2_Init+0x5c>)
 8000580:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO3;
 8000582:	4b13      	ldr	r3, [pc, #76]	; (80005d0 <MX_COMP2_Init+0x58>)
 8000584:	2280      	movs	r2, #128	; 0x80
 8000586:	0092      	lsls	r2, r2, #2
 8000588:	611a      	str	r2, [r3, #16]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 800058a:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <MX_COMP2_Init+0x58>)
 800058c:	2250      	movs	r2, #80	; 0x50
 800058e:	615a      	str	r2, [r3, #20]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <MX_COMP2_Init+0x58>)
 8000592:	2200      	movs	r2, #0
 8000594:	61da      	str	r2, [r3, #28]
  hcomp2.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <MX_COMP2_Init+0x58>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <MX_COMP2_Init+0x58>)
 800059e:	2200      	movs	r2, #0
 80005a0:	619a      	str	r2, [r3, #24]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <MX_COMP2_Init+0x58>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	621a      	str	r2, [r3, #32]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80005a8:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <MX_COMP2_Init+0x58>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	60da      	str	r2, [r3, #12]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80005ae:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <MX_COMP2_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80005b4:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <MX_COMP2_Init+0x58>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80005ba:	4b05      	ldr	r3, [pc, #20]	; (80005d0 <MX_COMP2_Init+0x58>)
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 fcc3 	bl	8001f48 <HAL_COMP_Init>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <MX_COMP2_Init+0x52>
  {
    Error_Handler();
 80005c6:	f000 fe81 	bl	80012cc <Error_Handler>
  }

}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000058 	.word	0x20000058
 80005d4:	40010204 	.word	0x40010204

080005d8 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	230c      	movs	r3, #12
 80005e2:	18fb      	adds	r3, r7, r3
 80005e4:	0018      	movs	r0, r3
 80005e6:	2314      	movs	r3, #20
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f005 f9e2 	bl	80059b4 <memset>
  if(compHandle->Instance==COMP2)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a11      	ldr	r2, [pc, #68]	; (800063c <HAL_COMP_MspInit+0x64>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d11c      	bne.n	8000634 <HAL_COMP_MspInit+0x5c>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	4b11      	ldr	r3, [pc, #68]	; (8000640 <HAL_COMP_MspInit+0x68>)
 80005fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005fe:	4b10      	ldr	r3, [pc, #64]	; (8000640 <HAL_COMP_MspInit+0x68>)
 8000600:	2101      	movs	r1, #1
 8000602:	430a      	orrs	r2, r1
 8000604:	635a      	str	r2, [r3, #52]	; 0x34
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <HAL_COMP_MspInit+0x68>)
 8000608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800060a:	2201      	movs	r2, #1
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
    /**COMP2 GPIO Configuration    
    PA3     ------> COMP2_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000612:	210c      	movs	r1, #12
 8000614:	187b      	adds	r3, r7, r1
 8000616:	2208      	movs	r2, #8
 8000618:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2203      	movs	r2, #3
 800061e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000626:	187a      	adds	r2, r7, r1
 8000628:	23a0      	movs	r3, #160	; 0xa0
 800062a:	05db      	lsls	r3, r3, #23
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f002 f8ee 	bl	8002810 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
}
 8000634:	46c0      	nop			; (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	b008      	add	sp, #32
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40010204 	.word	0x40010204
 8000640:	40021000 	.word	0x40021000

08000644 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	0018      	movs	r0, r3
 800064e:	2324      	movs	r3, #36	; 0x24
 8000650:	001a      	movs	r2, r3
 8000652:	2100      	movs	r1, #0
 8000654:	f005 f9ae 	bl	80059b4 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8000658:	4b13      	ldr	r3, [pc, #76]	; (80006a8 <MX_DAC1_Init+0x64>)
 800065a:	4a14      	ldr	r2, [pc, #80]	; (80006ac <MX_DAC1_Init+0x68>)
 800065c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800065e:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <MX_DAC1_Init+0x64>)
 8000660:	0018      	movs	r0, r3
 8000662:	f001 ff23 	bl	80024ac <HAL_DAC_Init>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_DAC1_Init+0x2a>
  {
    Error_Handler();
 800066a:	f000 fe2f 	bl	80012cc <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	605a      	str	r2, [r3, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	2202      	movs	r2, #2
 800067e:	609a      	str	r2, [r3, #8]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	2201      	movs	r2, #1
 8000684:	60da      	str	r2, [r3, #12]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800068c:	1d39      	adds	r1, r7, #4
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <MX_DAC1_Init+0x64>)
 8000690:	2210      	movs	r2, #16
 8000692:	0018      	movs	r0, r3
 8000694:	f001 ff9e 	bl	80025d4 <HAL_DAC_ConfigChannel>
 8000698:	1e03      	subs	r3, r0, #0
 800069a:	d001      	beq.n	80006a0 <MX_DAC1_Init+0x5c>
  {
    Error_Handler();
 800069c:	f000 fe16 	bl	80012cc <Error_Handler>
  }

}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	b00a      	add	sp, #40	; 0x28
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000088 	.word	0x20000088
 80006ac:	40007400 	.word	0x40007400

080006b0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC1)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a0a      	ldr	r2, [pc, #40]	; (80006e8 <HAL_DAC_MspInit+0x38>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d10d      	bne.n	80006de <HAL_DAC_MspInit+0x2e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80006c2:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <HAL_DAC_MspInit+0x3c>)
 80006c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <HAL_DAC_MspInit+0x3c>)
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	0589      	lsls	r1, r1, #22
 80006cc:	430a      	orrs	r2, r1
 80006ce:	63da      	str	r2, [r3, #60]	; 0x3c
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <HAL_DAC_MspInit+0x3c>)
 80006d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	059b      	lsls	r3, r3, #22
 80006d8:	4013      	ands	r3, r2
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b004      	add	sp, #16
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	40007400 	.word	0x40007400
 80006ec:	40021000 	.word	0x40021000

080006f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	0002      	movs	r2, r0
 80006f8:	1dfb      	adds	r3, r7, #7
 80006fa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006fc:	1dfb      	adds	r3, r7, #7
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	2b7f      	cmp	r3, #127	; 0x7f
 8000702:	d809      	bhi.n	8000718 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000704:	1dfb      	adds	r3, r7, #7
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	001a      	movs	r2, r3
 800070a:	231f      	movs	r3, #31
 800070c:	401a      	ands	r2, r3
 800070e:	4b04      	ldr	r3, [pc, #16]	; (8000720 <__NVIC_EnableIRQ+0x30>)
 8000710:	2101      	movs	r1, #1
 8000712:	4091      	lsls	r1, r2
 8000714:	000a      	movs	r2, r1
 8000716:	601a      	str	r2, [r3, #0]
  }
}
 8000718:	46c0      	nop			; (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	b002      	add	sp, #8
 800071e:	bd80      	pop	{r7, pc}
 8000720:	e000e100 	.word	0xe000e100

08000724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	0002      	movs	r2, r0
 800072c:	6039      	str	r1, [r7, #0]
 800072e:	1dfb      	adds	r3, r7, #7
 8000730:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000732:	1dfb      	adds	r3, r7, #7
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b7f      	cmp	r3, #127	; 0x7f
 8000738:	d828      	bhi.n	800078c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800073a:	4a2f      	ldr	r2, [pc, #188]	; (80007f8 <__NVIC_SetPriority+0xd4>)
 800073c:	1dfb      	adds	r3, r7, #7
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	b25b      	sxtb	r3, r3
 8000742:	089b      	lsrs	r3, r3, #2
 8000744:	33c0      	adds	r3, #192	; 0xc0
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	589b      	ldr	r3, [r3, r2]
 800074a:	1dfa      	adds	r2, r7, #7
 800074c:	7812      	ldrb	r2, [r2, #0]
 800074e:	0011      	movs	r1, r2
 8000750:	2203      	movs	r2, #3
 8000752:	400a      	ands	r2, r1
 8000754:	00d2      	lsls	r2, r2, #3
 8000756:	21ff      	movs	r1, #255	; 0xff
 8000758:	4091      	lsls	r1, r2
 800075a:	000a      	movs	r2, r1
 800075c:	43d2      	mvns	r2, r2
 800075e:	401a      	ands	r2, r3
 8000760:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	019b      	lsls	r3, r3, #6
 8000766:	22ff      	movs	r2, #255	; 0xff
 8000768:	401a      	ands	r2, r3
 800076a:	1dfb      	adds	r3, r7, #7
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	0018      	movs	r0, r3
 8000770:	2303      	movs	r3, #3
 8000772:	4003      	ands	r3, r0
 8000774:	00db      	lsls	r3, r3, #3
 8000776:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000778:	481f      	ldr	r0, [pc, #124]	; (80007f8 <__NVIC_SetPriority+0xd4>)
 800077a:	1dfb      	adds	r3, r7, #7
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	b25b      	sxtb	r3, r3
 8000780:	089b      	lsrs	r3, r3, #2
 8000782:	430a      	orrs	r2, r1
 8000784:	33c0      	adds	r3, #192	; 0xc0
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800078a:	e031      	b.n	80007f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800078c:	4a1b      	ldr	r2, [pc, #108]	; (80007fc <__NVIC_SetPriority+0xd8>)
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	0019      	movs	r1, r3
 8000794:	230f      	movs	r3, #15
 8000796:	400b      	ands	r3, r1
 8000798:	3b08      	subs	r3, #8
 800079a:	089b      	lsrs	r3, r3, #2
 800079c:	3306      	adds	r3, #6
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	18d3      	adds	r3, r2, r3
 80007a2:	3304      	adds	r3, #4
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	1dfa      	adds	r2, r7, #7
 80007a8:	7812      	ldrb	r2, [r2, #0]
 80007aa:	0011      	movs	r1, r2
 80007ac:	2203      	movs	r2, #3
 80007ae:	400a      	ands	r2, r1
 80007b0:	00d2      	lsls	r2, r2, #3
 80007b2:	21ff      	movs	r1, #255	; 0xff
 80007b4:	4091      	lsls	r1, r2
 80007b6:	000a      	movs	r2, r1
 80007b8:	43d2      	mvns	r2, r2
 80007ba:	401a      	ands	r2, r3
 80007bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	019b      	lsls	r3, r3, #6
 80007c2:	22ff      	movs	r2, #255	; 0xff
 80007c4:	401a      	ands	r2, r3
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	0018      	movs	r0, r3
 80007cc:	2303      	movs	r3, #3
 80007ce:	4003      	ands	r3, r0
 80007d0:	00db      	lsls	r3, r3, #3
 80007d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007d4:	4809      	ldr	r0, [pc, #36]	; (80007fc <__NVIC_SetPriority+0xd8>)
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	001c      	movs	r4, r3
 80007dc:	230f      	movs	r3, #15
 80007de:	4023      	ands	r3, r4
 80007e0:	3b08      	subs	r3, #8
 80007e2:	089b      	lsrs	r3, r3, #2
 80007e4:	430a      	orrs	r2, r1
 80007e6:	3306      	adds	r3, #6
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	18c3      	adds	r3, r0, r3
 80007ec:	3304      	adds	r3, #4
 80007ee:	601a      	str	r2, [r3, #0]
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	b003      	add	sp, #12
 80007f6:	bd90      	pop	{r4, r7, pc}
 80007f8:	e000e100 	.word	0xe000e100
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <LL_EXTI_SetEXTISource>:
  *         @arg @ref LL_EXTI_CONFIG_LINE14
  *         @arg @ref LL_EXTI_CONFIG_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000800:	b590      	push	{r4, r7, lr}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  MODIFY_REG(EXTI->EXTICR[Line & 0x03u], EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT), Port << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT));
 800080a:	4a0f      	ldr	r2, [pc, #60]	; (8000848 <LL_EXTI_SetEXTISource+0x48>)
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	2103      	movs	r1, #3
 8000810:	400b      	ands	r3, r1
 8000812:	3318      	adds	r3, #24
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	589b      	ldr	r3, [r3, r2]
 8000818:	683a      	ldr	r2, [r7, #0]
 800081a:	0c12      	lsrs	r2, r2, #16
 800081c:	2107      	movs	r1, #7
 800081e:	4091      	lsls	r1, r2
 8000820:	000a      	movs	r2, r1
 8000822:	43d2      	mvns	r2, r2
 8000824:	401a      	ands	r2, r3
 8000826:	0011      	movs	r1, r2
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	0c1b      	lsrs	r3, r3, #16
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	409a      	lsls	r2, r3
 8000830:	4805      	ldr	r0, [pc, #20]	; (8000848 <LL_EXTI_SetEXTISource+0x48>)
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	2403      	movs	r4, #3
 8000836:	4023      	ands	r3, r4
 8000838:	430a      	orrs	r2, r1
 800083a:	3318      	adds	r3, #24
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	501a      	str	r2, [r3, r0]
}
 8000840:	46c0      	nop			; (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	b003      	add	sp, #12
 8000846:	bd90      	pop	{r4, r7, pc}
 8000848:	40021800 	.word	0x40021800

0800084c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	6819      	ldr	r1, [r3, #0]
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	435a      	muls	r2, r3
 8000862:	0013      	movs	r3, r2
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	189b      	adds	r3, r3, r2
 8000868:	43db      	mvns	r3, r3
 800086a:	400b      	ands	r3, r1
 800086c:	001a      	movs	r2, r3
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	68b9      	ldr	r1, [r7, #8]
 8000872:	434b      	muls	r3, r1
 8000874:	6879      	ldr	r1, [r7, #4]
 8000876:	434b      	muls	r3, r1
 8000878:	431a      	orrs	r2, r3
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	601a      	str	r2, [r3, #0]
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b004      	add	sp, #16
 8000884:	bd80      	pop	{r7, pc}

08000886 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b084      	sub	sp, #16
 800088a:	af00      	add	r7, sp, #0
 800088c:	60f8      	str	r0, [r7, #12]
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	68d9      	ldr	r1, [r3, #12]
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	68ba      	ldr	r2, [r7, #8]
 800089a:	435a      	muls	r2, r3
 800089c:	0013      	movs	r3, r2
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	189b      	adds	r3, r3, r2
 80008a2:	43db      	mvns	r3, r3
 80008a4:	400b      	ands	r3, r1
 80008a6:	001a      	movs	r2, r3
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	68b9      	ldr	r1, [r7, #8]
 80008ac:	434b      	muls	r3, r1
 80008ae:	6879      	ldr	r1, [r7, #4]
 80008b0:	434b      	muls	r3, r1
 80008b2:	431a      	orrs	r2, r3
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	60da      	str	r2, [r3, #12]
}
 80008b8:	46c0      	nop			; (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	b004      	add	sp, #16
 80008be:	bd80      	pop	{r7, pc}

080008c0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	683a      	ldr	r2, [r7, #0]
 80008ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	b002      	add	sp, #8
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80008e0:	4b07      	ldr	r3, [pc, #28]	; (8000900 <LL_IOP_GRP1_EnableClock+0x28>)
 80008e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80008e4:	4b06      	ldr	r3, [pc, #24]	; (8000900 <LL_IOP_GRP1_EnableClock+0x28>)
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	430a      	orrs	r2, r1
 80008ea:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80008ec:	4b04      	ldr	r3, [pc, #16]	; (8000900 <LL_IOP_GRP1_EnableClock+0x28>)
 80008ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	4013      	ands	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008f6:	68fb      	ldr	r3, [r7, #12]
}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	b004      	add	sp, #16
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40021000 	.word	0x40021000

08000904 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000904:	b590      	push	{r4, r7, lr}
 8000906:	b08b      	sub	sp, #44	; 0x2c
 8000908:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800090a:	241c      	movs	r4, #28
 800090c:	193b      	adds	r3, r7, r4
 800090e:	0018      	movs	r0, r3
 8000910:	230c      	movs	r3, #12
 8000912:	001a      	movs	r2, r3
 8000914:	2100      	movs	r1, #0
 8000916:	f005 f84d 	bl	80059b4 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	0018      	movs	r0, r3
 800091e:	2318      	movs	r3, #24
 8000920:	001a      	movs	r2, r3
 8000922:	2100      	movs	r1, #0
 8000924:	f005 f846 	bl	80059b4 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000928:	2004      	movs	r0, #4
 800092a:	f7ff ffd5 	bl	80008d8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOF);
 800092e:	2020      	movs	r0, #32
 8000930:	f7ff ffd2 	bl	80008d8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000934:	2001      	movs	r0, #1
 8000936:	f7ff ffcf 	bl	80008d8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 800093a:	2002      	movs	r0, #2
 800093c:	f7ff ffcc 	bl	80008d8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOD);
 8000940:	2008      	movs	r0, #8
 8000942:	f7ff ffc9 	bl	80008d8 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_0);
 8000946:	4bfe      	ldr	r3, [pc, #1016]	; (8000d40 <MX_GPIO_Init+0x43c>)
 8000948:	2101      	movs	r1, #1
 800094a:	0018      	movs	r0, r3
 800094c:	f7ff ffb8 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_1);
 8000950:	4bfb      	ldr	r3, [pc, #1004]	; (8000d40 <MX_GPIO_Init+0x43c>)
 8000952:	2102      	movs	r1, #2
 8000954:	0018      	movs	r0, r3
 8000956:	f7ff ffb3 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GN1_GPIO_Port, GN1_Pin);
 800095a:	23a0      	movs	r3, #160	; 0xa0
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	2101      	movs	r1, #1
 8000960:	0018      	movs	r0, r3
 8000962:	f7ff ffad 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GN2_GPIO_Port, GN2_Pin);
 8000966:	23a0      	movs	r3, #160	; 0xa0
 8000968:	05db      	lsls	r3, r3, #23
 800096a:	2104      	movs	r1, #4
 800096c:	0018      	movs	r0, r3
 800096e:	f7ff ffa7 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G1_GPIO_Port, G1_Pin);
 8000972:	23a0      	movs	r3, #160	; 0xa0
 8000974:	05db      	lsls	r3, r3, #23
 8000976:	2110      	movs	r1, #16
 8000978:	0018      	movs	r0, r3
 800097a:	f7ff ffa1 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GDOT_GPIO_Port, GDOT_Pin);
 800097e:	23a0      	movs	r3, #160	; 0xa0
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	2120      	movs	r1, #32
 8000984:	0018      	movs	r0, r3
 8000986:	f7ff ff9b 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G3_GPIO_Port, G3_Pin);
 800098a:	23a0      	movs	r3, #160	; 0xa0
 800098c:	05db      	lsls	r3, r3, #23
 800098e:	2140      	movs	r1, #64	; 0x40
 8000990:	0018      	movs	r0, r3
 8000992:	f7ff ff95 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7);
 8000996:	23a0      	movs	r3, #160	; 0xa0
 8000998:	05db      	lsls	r3, r3, #23
 800099a:	2180      	movs	r1, #128	; 0x80
 800099c:	0018      	movs	r0, r3
 800099e:	f7ff ff8f 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_0);
 80009a2:	4be8      	ldr	r3, [pc, #928]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009a4:	2101      	movs	r1, #1
 80009a6:	0018      	movs	r0, r3
 80009a8:	f7ff ff8a 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_1);
 80009ac:	4be5      	ldr	r3, [pc, #916]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009ae:	2102      	movs	r1, #2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f7ff ff85 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_2);
 80009b6:	4be3      	ldr	r3, [pc, #908]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009b8:	2104      	movs	r1, #4
 80009ba:	0018      	movs	r0, r3
 80009bc:	f7ff ff80 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 80009c0:	2380      	movs	r3, #128	; 0x80
 80009c2:	00db      	lsls	r3, r3, #3
 80009c4:	4adf      	ldr	r2, [pc, #892]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009c6:	0019      	movs	r1, r3
 80009c8:	0010      	movs	r0, r2
 80009ca:	f7ff ff79 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_11);
 80009ce:	2380      	movs	r3, #128	; 0x80
 80009d0:	011b      	lsls	r3, r3, #4
 80009d2:	4adc      	ldr	r2, [pc, #880]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009d4:	0019      	movs	r1, r3
 80009d6:	0010      	movs	r0, r2
 80009d8:	f7ff ff72 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12);
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	015b      	lsls	r3, r3, #5
 80009e0:	4ad8      	ldr	r2, [pc, #864]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009e2:	0019      	movs	r1, r3
 80009e4:	0010      	movs	r0, r2
 80009e6:	f7ff ff6b 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_13);
 80009ea:	2380      	movs	r3, #128	; 0x80
 80009ec:	019b      	lsls	r3, r3, #6
 80009ee:	4ad5      	ldr	r2, [pc, #852]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009f0:	0019      	movs	r1, r3
 80009f2:	0010      	movs	r0, r2
 80009f4:	f7ff ff64 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14);
 80009f8:	2380      	movs	r3, #128	; 0x80
 80009fa:	01db      	lsls	r3, r3, #7
 80009fc:	4ad1      	ldr	r2, [pc, #836]	; (8000d44 <MX_GPIO_Init+0x440>)
 80009fe:	0019      	movs	r1, r3
 8000a00:	0010      	movs	r0, r2
 8000a02:	f7ff ff5d 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_15);
 8000a06:	2380      	movs	r3, #128	; 0x80
 8000a08:	021b      	lsls	r3, r3, #8
 8000a0a:	4ace      	ldr	r2, [pc, #824]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000a0c:	0019      	movs	r1, r3
 8000a0e:	0010      	movs	r0, r2
 8000a10:	f7ff ff56 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8000a14:	2380      	movs	r3, #128	; 0x80
 8000a16:	005a      	lsls	r2, r3, #1
 8000a18:	23a0      	movs	r3, #160	; 0xa0
 8000a1a:	05db      	lsls	r3, r3, #23
 8000a1c:	0011      	movs	r1, r2
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f7ff ff4e 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_9);
 8000a24:	2380      	movs	r3, #128	; 0x80
 8000a26:	009a      	lsls	r2, r3, #2
 8000a28:	23a0      	movs	r3, #160	; 0xa0
 8000a2a:	05db      	lsls	r3, r3, #23
 8000a2c:	0011      	movs	r1, r2
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f7ff ff46 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_6);
 8000a34:	4bc4      	ldr	r3, [pc, #784]	; (8000d48 <MX_GPIO_Init+0x444>)
 8000a36:	2140      	movs	r1, #64	; 0x40
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff ff41 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_7);
 8000a3e:	4bc2      	ldr	r3, [pc, #776]	; (8000d48 <MX_GPIO_Init+0x444>)
 8000a40:	2180      	movs	r1, #128	; 0x80
 8000a42:	0018      	movs	r0, r3
 8000a44:	f7ff ff3c 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10);
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	00da      	lsls	r2, r3, #3
 8000a4c:	23a0      	movs	r3, #160	; 0xa0
 8000a4e:	05db      	lsls	r3, r3, #23
 8000a50:	0011      	movs	r1, r2
 8000a52:	0018      	movs	r0, r3
 8000a54:	f7ff ff34 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	011a      	lsls	r2, r3, #4
 8000a5c:	23a0      	movs	r3, #160	; 0xa0
 8000a5e:	05db      	lsls	r3, r3, #23
 8000a60:	0011      	movs	r1, r2
 8000a62:	0018      	movs	r0, r3
 8000a64:	f7ff ff2c 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_12);
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	015a      	lsls	r2, r3, #5
 8000a6c:	23a0      	movs	r3, #160	; 0xa0
 8000a6e:	05db      	lsls	r3, r3, #23
 8000a70:	0011      	movs	r1, r2
 8000a72:	0018      	movs	r0, r3
 8000a74:	f7ff ff24 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GN3_GPIO_Port, GN3_Pin);
 8000a78:	4bb4      	ldr	r3, [pc, #720]	; (8000d4c <MX_GPIO_Init+0x448>)
 8000a7a:	2102      	movs	r1, #2
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f7ff ff1f 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G2_GPIO_Port, G2_Pin);
 8000a82:	4bb2      	ldr	r3, [pc, #712]	; (8000d4c <MX_GPIO_Init+0x448>)
 8000a84:	2104      	movs	r1, #4
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff ff1a 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G4_GPIO_Port, G4_Pin);
 8000a8c:	4baf      	ldr	r3, [pc, #700]	; (8000d4c <MX_GPIO_Init+0x448>)
 8000a8e:	2108      	movs	r1, #8
 8000a90:	0018      	movs	r0, r3
 8000a92:	f7ff ff15 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G5_GPIO_Port, G5_Pin);
 8000a96:	4bab      	ldr	r3, [pc, #684]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000a98:	2108      	movs	r1, #8
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f7ff ff10 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G6_GPIO_Port, G6_Pin);
 8000aa0:	4ba8      	ldr	r3, [pc, #672]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000aa2:	2110      	movs	r1, #16
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f7ff ff0b 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GN4_GPIO_Port, GN4_Pin);
 8000aaa:	4ba6      	ldr	r3, [pc, #664]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000aac:	2120      	movs	r1, #32
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f7ff ff06 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G0_GPIO_Port, G0_Pin);
 8000ab4:	4ba3      	ldr	r3, [pc, #652]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000ab6:	2140      	movs	r1, #64	; 0x40
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f7ff ff01 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G9_GPIO_Port, G9_Pin);
 8000abe:	4ba1      	ldr	r3, [pc, #644]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000ac0:	2180      	movs	r1, #128	; 0x80
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f7ff fefc 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G8_GPIO_Port, G8_Pin);
 8000ac8:	2380      	movs	r3, #128	; 0x80
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	4a9d      	ldr	r2, [pc, #628]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000ace:	0019      	movs	r1, r3
 8000ad0:	0010      	movs	r0, r2
 8000ad2:	f7ff fef5 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(G7_GPIO_Port, G7_Pin);
 8000ad6:	2380      	movs	r3, #128	; 0x80
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	4a9a      	ldr	r2, [pc, #616]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000adc:	0019      	movs	r1, r3
 8000ade:	0010      	movs	r0, r2
 8000ae0:	f7ff feee 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = S2_Pin;
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	2280      	movs	r2, #128	; 0x80
 8000ae8:	0192      	lsls	r2, r2, #6
 8000aea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	2200      	movs	r2, #0
 8000af0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	2201      	movs	r2, #1
 8000af6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(S2_GPIO_Port, &GPIO_InitStruct);
 8000af8:	1d3b      	adds	r3, r7, #4
 8000afa:	4a93      	ldr	r2, [pc, #588]	; (8000d48 <MX_GPIO_Init+0x444>)
 8000afc:	0019      	movs	r1, r3
 8000afe:	0010      	movs	r0, r2
 8000b00:	f004 fed0 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8000b04:	1d3b      	adds	r3, r7, #4
 8000b06:	2201      	movs	r2, #1
 8000b08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	2200      	movs	r2, #0
 8000b1a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	4a86      	ldr	r2, [pc, #536]	; (8000d40 <MX_GPIO_Init+0x43c>)
 8000b26:	0019      	movs	r1, r3
 8000b28:	0010      	movs	r0, r2
 8000b2a:	f004 febb 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000b2e:	1d3b      	adds	r3, r7, #4
 8000b30:	2202      	movs	r2, #2
 8000b32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	2201      	movs	r2, #1
 8000b38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b46:	1d3b      	adds	r3, r7, #4
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	4a7c      	ldr	r2, [pc, #496]	; (8000d40 <MX_GPIO_Init+0x43c>)
 8000b50:	0019      	movs	r1, r3
 8000b52:	0010      	movs	r0, r2
 8000b54:	f004 fea6 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = NRST_Pin;
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	2204      	movs	r2, #4
 8000b5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	2200      	movs	r2, #0
 8000b62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	2200      	movs	r2, #0
 8000b68:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(NRST_GPIO_Port, &GPIO_InitStruct);
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	4a74      	ldr	r2, [pc, #464]	; (8000d40 <MX_GPIO_Init+0x43c>)
 8000b6e:	0019      	movs	r1, r3
 8000b70:	0010      	movs	r0, r2
 8000b72:	f004 fe97 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GN1_Pin;
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	2201      	movs	r2, #1
 8000b7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2201      	movs	r2, #1
 8000b80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	2200      	movs	r2, #0
 8000b92:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GN1_GPIO_Port, &GPIO_InitStruct);
 8000b94:	1d3a      	adds	r2, r7, #4
 8000b96:	23a0      	movs	r3, #160	; 0xa0
 8000b98:	05db      	lsls	r3, r3, #23
 8000b9a:	0011      	movs	r1, r2
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f004 fe81 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GN2_Pin;
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2204      	movs	r2, #4
 8000ba6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2201      	movs	r2, #1
 8000bac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GN2_GPIO_Port, &GPIO_InitStruct);
 8000bc0:	1d3a      	adds	r2, r7, #4
 8000bc2:	23a0      	movs	r3, #160	; 0xa0
 8000bc4:	05db      	lsls	r3, r3, #23
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f004 fe6b 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G1_Pin;
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2210      	movs	r2, #16
 8000bd2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	2200      	movs	r2, #0
 8000bea:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G1_GPIO_Port, &GPIO_InitStruct);
 8000bec:	1d3a      	adds	r2, r7, #4
 8000bee:	23a0      	movs	r3, #160	; 0xa0
 8000bf0:	05db      	lsls	r3, r3, #23
 8000bf2:	0011      	movs	r1, r2
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f004 fe55 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GDOT_Pin;
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	2220      	movs	r2, #32
 8000bfe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2201      	movs	r2, #1
 8000c04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	2202      	movs	r2, #2
 8000c16:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GDOT_GPIO_Port, &GPIO_InitStruct);
 8000c18:	1d3a      	adds	r2, r7, #4
 8000c1a:	23a0      	movs	r3, #160	; 0xa0
 8000c1c:	05db      	lsls	r3, r3, #23
 8000c1e:	0011      	movs	r1, r2
 8000c20:	0018      	movs	r0, r3
 8000c22:	f004 fe3f 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G3_Pin;
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2240      	movs	r2, #64	; 0x40
 8000c2a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	2201      	movs	r2, #1
 8000c30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G3_GPIO_Port, &GPIO_InitStruct);
 8000c44:	1d3a      	adds	r2, r7, #4
 8000c46:	23a0      	movs	r3, #160	; 0xa0
 8000c48:	05db      	lsls	r3, r3, #23
 8000c4a:	0011      	movs	r1, r2
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f004 fe29 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2280      	movs	r2, #128	; 0x80
 8000c56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c6a:	1d3b      	adds	r3, r7, #4
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c70:	1d3a      	adds	r2, r7, #4
 8000c72:	23a0      	movs	r3, #160	; 0xa0
 8000c74:	05db      	lsls	r3, r3, #23
 8000c76:	0011      	movs	r1, r2
 8000c78:	0018      	movs	r0, r3
 8000c7a:	f004 fe13 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2201      	movs	r2, #1
 8000c82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2201      	movs	r2, #1
 8000c88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2200      	movs	r2, #0
 8000c94:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2200      	movs	r2, #0
 8000c9a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9c:	1d3b      	adds	r3, r7, #4
 8000c9e:	4a29      	ldr	r2, [pc, #164]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	0010      	movs	r0, r2
 8000ca4:	f004 fdfe 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2202      	movs	r2, #2
 8000cac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cc0:	1d3b      	adds	r3, r7, #4
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc6:	1d3b      	adds	r3, r7, #4
 8000cc8:	4a1e      	ldr	r2, [pc, #120]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000cca:	0019      	movs	r1, r3
 8000ccc:	0010      	movs	r0, r2
 8000cce:	f004 fde9 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000cd2:	1d3b      	adds	r3, r7, #4
 8000cd4:	2204      	movs	r2, #4
 8000cd6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	2201      	movs	r2, #1
 8000cdc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	4a14      	ldr	r2, [pc, #80]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000cf4:	0019      	movs	r1, r3
 8000cf6:	0010      	movs	r0, r2
 8000cf8:	f004 fdd4 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	2280      	movs	r2, #128	; 0x80
 8000d00:	00d2      	lsls	r2, r2, #3
 8000d02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	2201      	movs	r2, #1
 8000d08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2200      	movs	r2, #0
 8000d14:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	2200      	movs	r2, #0
 8000d1a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	4a09      	ldr	r2, [pc, #36]	; (8000d44 <MX_GPIO_Init+0x440>)
 8000d20:	0019      	movs	r1, r3
 8000d22:	0010      	movs	r0, r2
 8000d24:	f004 fdbe 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	2280      	movs	r2, #128	; 0x80
 8000d2c:	0112      	lsls	r2, r2, #4
 8000d2e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	2201      	movs	r2, #1
 8000d34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d3c:	1d3b      	adds	r3, r7, #4
 8000d3e:	e007      	b.n	8000d50 <MX_GPIO_Init+0x44c>
 8000d40:	50001400 	.word	0x50001400
 8000d44:	50000400 	.word	0x50000400
 8000d48:	50000800 	.word	0x50000800
 8000d4c:	50000c00 	.word	0x50000c00
 8000d50:	2200      	movs	r2, #0
 8000d52:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	2200      	movs	r2, #0
 8000d58:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	4afe      	ldr	r2, [pc, #1016]	; (8001158 <MX_GPIO_Init+0x854>)
 8000d5e:	0019      	movs	r1, r3
 8000d60:	0010      	movs	r0, r2
 8000d62:	f004 fd9f 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	2280      	movs	r2, #128	; 0x80
 8000d6a:	0152      	lsls	r2, r2, #5
 8000d6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	2201      	movs	r2, #1
 8000d72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d80:	1d3b      	adds	r3, r7, #4
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	4af3      	ldr	r2, [pc, #972]	; (8001158 <MX_GPIO_Init+0x854>)
 8000d8a:	0019      	movs	r1, r3
 8000d8c:	0010      	movs	r0, r2
 8000d8e:	f004 fd89 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	2280      	movs	r2, #128	; 0x80
 8000d96:	0192      	lsls	r2, r2, #6
 8000d98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	2200      	movs	r2, #0
 8000daa:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	4ae8      	ldr	r2, [pc, #928]	; (8001158 <MX_GPIO_Init+0x854>)
 8000db6:	0019      	movs	r1, r3
 8000db8:	0010      	movs	r0, r2
 8000dba:	f004 fd73 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2280      	movs	r2, #128	; 0x80
 8000dc2:	01d2      	lsls	r2, r2, #7
 8000dc4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	2201      	movs	r2, #1
 8000dca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dd8:	1d3b      	adds	r3, r7, #4
 8000dda:	2200      	movs	r2, #0
 8000ddc:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	4add      	ldr	r2, [pc, #884]	; (8001158 <MX_GPIO_Init+0x854>)
 8000de2:	0019      	movs	r1, r3
 8000de4:	0010      	movs	r0, r2
 8000de6:	f004 fd5d 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8000dea:	1d3b      	adds	r3, r7, #4
 8000dec:	2280      	movs	r2, #128	; 0x80
 8000dee:	0212      	lsls	r2, r2, #8
 8000df0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2201      	movs	r2, #1
 8000df6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	2200      	movs	r2, #0
 8000e02:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0a:	1d3b      	adds	r3, r7, #4
 8000e0c:	4ad2      	ldr	r2, [pc, #840]	; (8001158 <MX_GPIO_Init+0x854>)
 8000e0e:	0019      	movs	r1, r3
 8000e10:	0010      	movs	r0, r2
 8000e12:	f004 fd47 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	2280      	movs	r2, #128	; 0x80
 8000e1a:	0052      	lsls	r2, r2, #1
 8000e1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2201      	movs	r2, #1
 8000e22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e24:	1d3b      	adds	r3, r7, #4
 8000e26:	2200      	movs	r2, #0
 8000e28:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e2a:	1d3b      	adds	r3, r7, #4
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	2200      	movs	r2, #0
 8000e34:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e36:	1d3a      	adds	r2, r7, #4
 8000e38:	23a0      	movs	r3, #160	; 0xa0
 8000e3a:	05db      	lsls	r3, r3, #23
 8000e3c:	0011      	movs	r1, r2
 8000e3e:	0018      	movs	r0, r3
 8000e40:	f004 fd30 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	2280      	movs	r2, #128	; 0x80
 8000e48:	0092      	lsls	r2, r2, #2
 8000e4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	2201      	movs	r2, #1
 8000e50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	2200      	movs	r2, #0
 8000e56:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e5e:	1d3b      	adds	r3, r7, #4
 8000e60:	2200      	movs	r2, #0
 8000e62:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e64:	1d3a      	adds	r2, r7, #4
 8000e66:	23a0      	movs	r3, #160	; 0xa0
 8000e68:	05db      	lsls	r3, r3, #23
 8000e6a:	0011      	movs	r1, r2
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	f004 fd19 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2240      	movs	r2, #64	; 0x40
 8000e76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	2200      	movs	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	4ab2      	ldr	r2, [pc, #712]	; (800115c <MX_GPIO_Init+0x858>)
 8000e94:	0019      	movs	r1, r3
 8000e96:	0010      	movs	r0, r2
 8000e98:	f004 fd04 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000e9c:	1d3b      	adds	r3, r7, #4
 8000e9e:	2280      	movs	r2, #128	; 0x80
 8000ea0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	4aa7      	ldr	r2, [pc, #668]	; (800115c <MX_GPIO_Init+0x858>)
 8000ebe:	0019      	movs	r1, r3
 8000ec0:	0010      	movs	r0, r2
 8000ec2:	f004 fcef 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	2280      	movs	r2, #128	; 0x80
 8000eca:	00d2      	lsls	r2, r2, #3
 8000ecc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	2200      	movs	r2, #0
 8000ede:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ee0:	1d3b      	adds	r3, r7, #4
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	1d3a      	adds	r2, r7, #4
 8000ee8:	23a0      	movs	r3, #160	; 0xa0
 8000eea:	05db      	lsls	r3, r3, #23
 8000eec:	0011      	movs	r1, r2
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f004 fcd8 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8000ef4:	1d3b      	adds	r3, r7, #4
 8000ef6:	2280      	movs	r2, #128	; 0x80
 8000ef8:	0112      	lsls	r2, r2, #4
 8000efa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000efc:	1d3b      	adds	r3, r7, #4
 8000efe:	2201      	movs	r2, #1
 8000f00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	2200      	movs	r2, #0
 8000f12:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f14:	1d3a      	adds	r2, r7, #4
 8000f16:	23a0      	movs	r3, #160	; 0xa0
 8000f18:	05db      	lsls	r3, r3, #23
 8000f1a:	0011      	movs	r1, r2
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f004 fcc1 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	2280      	movs	r2, #128	; 0x80
 8000f26:	0152      	lsls	r2, r2, #5
 8000f28:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2200      	movs	r2, #0
 8000f34:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	2200      	movs	r2, #0
 8000f3a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2200      	movs	r2, #0
 8000f40:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f42:	1d3a      	adds	r2, r7, #4
 8000f44:	23a0      	movs	r3, #160	; 0xa0
 8000f46:	05db      	lsls	r3, r3, #23
 8000f48:	0011      	movs	r1, r2
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f004 fcaa 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = S1_Pin;
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2201      	movs	r2, #1
 8000f54:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2200      	movs	r2, #0
 8000f5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f5c:	1d3b      	adds	r3, r7, #4
 8000f5e:	2201      	movs	r2, #1
 8000f60:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(S1_GPIO_Port, &GPIO_InitStruct);
 8000f62:	1d3b      	adds	r3, r7, #4
 8000f64:	4a7e      	ldr	r2, [pc, #504]	; (8001160 <MX_GPIO_Init+0x85c>)
 8000f66:	0019      	movs	r1, r3
 8000f68:	0010      	movs	r0, r2
 8000f6a:	f004 fc9b 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GN3_Pin;
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	2202      	movs	r2, #2
 8000f72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f74:	1d3b      	adds	r3, r7, #4
 8000f76:	2201      	movs	r2, #1
 8000f78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	2200      	movs	r2, #0
 8000f8a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GN3_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	4a74      	ldr	r2, [pc, #464]	; (8001160 <MX_GPIO_Init+0x85c>)
 8000f90:	0019      	movs	r1, r3
 8000f92:	0010      	movs	r0, r2
 8000f94:	f004 fc86 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G2_Pin;
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2204      	movs	r2, #4
 8000f9c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2200      	movs	r2, #0
 8000fae:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G2_GPIO_Port, &GPIO_InitStruct);
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	4a69      	ldr	r2, [pc, #420]	; (8001160 <MX_GPIO_Init+0x85c>)
 8000fba:	0019      	movs	r1, r3
 8000fbc:	0010      	movs	r0, r2
 8000fbe:	f004 fc71 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G4_Pin;
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	2208      	movs	r2, #8
 8000fc6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	2201      	movs	r2, #1
 8000fcc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G4_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	4a5f      	ldr	r2, [pc, #380]	; (8001160 <MX_GPIO_Init+0x85c>)
 8000fe4:	0019      	movs	r1, r3
 8000fe6:	0010      	movs	r0, r2
 8000fe8:	f004 fc5c 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G5_Pin;
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	2208      	movs	r2, #8
 8000ff0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2200      	movs	r2, #0
 8001002:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001004:	1d3b      	adds	r3, r7, #4
 8001006:	2200      	movs	r2, #0
 8001008:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G5_GPIO_Port, &GPIO_InitStruct);
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	4a52      	ldr	r2, [pc, #328]	; (8001158 <MX_GPIO_Init+0x854>)
 800100e:	0019      	movs	r1, r3
 8001010:	0010      	movs	r0, r2
 8001012:	f004 fc47 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G6_Pin;
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	2210      	movs	r2, #16
 800101a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	2201      	movs	r2, #1
 8001020:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001022:	1d3b      	adds	r3, r7, #4
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2200      	movs	r2, #0
 8001032:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G6_GPIO_Port, &GPIO_InitStruct);
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	4a48      	ldr	r2, [pc, #288]	; (8001158 <MX_GPIO_Init+0x854>)
 8001038:	0019      	movs	r1, r3
 800103a:	0010      	movs	r0, r2
 800103c:	f004 fc32 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GN4_Pin;
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	2220      	movs	r2, #32
 8001044:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2201      	movs	r2, #1
 800104a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	2200      	movs	r2, #0
 8001056:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GN4_GPIO_Port, &GPIO_InitStruct);
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	4a3d      	ldr	r2, [pc, #244]	; (8001158 <MX_GPIO_Init+0x854>)
 8001062:	0019      	movs	r1, r3
 8001064:	0010      	movs	r0, r2
 8001066:	f004 fc1d 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G0_Pin;
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	2240      	movs	r2, #64	; 0x40
 800106e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	2201      	movs	r2, #1
 8001074:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G0_GPIO_Port, &GPIO_InitStruct);
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	4a33      	ldr	r2, [pc, #204]	; (8001158 <MX_GPIO_Init+0x854>)
 800108c:	0019      	movs	r1, r3
 800108e:	0010      	movs	r0, r2
 8001090:	f004 fc08 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G9_Pin;
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	2280      	movs	r2, #128	; 0x80
 8001098:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	2201      	movs	r2, #1
 800109e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	2200      	movs	r2, #0
 80010b0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G9_GPIO_Port, &GPIO_InitStruct);
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	4a28      	ldr	r2, [pc, #160]	; (8001158 <MX_GPIO_Init+0x854>)
 80010b6:	0019      	movs	r1, r3
 80010b8:	0010      	movs	r0, r2
 80010ba:	f004 fbf3 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G8_Pin;
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	2280      	movs	r2, #128	; 0x80
 80010c2:	0052      	lsls	r2, r2, #1
 80010c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	2201      	movs	r2, #1
 80010ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	2200      	movs	r2, #0
 80010d6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G8_GPIO_Port, &GPIO_InitStruct);
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	4a1d      	ldr	r2, [pc, #116]	; (8001158 <MX_GPIO_Init+0x854>)
 80010e2:	0019      	movs	r1, r3
 80010e4:	0010      	movs	r0, r2
 80010e6:	f004 fbdd 	bl	80058a4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = G7_Pin;
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	2280      	movs	r2, #128	; 0x80
 80010ee:	0092      	lsls	r2, r2, #2
 80010f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	2201      	movs	r2, #1
 80010f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	2200      	movs	r2, #0
 8001108:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(G7_GPIO_Port, &GPIO_InitStruct);
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	4a12      	ldr	r2, [pc, #72]	; (8001158 <MX_GPIO_Init+0x854>)
 800110e:	0019      	movs	r1, r3
 8001110:	0010      	movs	r0, r2
 8001112:	f004 fbc7 	bl	80058a4 <LL_GPIO_Init>

  /**/
  LL_EXTI_SetEXTISource(LL_EXTI_CONFIG_PORTA, LL_EXTI_CONFIG_LINE1);
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	031b      	lsls	r3, r3, #12
 800111a:	0019      	movs	r1, r3
 800111c:	2000      	movs	r0, #0
 800111e:	f7ff fb6f 	bl	8000800 <LL_EXTI_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8001122:	0021      	movs	r1, r4
 8001124:	187b      	adds	r3, r7, r1
 8001126:	2202      	movs	r2, #2
 8001128:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 800112a:	187b      	adds	r3, r7, r1
 800112c:	2201      	movs	r2, #1
 800112e:	721a      	strb	r2, [r3, #8]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001130:	187b      	adds	r3, r7, r1
 8001132:	2200      	movs	r2, #0
 8001134:	725a      	strb	r2, [r3, #9]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001136:	187b      	adds	r3, r7, r1
 8001138:	2202      	movs	r2, #2
 800113a:	729a      	strb	r2, [r3, #10]
  LL_EXTI_Init(&EXTI_InitStruct);
 800113c:	187b      	adds	r3, r7, r1
 800113e:	0018      	movs	r0, r3
 8001140:	f004 fa36 	bl	80055b0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(ESP01_GPIO_Port, ESP01_Pin, LL_GPIO_PULL_UP);
 8001144:	23a0      	movs	r3, #160	; 0xa0
 8001146:	05db      	lsls	r3, r3, #23
 8001148:	2201      	movs	r2, #1
 800114a:	2102      	movs	r1, #2
 800114c:	0018      	movs	r0, r3
 800114e:	f7ff fb9a 	bl	8000886 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(ESP01_GPIO_Port, ESP01_Pin, LL_GPIO_MODE_INPUT);
 8001152:	23a0      	movs	r3, #160	; 0xa0
 8001154:	e006      	b.n	8001164 <MX_GPIO_Init+0x860>
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	50000400 	.word	0x50000400
 800115c:	50000800 	.word	0x50000800
 8001160:	50000c00 	.word	0x50000c00
 8001164:	05db      	lsls	r3, r3, #23
 8001166:	2200      	movs	r2, #0
 8001168:	2102      	movs	r1, #2
 800116a:	0018      	movs	r0, r3
 800116c:	f7ff fb6e 	bl	800084c <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_1_IRQn, 0);
 8001170:	2100      	movs	r1, #0
 8001172:	2005      	movs	r0, #5
 8001174:	f7ff fad6 	bl	8000724 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_1_IRQn);
 8001178:	2005      	movs	r0, #5
 800117a:	f7ff fab9 	bl	80006f0 <__NVIC_EnableIRQ>

}
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	46bd      	mov	sp, r7
 8001182:	b00b      	add	sp, #44	; 0x2c
 8001184:	bd90      	pop	{r4, r7, pc}
 8001186:	46c0      	nop			; (mov r8, r8)

08001188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800118c:	f000 fd68 	bl	8001c60 <HAL_Init>
  HAL_Delay(1000);
 8001190:	23fa      	movs	r3, #250	; 0xfa
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	0018      	movs	r0, r3
 8001196:	f000 fde7 	bl	8001d68 <HAL_Delay>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800119a:	f000 f815 	bl	80011c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800119e:	f7ff fbb1 	bl	8000904 <MX_GPIO_Init>
  MX_COMP2_Init();
 80011a2:	f7ff f9e9 	bl	8000578 <MX_COMP2_Init>
  MX_DAC1_Init();
 80011a6:	f7ff fa4d 	bl	8000644 <MX_DAC1_Init>
  MX_TIM2_Init();
 80011aa:	f000 fbc5 	bl	8001938 <MX_TIM2_Init>
  MX_TIM14_Init();
 80011ae:	f000 fc49 	bl	8001a44 <MX_TIM14_Init>
  MX_TIM17_Init();
 80011b2:	f000 fc6d 	bl	8001a90 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  MY_OWN_MX_RTC_Init();
 80011b6:	f000 fa6f 	bl	8001698 <MY_OWN_MX_RTC_Init>
  //MX_RTC_Init();
  nixie_init();
 80011ba:	f000 f8e1 	bl	8001380 <nixie_init>
  ESP01_init();
 80011be:	f7ff f89f 	bl	8000300 <ESP01_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  boost_op();
 80011c2:	f000 f90d 	bl	80013e0 <boost_op>
 80011c6:	e7fc      	b.n	80011c2 <main+0x3a>

080011c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c8:	b590      	push	{r4, r7, lr}
 80011ca:	b0a1      	sub	sp, #132	; 0x84
 80011cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ce:	2448      	movs	r4, #72	; 0x48
 80011d0:	193b      	adds	r3, r7, r4
 80011d2:	0018      	movs	r0, r3
 80011d4:	2338      	movs	r3, #56	; 0x38
 80011d6:	001a      	movs	r2, r3
 80011d8:	2100      	movs	r1, #0
 80011da:	f004 fbeb 	bl	80059b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011de:	2338      	movs	r3, #56	; 0x38
 80011e0:	18fb      	adds	r3, r7, r3
 80011e2:	0018      	movs	r0, r3
 80011e4:	2310      	movs	r3, #16
 80011e6:	001a      	movs	r2, r3
 80011e8:	2100      	movs	r1, #0
 80011ea:	f004 fbe3 	bl	80059b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	0018      	movs	r0, r3
 80011f2:	2334      	movs	r3, #52	; 0x34
 80011f4:	001a      	movs	r2, r3
 80011f6:	2100      	movs	r1, #0
 80011f8:	f004 fbdc 	bl	80059b4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	0018      	movs	r0, r3
 8001202:	f001 fca3 	bl	8002b4c <HAL_PWREx_ControlVoltageScaling>
  /** Configure LSE Drive Capability 
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 8001206:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <SystemClock_Config+0x100>)
 8001208:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800120a:	4b2f      	ldr	r3, [pc, #188]	; (80012c8 <SystemClock_Config+0x100>)
 800120c:	2118      	movs	r1, #24
 800120e:	430a      	orrs	r2, r1
 8001210:	65da      	str	r2, [r3, #92]	; 0x5c
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001212:	193b      	adds	r3, r7, r4
 8001214:	2206      	movs	r2, #6
 8001216:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001218:	193b      	adds	r3, r7, r4
 800121a:	2201      	movs	r2, #1
 800121c:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121e:	193b      	adds	r3, r7, r4
 8001220:	2280      	movs	r2, #128	; 0x80
 8001222:	0052      	lsls	r2, r2, #1
 8001224:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001226:	0021      	movs	r1, r4
 8001228:	187b      	adds	r3, r7, r1
 800122a:	2200      	movs	r2, #0
 800122c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800122e:	187b      	adds	r3, r7, r1
 8001230:	2240      	movs	r2, #64	; 0x40
 8001232:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001234:	187b      	adds	r3, r7, r1
 8001236:	2202      	movs	r2, #2
 8001238:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800123a:	187b      	adds	r3, r7, r1
 800123c:	2202      	movs	r2, #2
 800123e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001240:	187b      	adds	r3, r7, r1
 8001242:	2200      	movs	r2, #0
 8001244:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001246:	187b      	adds	r3, r7, r1
 8001248:	2210      	movs	r2, #16
 800124a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800124c:	187b      	adds	r3, r7, r1
 800124e:	2280      	movs	r2, #128	; 0x80
 8001250:	0292      	lsls	r2, r2, #10
 8001252:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001254:	187b      	adds	r3, r7, r1
 8001256:	2280      	movs	r2, #128	; 0x80
 8001258:	0492      	lsls	r2, r2, #18
 800125a:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 800125c:	187b      	adds	r3, r7, r1
 800125e:	22c0      	movs	r2, #192	; 0xc0
 8001260:	05d2      	lsls	r2, r2, #23
 8001262:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001264:	187b      	adds	r3, r7, r1
 8001266:	0018      	movs	r0, r3
 8001268:	f001 fcb0 	bl	8002bcc <HAL_RCC_OscConfig>
 800126c:	1e03      	subs	r3, r0, #0
 800126e:	d001      	beq.n	8001274 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001270:	f000 f82c 	bl	80012cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001274:	2138      	movs	r1, #56	; 0x38
 8001276:	187b      	adds	r3, r7, r1
 8001278:	2207      	movs	r2, #7
 800127a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127c:	187b      	adds	r3, r7, r1
 800127e:	2202      	movs	r2, #2
 8001280:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001282:	187b      	adds	r3, r7, r1
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001288:	187b      	adds	r3, r7, r1
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800128e:	187b      	adds	r3, r7, r1
 8001290:	2102      	movs	r1, #2
 8001292:	0018      	movs	r0, r3
 8001294:	f001 ffba 	bl	800320c <HAL_RCC_ClockConfig>
 8001298:	1e03      	subs	r3, r0, #0
 800129a:	d001      	beq.n	80012a0 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 800129c:	f000 f816 	bl	80012cc <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	2280      	movs	r2, #128	; 0x80
 80012a4:	0292      	lsls	r2, r2, #10
 80012a6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2280      	movs	r2, #128	; 0x80
 80012ac:	0052      	lsls	r2, r2, #1
 80012ae:	631a      	str	r2, [r3, #48]	; 0x30

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	0018      	movs	r0, r3
 80012b4:	f002 f934 	bl	8003520 <HAL_RCCEx_PeriphCLKConfig>
 80012b8:	1e03      	subs	r3, r0, #0
 80012ba:	d001      	beq.n	80012c0 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 80012bc:	f000 f806 	bl	80012cc <Error_Handler>
  }
}
 80012c0:	46c0      	nop			; (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b021      	add	sp, #132	; 0x84
 80012c6:	bd90      	pop	{r4, r7, pc}
 80012c8:	40021000 	.word	0x40021000

080012cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80012d0:	46c0      	nop			; (mov r8, r8)
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <LL_GPIO_SetPinPull>:
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b084      	sub	sp, #16
 80012da:	af00      	add	r7, sp, #0
 80012dc:	60f8      	str	r0, [r7, #12]
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	68d9      	ldr	r1, [r3, #12]
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	435a      	muls	r2, r3
 80012ec:	0013      	movs	r3, r2
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	189b      	adds	r3, r3, r2
 80012f2:	43db      	mvns	r3, r3
 80012f4:	400b      	ands	r3, r1
 80012f6:	001a      	movs	r2, r3
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	68b9      	ldr	r1, [r7, #8]
 80012fc:	434b      	muls	r3, r1
 80012fe:	6879      	ldr	r1, [r7, #4]
 8001300:	434b      	muls	r3, r1
 8001302:	431a      	orrs	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	60da      	str	r2, [r3, #12]
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	b004      	add	sp, #16
 800130e:	bd80      	pop	{r7, pc}

08001310 <HAL_TIM_PeriodElapsedCallback>:
static void nixie_display();
static void nixie_display_reset_all();
static void nixie_display_set_anode(uint8_t n);

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
	if(htim->Instance == htim2.Instance)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4b12      	ldr	r3, [pc, #72]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	429a      	cmp	r2, r3
 8001322:	d103      	bne.n	800132c <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		//End of boost converter pulse. Set flag to poll the feedback comparator of boost converter again
		poll_comp = true;
 8001324:	4b11      	ldr	r3, [pc, #68]	; (800136c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001326:	2201      	movs	r2, #1
 8001328:	701a      	strb	r2, [r3, #0]
		{
			dac_value = dac_value + 5;
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dac_value);
		}
	}
}
 800132a:	e018      	b.n	800135e <HAL_TIM_PeriodElapsedCallback+0x4e>
	else if(htim->Instance == htim14.Instance)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	429a      	cmp	r2, r3
 8001336:	d112      	bne.n	800135e <HAL_TIM_PeriodElapsedCallback+0x4e>
		nixie_display();
 8001338:	f000 f89a 	bl	8001470 <nixie_display>
		if(dac_value < DAC_TARGET)
 800133c:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a0d      	ldr	r2, [pc, #52]	; (8001378 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d80b      	bhi.n	800135e <HAL_TIM_PeriodElapsedCallback+0x4e>
			dac_value = dac_value + 5;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	1d5a      	adds	r2, r3, #5
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800134e:	601a      	str	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dac_value);
 8001350:	4b08      	ldr	r3, [pc, #32]	; (8001374 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4809      	ldr	r0, [pc, #36]	; (800137c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001356:	2200      	movs	r2, #0
 8001358:	2110      	movs	r1, #16
 800135a:	f001 f919 	bl	8002590 <HAL_DAC_SetValue>
}
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	20000108 	.word	0x20000108
 800136c:	20000000 	.word	0x20000000
 8001370:	20000148 	.word	0x20000148
 8001374:	20000030 	.word	0x20000030
 8001378:	00000a59 	.word	0x00000a59
 800137c:	20000088 	.word	0x20000088

08001380 <nixie_init>:

void nixie_init()
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
	//Start DAC for feedback voltage of boost converter
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8001384:	4b11      	ldr	r3, [pc, #68]	; (80013cc <nixie_init+0x4c>)
 8001386:	2110      	movs	r1, #16
 8001388:	0018      	movs	r0, r3
 800138a:	f001 f8b2 	bl	80024f2 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dac_value);
 800138e:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <nixie_init+0x50>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	480e      	ldr	r0, [pc, #56]	; (80013cc <nixie_init+0x4c>)
 8001394:	2200      	movs	r2, #0
 8001396:	2110      	movs	r1, #16
 8001398:	f001 f8fa 	bl	8002590 <HAL_DAC_SetValue>
	//Start comparator for boost converter
	HAL_COMP_Start(&hcomp2);
 800139c:	4b0d      	ldr	r3, [pc, #52]	; (80013d4 <nixie_init+0x54>)
 800139e:	0018      	movs	r0, r3
 80013a0:	f000 ff32 	bl	8002208 <HAL_COMP_Start>
	//Enable one pulse mode for boost converter. Trigger by software trough HAL_TIM_Base_Start
	HAL_TIM_OnePulse_Start(&htim2, TIM_CHANNEL_1);
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <nixie_init+0x58>)
 80013a6:	2100      	movs	r1, #0
 80013a8:	0018      	movs	r0, r3
 80013aa:	f003 f861 	bl	8004470 <HAL_TIM_OnePulse_Start>
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 80013ae:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <nixie_init+0x58>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	68da      	ldr	r2, [r3, #12]
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <nixie_init+0x58>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2101      	movs	r1, #1
 80013ba:	430a      	orrs	r2, r1
 80013bc:	60da      	str	r2, [r3, #12]
	//Start timer and period elapsed event of multiplex timer for nixie tubes
	HAL_TIM_Base_Start_IT(&htim14);
 80013be:	4b07      	ldr	r3, [pc, #28]	; (80013dc <nixie_init+0x5c>)
 80013c0:	0018      	movs	r0, r3
 80013c2:	f002 ffb1 	bl	8004328 <HAL_TIM_Base_Start_IT>
}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000088 	.word	0x20000088
 80013d0:	20000030 	.word	0x20000030
 80013d4:	20000058 	.word	0x20000058
 80013d8:	20000108 	.word	0x20000108
 80013dc:	20000148 	.word	0x20000148

080013e0 <boost_op>:

void boost_op()
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	if(poll_comp)
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <boost_op+0x38>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d010      	beq.n	8001410 <boost_op+0x30>
	{
		//If voltage lower than feedback, activate next pulse of boost converter and switch off polling the comparator
		if(HAL_COMP_GetOutputLevel(&hcomp2) == COMP_OUTPUT_LEVEL_LOW)
 80013ee:	4b0b      	ldr	r3, [pc, #44]	; (800141c <boost_op+0x3c>)
 80013f0:	0018      	movs	r0, r3
 80013f2:	f000 ff5b 	bl	80022ac <HAL_COMP_GetOutputLevel>
 80013f6:	1e03      	subs	r3, r0, #0
 80013f8:	d10a      	bne.n	8001410 <boost_op+0x30>
		{
			poll_comp = false;
 80013fa:	4b07      	ldr	r3, [pc, #28]	; (8001418 <boost_op+0x38>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_ENABLE(&htim2);
 8001400:	4b07      	ldr	r3, [pc, #28]	; (8001420 <boost_op+0x40>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	4b06      	ldr	r3, [pc, #24]	; (8001420 <boost_op+0x40>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2101      	movs	r1, #1
 800140c:	430a      	orrs	r2, r1
 800140e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001410:	46c0      	nop			; (mov r8, r8)
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	20000000 	.word	0x20000000
 800141c:	20000058 	.word	0x20000058
 8001420:	20000108 	.word	0x20000108

08001424 <nixie_set_time>:

void nixie_set_time(uint8_t h, uint8_t m, uint8_t s)
{
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	0004      	movs	r4, r0
 800142c:	0008      	movs	r0, r1
 800142e:	0011      	movs	r1, r2
 8001430:	1dfb      	adds	r3, r7, #7
 8001432:	1c22      	adds	r2, r4, #0
 8001434:	701a      	strb	r2, [r3, #0]
 8001436:	1dbb      	adds	r3, r7, #6
 8001438:	1c02      	adds	r2, r0, #0
 800143a:	701a      	strb	r2, [r3, #0]
 800143c:	1d7b      	adds	r3, r7, #5
 800143e:	1c0a      	adds	r2, r1, #0
 8001440:	701a      	strb	r2, [r3, #0]
	hours = h;
 8001442:	4b08      	ldr	r3, [pc, #32]	; (8001464 <nixie_set_time+0x40>)
 8001444:	1dfa      	adds	r2, r7, #7
 8001446:	7812      	ldrb	r2, [r2, #0]
 8001448:	701a      	strb	r2, [r3, #0]
	minutes = m;
 800144a:	4b07      	ldr	r3, [pc, #28]	; (8001468 <nixie_set_time+0x44>)
 800144c:	1dba      	adds	r2, r7, #6
 800144e:	7812      	ldrb	r2, [r2, #0]
 8001450:	701a      	strb	r2, [r3, #0]
	seconds = s;
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <nixie_set_time+0x48>)
 8001454:	1d7a      	adds	r2, r7, #5
 8001456:	7812      	ldrb	r2, [r2, #0]
 8001458:	701a      	strb	r2, [r3, #0]
}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	46bd      	mov	sp, r7
 800145e:	b003      	add	sp, #12
 8001460:	bd90      	pop	{r4, r7, pc}
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	20000035 	.word	0x20000035
 8001468:	20000036 	.word	0x20000036
 800146c:	20000037 	.word	0x20000037

08001470 <nixie_display>:

static void nixie_display()
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	nixie_display_reset_all();
 8001474:	f000 f88e 	bl	8001594 <nixie_display_reset_all>
	switch(digit)
 8001478:	4b40      	ldr	r3, [pc, #256]	; (800157c <nixie_display+0x10c>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b01      	cmp	r3, #1
 8001480:	d01f      	beq.n	80014c2 <nixie_display+0x52>
 8001482:	dc02      	bgt.n	800148a <nixie_display+0x1a>
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <nixie_display+0x24>
 8001488:	e05e      	b.n	8001548 <nixie_display+0xd8>
 800148a:	2b02      	cmp	r3, #2
 800148c:	d030      	beq.n	80014f0 <nixie_display+0x80>
 800148e:	2b03      	cmp	r3, #3
 8001490:	d044      	beq.n	800151c <nixie_display+0xac>
 8001492:	e059      	b.n	8001548 <nixie_display+0xd8>
	{
	case 0:
		nixie_display_set_anode(hours/10);
 8001494:	4b3a      	ldr	r3, [pc, #232]	; (8001580 <nixie_display+0x110>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	b2db      	uxtb	r3, r3
 800149a:	210a      	movs	r1, #10
 800149c:	0018      	movs	r0, r3
 800149e:	f7fe fe31 	bl	8000104 <__udivsi3>
 80014a2:	0003      	movs	r3, r0
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	0018      	movs	r0, r3
 80014a8:	f000 f892 	bl	80015d0 <nixie_display_set_anode>
		HAL_GPIO_WritePin(GN1_GPIO_Port, GN1_Pin, GPIO_PIN_SET);
 80014ac:	23a0      	movs	r3, #160	; 0xa0
 80014ae:	05db      	lsls	r3, r3, #23
 80014b0:	2201      	movs	r2, #1
 80014b2:	2101      	movs	r1, #1
 80014b4:	0018      	movs	r0, r3
 80014b6:	f001 fb2c 	bl	8002b12 <HAL_GPIO_WritePin>
		digit = 1;
 80014ba:	4b30      	ldr	r3, [pc, #192]	; (800157c <nixie_display+0x10c>)
 80014bc:	2201      	movs	r2, #1
 80014be:	701a      	strb	r2, [r3, #0]
		break;
 80014c0:	e042      	b.n	8001548 <nixie_display+0xd8>
	case 1:
		nixie_display_set_anode(hours%10);
 80014c2:	4b2f      	ldr	r3, [pc, #188]	; (8001580 <nixie_display+0x110>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	210a      	movs	r1, #10
 80014ca:	0018      	movs	r0, r3
 80014cc:	f7fe fea0 	bl	8000210 <__aeabi_uidivmod>
 80014d0:	000b      	movs	r3, r1
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	0018      	movs	r0, r3
 80014d6:	f000 f87b 	bl	80015d0 <nixie_display_set_anode>
		HAL_GPIO_WritePin(GN2_GPIO_Port, GN2_Pin, GPIO_PIN_SET);
 80014da:	23a0      	movs	r3, #160	; 0xa0
 80014dc:	05db      	lsls	r3, r3, #23
 80014de:	2201      	movs	r2, #1
 80014e0:	2104      	movs	r1, #4
 80014e2:	0018      	movs	r0, r3
 80014e4:	f001 fb15 	bl	8002b12 <HAL_GPIO_WritePin>
		digit = 2;
 80014e8:	4b24      	ldr	r3, [pc, #144]	; (800157c <nixie_display+0x10c>)
 80014ea:	2202      	movs	r2, #2
 80014ec:	701a      	strb	r2, [r3, #0]
		break;
 80014ee:	e02b      	b.n	8001548 <nixie_display+0xd8>
	case 2:
		nixie_display_set_anode(minutes/10);
 80014f0:	4b24      	ldr	r3, [pc, #144]	; (8001584 <nixie_display+0x114>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	210a      	movs	r1, #10
 80014f8:	0018      	movs	r0, r3
 80014fa:	f7fe fe03 	bl	8000104 <__udivsi3>
 80014fe:	0003      	movs	r3, r0
 8001500:	b2db      	uxtb	r3, r3
 8001502:	0018      	movs	r0, r3
 8001504:	f000 f864 	bl	80015d0 <nixie_display_set_anode>
		HAL_GPIO_WritePin(GN3_GPIO_Port, GN3_Pin, GPIO_PIN_SET);
 8001508:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <nixie_display+0x118>)
 800150a:	2201      	movs	r2, #1
 800150c:	2102      	movs	r1, #2
 800150e:	0018      	movs	r0, r3
 8001510:	f001 faff 	bl	8002b12 <HAL_GPIO_WritePin>
		digit = 3;
 8001514:	4b19      	ldr	r3, [pc, #100]	; (800157c <nixie_display+0x10c>)
 8001516:	2203      	movs	r2, #3
 8001518:	701a      	strb	r2, [r3, #0]
		break;
 800151a:	e015      	b.n	8001548 <nixie_display+0xd8>
	case 3:
		nixie_display_set_anode(minutes%10);
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <nixie_display+0x114>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	210a      	movs	r1, #10
 8001524:	0018      	movs	r0, r3
 8001526:	f7fe fe73 	bl	8000210 <__aeabi_uidivmod>
 800152a:	000b      	movs	r3, r1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	0018      	movs	r0, r3
 8001530:	f000 f84e 	bl	80015d0 <nixie_display_set_anode>
		HAL_GPIO_WritePin(GN4_GPIO_Port, GN4_Pin, GPIO_PIN_SET);
 8001534:	4b15      	ldr	r3, [pc, #84]	; (800158c <nixie_display+0x11c>)
 8001536:	2201      	movs	r2, #1
 8001538:	2120      	movs	r1, #32
 800153a:	0018      	movs	r0, r3
 800153c:	f001 fae9 	bl	8002b12 <HAL_GPIO_WritePin>
		digit = 0;
 8001540:	4b0e      	ldr	r3, [pc, #56]	; (800157c <nixie_display+0x10c>)
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
		break;
 8001546:	46c0      	nop			; (mov r8, r8)
	}

	/*TODO: PA4 and PA5 cant be used in output mode when DAC1_OUT1 or
	DAC1_OUT2 respectively is connected to on-chip peripherals*/
	if(seconds%2)
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <nixie_display+0x120>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2201      	movs	r2, #1
 8001550:	4013      	ands	r3, r2
 8001552:	b2db      	uxtb	r3, r3
 8001554:	2b00      	cmp	r3, #0
 8001556:	d007      	beq.n	8001568 <nixie_display+0xf8>
	{
		//HAL_GPIO_WritePin(GDOT_GPIO_Port, GDOT_Pin, GPIO_PIN_SET);
		//Workaround: use LL library and use pullup oder -down resistor instaed of output
		LL_GPIO_SetPinPull(GDOT_GPIO_Port, GDOT_Pin, GPIO_PULLUP);
 8001558:	23a0      	movs	r3, #160	; 0xa0
 800155a:	05db      	lsls	r3, r3, #23
 800155c:	2201      	movs	r2, #1
 800155e:	2120      	movs	r1, #32
 8001560:	0018      	movs	r0, r3
 8001562:	f7ff feb8 	bl	80012d6 <LL_GPIO_SetPinPull>
	{
		//HAL_GPIO_WritePin(GDOT_GPIO_Port, GDOT_Pin, GPIO_PIN_RESET);
		//Workaround: use LL library and use pullup oder -down resistor instaed of output
		LL_GPIO_SetPinPull(GDOT_GPIO_Port, GDOT_Pin, GPIO_PULLDOWN);
	}
}
 8001566:	e006      	b.n	8001576 <nixie_display+0x106>
		LL_GPIO_SetPinPull(GDOT_GPIO_Port, GDOT_Pin, GPIO_PULLDOWN);
 8001568:	23a0      	movs	r3, #160	; 0xa0
 800156a:	05db      	lsls	r3, r3, #23
 800156c:	2202      	movs	r2, #2
 800156e:	2120      	movs	r1, #32
 8001570:	0018      	movs	r0, r3
 8001572:	f7ff feb0 	bl	80012d6 <LL_GPIO_SetPinPull>
}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000034 	.word	0x20000034
 8001580:	20000035 	.word	0x20000035
 8001584:	20000036 	.word	0x20000036
 8001588:	50000c00 	.word	0x50000c00
 800158c:	50000400 	.word	0x50000400
 8001590:	20000037 	.word	0x20000037

08001594 <nixie_display_reset_all>:

static void nixie_display_reset_all()
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GN1_Pin|GN2_Pin|G1_Pin|G3_Pin, GPIO_PIN_RESET);
 8001598:	23a0      	movs	r3, #160	; 0xa0
 800159a:	05db      	lsls	r3, r3, #23
 800159c:	2200      	movs	r2, #0
 800159e:	2155      	movs	r1, #85	; 0x55
 80015a0:	0018      	movs	r0, r3
 80015a2:	f001 fab6 	bl	8002b12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GN3_Pin|G2_Pin|G4_Pin, GPIO_PIN_RESET);
 80015a6:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <nixie_display_reset_all+0x34>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	210e      	movs	r1, #14
 80015ac:	0018      	movs	r0, r3
 80015ae:	f001 fab0 	bl	8002b12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, G5_Pin|G6_Pin|GN4_Pin|G0_Pin|G9_Pin|G8_Pin|G7_Pin, GPIO_PIN_RESET);
 80015b2:	23fe      	movs	r3, #254	; 0xfe
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4805      	ldr	r0, [pc, #20]	; (80015cc <nixie_display_reset_all+0x38>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	0019      	movs	r1, r3
 80015bc:	f001 faa9 	bl	8002b12 <HAL_GPIO_WritePin>
}
 80015c0:	46c0      	nop			; (mov r8, r8)
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	50000c00 	.word	0x50000c00
 80015cc:	50000400 	.word	0x50000400

080015d0 <nixie_display_set_anode>:

static void nixie_display_set_anode(uint8_t n)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	0002      	movs	r2, r0
 80015d8:	1dfb      	adds	r3, r7, #7
 80015da:	701a      	strb	r2, [r3, #0]
	switch(n)
 80015dc:	1dfb      	adds	r3, r7, #7
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b09      	cmp	r3, #9
 80015e2:	d84e      	bhi.n	8001682 <nixie_display_set_anode+0xb2>
 80015e4:	009a      	lsls	r2, r3, #2
 80015e6:	4b29      	ldr	r3, [pc, #164]	; (800168c <nixie_display_set_anode+0xbc>)
 80015e8:	18d3      	adds	r3, r2, r3
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	469f      	mov	pc, r3
	{
	case 0:
		HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, GPIO_PIN_SET);
 80015ee:	4b28      	ldr	r3, [pc, #160]	; (8001690 <nixie_display_set_anode+0xc0>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	2140      	movs	r1, #64	; 0x40
 80015f4:	0018      	movs	r0, r3
 80015f6:	f001 fa8c 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 80015fa:	e042      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 1:
		HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 80015fc:	23a0      	movs	r3, #160	; 0xa0
 80015fe:	05db      	lsls	r3, r3, #23
 8001600:	2201      	movs	r2, #1
 8001602:	2110      	movs	r1, #16
 8001604:	0018      	movs	r0, r3
 8001606:	f001 fa84 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 800160a:	e03a      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 2:
		HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 800160c:	4b21      	ldr	r3, [pc, #132]	; (8001694 <nixie_display_set_anode+0xc4>)
 800160e:	2201      	movs	r2, #1
 8001610:	2104      	movs	r1, #4
 8001612:	0018      	movs	r0, r3
 8001614:	f001 fa7d 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001618:	e033      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 3:
		HAL_GPIO_WritePin(G3_GPIO_Port, G3_Pin, GPIO_PIN_SET);
 800161a:	23a0      	movs	r3, #160	; 0xa0
 800161c:	05db      	lsls	r3, r3, #23
 800161e:	2201      	movs	r2, #1
 8001620:	2140      	movs	r1, #64	; 0x40
 8001622:	0018      	movs	r0, r3
 8001624:	f001 fa75 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001628:	e02b      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 4:
		HAL_GPIO_WritePin(G4_GPIO_Port, G4_Pin, GPIO_PIN_SET);
 800162a:	4b1a      	ldr	r3, [pc, #104]	; (8001694 <nixie_display_set_anode+0xc4>)
 800162c:	2201      	movs	r2, #1
 800162e:	2108      	movs	r1, #8
 8001630:	0018      	movs	r0, r3
 8001632:	f001 fa6e 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001636:	e024      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 5:
		HAL_GPIO_WritePin(G5_GPIO_Port, G5_Pin, GPIO_PIN_SET);
 8001638:	4b15      	ldr	r3, [pc, #84]	; (8001690 <nixie_display_set_anode+0xc0>)
 800163a:	2201      	movs	r2, #1
 800163c:	2108      	movs	r1, #8
 800163e:	0018      	movs	r0, r3
 8001640:	f001 fa67 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001644:	e01d      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 6:
		HAL_GPIO_WritePin(G6_GPIO_Port, G6_Pin, GPIO_PIN_SET);
 8001646:	4b12      	ldr	r3, [pc, #72]	; (8001690 <nixie_display_set_anode+0xc0>)
 8001648:	2201      	movs	r2, #1
 800164a:	2110      	movs	r1, #16
 800164c:	0018      	movs	r0, r3
 800164e:	f001 fa60 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001652:	e016      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 7:
		HAL_GPIO_WritePin(G7_GPIO_Port, G7_Pin, GPIO_PIN_SET);
 8001654:	2380      	movs	r3, #128	; 0x80
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	480d      	ldr	r0, [pc, #52]	; (8001690 <nixie_display_set_anode+0xc0>)
 800165a:	2201      	movs	r2, #1
 800165c:	0019      	movs	r1, r3
 800165e:	f001 fa58 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001662:	e00e      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 8:
		HAL_GPIO_WritePin(G8_GPIO_Port, G8_Pin, GPIO_PIN_SET);
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	4809      	ldr	r0, [pc, #36]	; (8001690 <nixie_display_set_anode+0xc0>)
 800166a:	2201      	movs	r2, #1
 800166c:	0019      	movs	r1, r3
 800166e:	f001 fa50 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001672:	e006      	b.n	8001682 <nixie_display_set_anode+0xb2>
	case 9:
		HAL_GPIO_WritePin(G9_GPIO_Port, G9_Pin, GPIO_PIN_SET);
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <nixie_display_set_anode+0xc0>)
 8001676:	2201      	movs	r2, #1
 8001678:	2180      	movs	r1, #128	; 0x80
 800167a:	0018      	movs	r0, r3
 800167c:	f001 fa49 	bl	8002b12 <HAL_GPIO_WritePin>
		break;
 8001680:	46c0      	nop			; (mov r8, r8)
	}
}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	46bd      	mov	sp, r7
 8001686:	b002      	add	sp, #8
 8001688:	bd80      	pop	{r7, pc}
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	080059f0 	.word	0x080059f0
 8001690:	50000400 	.word	0x50000400
 8001694:	50000c00 	.word	0x50000c00

08001698 <MY_OWN_MX_RTC_Init>:
#include "rtc.h"

/* USER CODE BEGIN 0 */
/* Own RTC init function */
void MY_OWN_MX_RTC_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	; 0x28
 800169c:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 800169e:	003b      	movs	r3, r7
 80016a0:	0018      	movs	r0, r3
 80016a2:	2328      	movs	r3, #40	; 0x28
 80016a4:	001a      	movs	r2, r3
 80016a6:	2100      	movs	r1, #0
 80016a8:	f004 f984 	bl	80059b4 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016ac:	4b2b      	ldr	r3, [pc, #172]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016ae:	4a2c      	ldr	r2, [pc, #176]	; (8001760 <MY_OWN_MX_RTC_Init+0xc8>)
 80016b0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016b2:	4b2a      	ldr	r3, [pc, #168]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80016b8:	4b28      	ldr	r3, [pc, #160]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016ba:	227f      	movs	r2, #127	; 0x7f
 80016bc:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80016be:	4b27      	ldr	r3, [pc, #156]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016c0:	22ff      	movs	r2, #255	; 0xff
 80016c2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80016c4:	4b25      	ldr	r3, [pc, #148]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80016ca:	4b24      	ldr	r3, [pc, #144]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80016d0:	4b22      	ldr	r3, [pc, #136]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016d6:	4b21      	ldr	r3, [pc, #132]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	05d2      	lsls	r2, r2, #23
 80016dc:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80016de:	4b1f      	ldr	r3, [pc, #124]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016e4:	4b1d      	ldr	r3, [pc, #116]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 80016e6:	0018      	movs	r0, r3
 80016e8:	f002 f8d2 	bl	8003890 <HAL_RTC_Init>
 80016ec:	1e03      	subs	r3, r0, #0
 80016ee:	d001      	beq.n	80016f4 <MY_OWN_MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80016f0:	f7ff fdec 	bl	80012cc <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80016f4:	003b      	movs	r3, r7
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80016fa:	003b      	movs	r3, r7
 80016fc:	2200      	movs	r2, #0
 80016fe:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8001700:	003b      	movs	r3, r7
 8001702:	2200      	movs	r2, #0
 8001704:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001706:	003b      	movs	r3, r7
 8001708:	2200      	movs	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800170c:	003b      	movs	r3, r7
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_SET;
 8001712:	003b      	movs	r3, r7
 8001714:	2280      	movs	r2, #128	; 0x80
 8001716:	02d2      	lsls	r2, r2, #11
 8001718:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 800171a:	003b      	movs	r3, r7
 800171c:	4a11      	ldr	r2, [pc, #68]	; (8001764 <MY_OWN_MX_RTC_Init+0xcc>)
 800171e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8001720:	003b      	movs	r3, r7
 8001722:	22f0      	movs	r2, #240	; 0xf0
 8001724:	0512      	lsls	r2, r2, #20
 8001726:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001728:	003b      	movs	r3, r7
 800172a:	2200      	movs	r2, #0
 800172c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800172e:	003b      	movs	r3, r7
 8001730:	2220      	movs	r2, #32
 8001732:	2101      	movs	r1, #1
 8001734:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001736:	003b      	movs	r3, r7
 8001738:	2280      	movs	r2, #128	; 0x80
 800173a:	0052      	lsls	r2, r2, #1
 800173c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800173e:	0039      	movs	r1, r7
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <MY_OWN_MX_RTC_Init+0xc4>)
 8001742:	2200      	movs	r2, #0
 8001744:	0018      	movs	r0, r3
 8001746:	f002 fb1d 	bl	8003d84 <HAL_RTC_SetAlarm_IT>
 800174a:	1e03      	subs	r3, r0, #0
 800174c:	d001      	beq.n	8001752 <MY_OWN_MX_RTC_Init+0xba>
  {
    Error_Handler();
 800174e:	f7ff fdbd 	bl	80012cc <Error_Handler>
  }

}
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	46bd      	mov	sp, r7
 8001756:	b00a      	add	sp, #40	; 0x28
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	2000009c 	.word	0x2000009c
 8001760:	40002800 	.word	0x40002800
 8001764:	80808080 	.word	0x80808080

08001768 <HAL_RTC_MspInit>:
  }

}

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a11      	ldr	r2, [pc, #68]	; (80017bc <HAL_RTC_MspInit+0x54>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d11c      	bne.n	80017b4 <HAL_RTC_MspInit+0x4c>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800177a:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <HAL_RTC_MspInit+0x58>)
 800177c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <HAL_RTC_MspInit+0x58>)
 8001780:	2180      	movs	r1, #128	; 0x80
 8001782:	0209      	lsls	r1, r1, #8
 8001784:	430a      	orrs	r2, r1
 8001786:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001788:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <HAL_RTC_MspInit+0x58>)
 800178a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800178c:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <HAL_RTC_MspInit+0x58>)
 800178e:	2180      	movs	r1, #128	; 0x80
 8001790:	00c9      	lsls	r1, r1, #3
 8001792:	430a      	orrs	r2, r1
 8001794:	63da      	str	r2, [r3, #60]	; 0x3c
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <HAL_RTC_MspInit+0x58>)
 8001798:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	4013      	ands	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	68fb      	ldr	r3, [r7, #12]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80017a4:	2200      	movs	r2, #0
 80017a6:	2100      	movs	r1, #0
 80017a8:	2002      	movs	r0, #2
 80017aa:	f000 fe49 	bl	8002440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80017ae:	2002      	movs	r0, #2
 80017b0:	f000 fe5b 	bl	800246a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80017b4:	46c0      	nop			; (mov r8, r8)
 80017b6:	46bd      	mov	sp, r7
 80017b8:	b004      	add	sp, #16
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40002800 	.word	0x40002800
 80017c0:	40021000 	.word	0x40021000

080017c4 <LL_SYSCFG_DisableDBATT>:
  *         @arg @ref LL_SYSCFG_UCPD2_STROBE
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_DisableDBATT(uint32_t ConfigDeadBattery)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigDeadBattery);
 80017cc:	4b04      	ldr	r3, [pc, #16]	; (80017e0 <LL_SYSCFG_DisableDBATT+0x1c>)
 80017ce:	6819      	ldr	r1, [r3, #0]
 80017d0:	4b03      	ldr	r3, [pc, #12]	; (80017e0 <LL_SYSCFG_DisableDBATT+0x1c>)
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	430a      	orrs	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
}
 80017d8:	46c0      	nop			; (mov r8, r8)
 80017da:	46bd      	mov	sp, r7
 80017dc:	b002      	add	sp, #8
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40010000 	.word	0x40010000

080017e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ea:	4b14      	ldr	r3, [pc, #80]	; (800183c <HAL_MspInit+0x58>)
 80017ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <HAL_MspInit+0x58>)
 80017f0:	2101      	movs	r1, #1
 80017f2:	430a      	orrs	r2, r1
 80017f4:	641a      	str	r2, [r3, #64]	; 0x40
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <HAL_MspInit+0x58>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	2201      	movs	r2, #1
 80017fc:	4013      	ands	r3, r2
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	4b0e      	ldr	r3, [pc, #56]	; (800183c <HAL_MspInit+0x58>)
 8001804:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001806:	4b0d      	ldr	r3, [pc, #52]	; (800183c <HAL_MspInit+0x58>)
 8001808:	2180      	movs	r1, #128	; 0x80
 800180a:	0549      	lsls	r1, r1, #21
 800180c:	430a      	orrs	r2, r1
 800180e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001810:	4b0a      	ldr	r3, [pc, #40]	; (800183c <HAL_MspInit+0x58>)
 8001812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	055b      	lsls	r3, r3, #21
 8001818:	4013      	ands	r3, r2
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer 
  */
  HAL_SYSCFG_DisableVREFBUF();
 800181e:	f000 fad9 	bl	8001dd4 <HAL_SYSCFG_DisableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode 
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8001822:	2002      	movs	r0, #2
 8001824:	f000 fac2 	bl	8001dac <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_SYSCFG_DisableDBATT(LL_SYSCFG_UCPD1_STROBE | LL_SYSCFG_UCPD2_STROBE);
 8001828:	23c0      	movs	r3, #192	; 0xc0
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	0018      	movs	r0, r3
 800182e:	f7ff ffc9 	bl	80017c4 <LL_SYSCFG_DisableDBATT>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	46bd      	mov	sp, r7
 8001836:	b002      	add	sp, #8
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	40021000 	.word	0x40021000

08001840 <LL_EXTI_IsActiveFallingFlag_0_31>:
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->FPR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001848:	4b06      	ldr	r3, [pc, #24]	; (8001864 <LL_EXTI_IsActiveFallingFlag_0_31+0x24>)
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	4013      	ands	r3, r2
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	429a      	cmp	r2, r3
 8001854:	d101      	bne.n	800185a <LL_EXTI_IsActiveFallingFlag_0_31+0x1a>
 8001856:	2301      	movs	r3, #1
 8001858:	e000      	b.n	800185c <LL_EXTI_IsActiveFallingFlag_0_31+0x1c>
 800185a:	2300      	movs	r3, #0
}
 800185c:	0018      	movs	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	b002      	add	sp, #8
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40021800 	.word	0x40021800

08001868 <LL_EXTI_ClearFallingFlag_0_31>:
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8001870:	4b03      	ldr	r3, [pc, #12]	; (8001880 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	611a      	str	r2, [r3, #16]
}
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	46bd      	mov	sp, r7
 800187a:	b002      	add	sp, #8
 800187c:	bd80      	pop	{r7, pc}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	40021800 	.word	0x40021800

08001884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <HardFault_Handler+0x4>

08001894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001898:	46c0      	nop			; (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ac:	f000 fa42 	bl	8001d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80018bc:	4b03      	ldr	r3, [pc, #12]	; (80018cc <RTC_TAMP_IRQHandler+0x14>)
 80018be:	0018      	movs	r0, r3
 80018c0:	f002 fba0 	bl	8004004 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	2000009c 	.word	0x2000009c

080018d0 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  if (LL_EXTI_IsActiveFallingFlag_0_31(LL_EXTI_LINE_1) != RESET)
 80018d4:	2002      	movs	r0, #2
 80018d6:	f7ff ffb3 	bl	8001840 <LL_EXTI_IsActiveFallingFlag_0_31>
 80018da:	1e03      	subs	r3, r0, #0
 80018dc:	d004      	beq.n	80018e8 <EXTI0_1_IRQHandler+0x18>
  {
    LL_EXTI_ClearFallingFlag_0_31(LL_EXTI_LINE_1);
 80018de:	2002      	movs	r0, #2
 80018e0:	f7ff ffc2 	bl	8001868 <LL_EXTI_ClearFallingFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_1_FALLING */
    OWN_LL_EXTI();
 80018e4:	f7fe fd18 	bl	8000318 <OWN_LL_EXTI>
    /* USER CODE END LL_EXTI_LINE_1_FALLING */
  }
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80018e8:	46c0      	nop			; (mov r8, r8)
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018f4:	4b03      	ldr	r3, [pc, #12]	; (8001904 <TIM2_IRQHandler+0x14>)
 80018f6:	0018      	movs	r0, r3
 80018f8:	f002 fdfc 	bl	80044f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018fc:	46c0      	nop			; (mov r8, r8)
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	46c0      	nop			; (mov r8, r8)
 8001904:	20000108 	.word	0x20000108

08001908 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800190c:	4b03      	ldr	r3, [pc, #12]	; (800191c <TIM14_IRQHandler+0x14>)
 800190e:	0018      	movs	r0, r3
 8001910:	f002 fdf0 	bl	80044f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001914:	46c0      	nop			; (mov r8, r8)
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	46c0      	nop			; (mov r8, r8)
 800191c:	20000148 	.word	0x20000148

08001920 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001924:	4b03      	ldr	r3, [pc, #12]	; (8001934 <SystemInit+0x14>)
 8001926:	2280      	movs	r2, #128	; 0x80
 8001928:	0512      	lsls	r2, r2, #20
 800192a:	609a      	str	r2, [r3, #8]
#endif
}
 800192c:	46c0      	nop			; (mov r8, r8)
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <MX_TIM2_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim17;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08e      	sub	sp, #56	; 0x38
 800193c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193e:	2328      	movs	r3, #40	; 0x28
 8001940:	18fb      	adds	r3, r7, r3
 8001942:	0018      	movs	r0, r3
 8001944:	2310      	movs	r3, #16
 8001946:	001a      	movs	r2, r3
 8001948:	2100      	movs	r1, #0
 800194a:	f004 f833 	bl	80059b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194e:	231c      	movs	r3, #28
 8001950:	18fb      	adds	r3, r7, r3
 8001952:	0018      	movs	r0, r3
 8001954:	230c      	movs	r3, #12
 8001956:	001a      	movs	r2, r3
 8001958:	2100      	movs	r1, #0
 800195a:	f004 f82b 	bl	80059b4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800195e:	003b      	movs	r3, r7
 8001960:	0018      	movs	r0, r3
 8001962:	231c      	movs	r3, #28
 8001964:	001a      	movs	r2, r3
 8001966:	2100      	movs	r1, #0
 8001968:	f004 f824 	bl	80059b4 <memset>

  htim2.Instance = TIM2;
 800196c:	4b34      	ldr	r3, [pc, #208]	; (8001a40 <MX_TIM2_Init+0x108>)
 800196e:	2280      	movs	r2, #128	; 0x80
 8001970:	05d2      	lsls	r2, r2, #23
 8001972:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001974:	4b32      	ldr	r3, [pc, #200]	; (8001a40 <MX_TIM2_Init+0x108>)
 8001976:	2200      	movs	r2, #0
 8001978:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197a:	4b31      	ldr	r3, [pc, #196]	; (8001a40 <MX_TIM2_Init+0x108>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 224;
 8001980:	4b2f      	ldr	r3, [pc, #188]	; (8001a40 <MX_TIM2_Init+0x108>)
 8001982:	22e0      	movs	r2, #224	; 0xe0
 8001984:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001986:	4b2e      	ldr	r3, [pc, #184]	; (8001a40 <MX_TIM2_Init+0x108>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198c:	4b2c      	ldr	r3, [pc, #176]	; (8001a40 <MX_TIM2_Init+0x108>)
 800198e:	2200      	movs	r2, #0
 8001990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001992:	4b2b      	ldr	r3, [pc, #172]	; (8001a40 <MX_TIM2_Init+0x108>)
 8001994:	0018      	movs	r0, r3
 8001996:	f002 fc71 	bl	800427c <HAL_TIM_Base_Init>
 800199a:	1e03      	subs	r3, r0, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800199e:	f7ff fc95 	bl	80012cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019a2:	2128      	movs	r1, #40	; 0x28
 80019a4:	187b      	adds	r3, r7, r1
 80019a6:	2280      	movs	r2, #128	; 0x80
 80019a8:	0152      	lsls	r2, r2, #5
 80019aa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019ac:	187a      	adds	r2, r7, r1
 80019ae:	4b24      	ldr	r3, [pc, #144]	; (8001a40 <MX_TIM2_Init+0x108>)
 80019b0:	0011      	movs	r1, r2
 80019b2:	0018      	movs	r0, r3
 80019b4:	f002 ffce 	bl	8004954 <HAL_TIM_ConfigClockSource>
 80019b8:	1e03      	subs	r3, r0, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80019bc:	f7ff fc86 	bl	80012cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019c0:	4b1f      	ldr	r3, [pc, #124]	; (8001a40 <MX_TIM2_Init+0x108>)
 80019c2:	0018      	movs	r0, r3
 80019c4:	f002 fcda 	bl	800437c <HAL_TIM_PWM_Init>
 80019c8:	1e03      	subs	r3, r0, #0
 80019ca:	d001      	beq.n	80019d0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80019cc:	f7ff fc7e 	bl	80012cc <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 80019d0:	4b1b      	ldr	r3, [pc, #108]	; (8001a40 <MX_TIM2_Init+0x108>)
 80019d2:	2108      	movs	r1, #8
 80019d4:	0018      	movs	r0, r3
 80019d6:	f002 fd05 	bl	80043e4 <HAL_TIM_OnePulse_Init>
 80019da:	1e03      	subs	r3, r0, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 80019de:	f7ff fc75 	bl	80012cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e2:	211c      	movs	r1, #28
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ea:	187b      	adds	r3, r7, r1
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019f0:	187a      	adds	r2, r7, r1
 80019f2:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <MX_TIM2_Init+0x108>)
 80019f4:	0011      	movs	r1, r2
 80019f6:	0018      	movs	r0, r3
 80019f8:	f003 fc90 	bl	800531c <HAL_TIMEx_MasterConfigSynchronization>
 80019fc:	1e03      	subs	r3, r0, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8001a00:	f7ff fc64 	bl	80012cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001a04:	003b      	movs	r3, r7
 8001a06:	2270      	movs	r2, #112	; 0x70
 8001a08:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1;
 8001a0a:	003b      	movs	r3, r7
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a10:	003b      	movs	r3, r7
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001a16:	003b      	movs	r3, r7
 8001a18:	2204      	movs	r2, #4
 8001a1a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a1c:	0039      	movs	r1, r7
 8001a1e:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <MX_TIM2_Init+0x108>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	0018      	movs	r0, r3
 8001a24:	f002 fe98 	bl	8004758 <HAL_TIM_PWM_ConfigChannel>
 8001a28:	1e03      	subs	r3, r0, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001a2c:	f7ff fc4e 	bl	80012cc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8001a30:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <MX_TIM2_Init+0x108>)
 8001a32:	0018      	movs	r0, r3
 8001a34:	f000 f8ae 	bl	8001b94 <HAL_TIM_MspPostInit>

}
 8001a38:	46c0      	nop			; (mov r8, r8)
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b00e      	add	sp, #56	; 0x38
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000108 	.word	0x20000108

08001a44 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0

  htim14.Instance = TIM14;
 8001a48:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <MX_TIM14_Init+0x40>)
 8001a4a:	4a0f      	ldr	r2, [pc, #60]	; (8001a88 <MX_TIM14_Init+0x44>)
 8001a4c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 63;
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <MX_TIM14_Init+0x40>)
 8001a50:	223f      	movs	r2, #63	; 0x3f
 8001a52:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <MX_TIM14_Init+0x40>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 5000;
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <MX_TIM14_Init+0x40>)
 8001a5c:	4a0b      	ldr	r2, [pc, #44]	; (8001a8c <MX_TIM14_Init+0x48>)
 8001a5e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <MX_TIM14_Init+0x40>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a66:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <MX_TIM14_Init+0x40>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <MX_TIM14_Init+0x40>)
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f002 fc04 	bl	800427c <HAL_TIM_Base_Init>
 8001a74:	1e03      	subs	r3, r0, #0
 8001a76:	d001      	beq.n	8001a7c <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8001a78:	f7ff fc28 	bl	80012cc <Error_Handler>
  }

}
 8001a7c:	46c0      	nop			; (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	46c0      	nop			; (mov r8, r8)
 8001a84:	20000148 	.word	0x20000148
 8001a88:	40002000 	.word	0x40002000
 8001a8c:	00001388 	.word	0x00001388

08001a90 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001a96:	4a10      	ldr	r2, [pc, #64]	; (8001ad8 <MX_TIM17_Init+0x48>)
 8001a98:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 63999;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001a9c:	4a0f      	ldr	r2, [pc, #60]	; (8001adc <MX_TIM17_Init+0x4c>)
 8001a9e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001aa8:	4a0d      	ldr	r2, [pc, #52]	; (8001ae0 <MX_TIM17_Init+0x50>)
 8001aaa:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab8:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001abe:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <MX_TIM17_Init+0x44>)
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f002 fbdb 	bl	800427c <HAL_TIM_Base_Init>
 8001ac6:	1e03      	subs	r3, r0, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8001aca:	f7ff fbff 	bl	80012cc <Error_Handler>
  }

}
 8001ace:	46c0      	nop			; (mov r8, r8)
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200000c8 	.word	0x200000c8
 8001ad8:	40014800 	.word	0x40014800
 8001adc:	0000f9ff 	.word	0x0000f9ff
 8001ae0:	0000ffff 	.word	0x0000ffff

08001ae4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	05db      	lsls	r3, r3, #23
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d114      	bne.n	8001b22 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001af8:	4b23      	ldr	r3, [pc, #140]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001afa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001afc:	4b22      	ldr	r3, [pc, #136]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001afe:	2101      	movs	r1, #1
 8001b00:	430a      	orrs	r2, r1
 8001b02:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b04:	4b20      	ldr	r3, [pc, #128]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b08:	2201      	movs	r2, #1
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b10:	2200      	movs	r2, #0
 8001b12:	2100      	movs	r1, #0
 8001b14:	200f      	movs	r0, #15
 8001b16:	f000 fc93 	bl	8002440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b1a:	200f      	movs	r0, #15
 8001b1c:	f000 fca5 	bl	800246a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001b20:	e02e      	b.n	8001b80 <HAL_TIM_Base_MspInit+0x9c>
  else if(tim_baseHandle->Instance==TIM14)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a19      	ldr	r2, [pc, #100]	; (8001b8c <HAL_TIM_Base_MspInit+0xa8>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d116      	bne.n	8001b5a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001b2c:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001b2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b30:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001b32:	2180      	movs	r1, #128	; 0x80
 8001b34:	0209      	lsls	r1, r1, #8
 8001b36:	430a      	orrs	r2, r1
 8001b38:	641a      	str	r2, [r3, #64]	; 0x40
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001b3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b3e:	2380      	movs	r3, #128	; 0x80
 8001b40:	021b      	lsls	r3, r3, #8
 8001b42:	4013      	ands	r3, r2
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	2013      	movs	r0, #19
 8001b4e:	f000 fc77 	bl	8002440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001b52:	2013      	movs	r0, #19
 8001b54:	f000 fc89 	bl	800246a <HAL_NVIC_EnableIRQ>
}
 8001b58:	e012      	b.n	8001b80 <HAL_TIM_Base_MspInit+0x9c>
  else if(tim_baseHandle->Instance==TIM17)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a0c      	ldr	r2, [pc, #48]	; (8001b90 <HAL_TIM_Base_MspInit+0xac>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d10d      	bne.n	8001b80 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001b66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b68:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001b6a:	2180      	movs	r1, #128	; 0x80
 8001b6c:	02c9      	lsls	r1, r1, #11
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	641a      	str	r2, [r3, #64]	; 0x40
 8001b72:	4b05      	ldr	r3, [pc, #20]	; (8001b88 <HAL_TIM_Base_MspInit+0xa4>)
 8001b74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b76:	2380      	movs	r3, #128	; 0x80
 8001b78:	02db      	lsls	r3, r3, #11
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
}
 8001b80:	46c0      	nop			; (mov r8, r8)
 8001b82:	46bd      	mov	sp, r7
 8001b84:	b006      	add	sp, #24
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40002000 	.word	0x40002000
 8001b90:	40014800 	.word	0x40014800

08001b94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b088      	sub	sp, #32
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9c:	230c      	movs	r3, #12
 8001b9e:	18fb      	adds	r3, r7, r3
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	2314      	movs	r3, #20
 8001ba4:	001a      	movs	r2, r3
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	f003 ff04 	bl	80059b4 <memset>
  if(timHandle->Instance==TIM2)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	05db      	lsls	r3, r3, #23
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d123      	bne.n	8001c00 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb8:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <HAL_TIM_MspPostInit+0x74>)
 8001bba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <HAL_TIM_MspPostInit+0x74>)
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	635a      	str	r2, [r3, #52]	; 0x34
 8001bc4:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <HAL_TIM_MspPostInit+0x74>)
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bc8:	2201      	movs	r2, #1
 8001bca:	4013      	ands	r3, r2
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001bd0:	210c      	movs	r1, #12
 8001bd2:	187b      	adds	r3, r7, r1
 8001bd4:	2280      	movs	r2, #128	; 0x80
 8001bd6:	0212      	lsls	r2, r2, #8
 8001bd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bda:	187b      	adds	r3, r7, r1
 8001bdc:	2202      	movs	r2, #2
 8001bde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	187b      	adds	r3, r7, r1
 8001be2:	2200      	movs	r2, #0
 8001be4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001be6:	187b      	adds	r3, r7, r1
 8001be8:	2201      	movs	r2, #1
 8001bea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001bec:	187b      	adds	r3, r7, r1
 8001bee:	2202      	movs	r2, #2
 8001bf0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf2:	187a      	adds	r2, r7, r1
 8001bf4:	23a0      	movs	r3, #160	; 0xa0
 8001bf6:	05db      	lsls	r3, r3, #23
 8001bf8:	0011      	movs	r1, r2
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	f000 fe08 	bl	8002810 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001c00:	46c0      	nop			; (mov r8, r8)
 8001c02:	46bd      	mov	sp, r7
 8001c04:	b008      	add	sp, #32
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40021000 	.word	0x40021000

08001c0c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c0c:	480d      	ldr	r0, [pc, #52]	; (8001c44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c0e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c10:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c12:	e003      	b.n	8001c1c <LoopCopyDataInit>

08001c14 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c14:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001c16:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c18:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c1a:	3104      	adds	r1, #4

08001c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c1c:	480b      	ldr	r0, [pc, #44]	; (8001c4c <LoopForever+0xa>)
  ldr r3, =_edata
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <LoopForever+0xe>)
  adds r2, r0, r1
 8001c20:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c22:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c24:	d3f6      	bcc.n	8001c14 <CopyDataInit>
  ldr r2, =_sbss
 8001c26:	4a0b      	ldr	r2, [pc, #44]	; (8001c54 <LoopForever+0x12>)
  b LoopFillZerobss
 8001c28:	e002      	b.n	8001c30 <LoopFillZerobss>

08001c2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  str  r3, [r2]
 8001c2c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c2e:	3204      	adds	r2, #4

08001c30 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <LoopForever+0x16>)
  cmp r2, r3
 8001c32:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c34:	d3f9      	bcc.n	8001c2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001c36:	f7ff fe73 	bl	8001920 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001c3a:	f003 fe97 	bl	800596c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c3e:	f7ff faa3 	bl	8001188 <main>

08001c42 <LoopForever>:

LoopForever:
    b LoopForever
 8001c42:	e7fe      	b.n	8001c42 <LoopForever>
  ldr   r0, =_estack
 8001c44:	20009000 	.word	0x20009000
  ldr r3, =_sidata
 8001c48:	08005ab4 	.word	0x08005ab4
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c50:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8001c54:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8001c58:	2000018c 	.word	0x2000018c

08001c5c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c5c:	e7fe      	b.n	8001c5c <ADC1_COMP_IRQHandler>
	...

08001c60 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c66:	1dfb      	adds	r3, r7, #7
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <HAL_Init+0x3c>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <HAL_Init+0x3c>)
 8001c72:	2180      	movs	r1, #128	; 0x80
 8001c74:	0049      	lsls	r1, r1, #1
 8001c76:	430a      	orrs	r2, r1
 8001c78:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	f000 f810 	bl	8001ca0 <HAL_InitTick>
 8001c80:	1e03      	subs	r3, r0, #0
 8001c82:	d003      	beq.n	8001c8c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001c84:	1dfb      	adds	r3, r7, #7
 8001c86:	2201      	movs	r2, #1
 8001c88:	701a      	strb	r2, [r3, #0]
 8001c8a:	e001      	b.n	8001c90 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001c8c:	f7ff fdaa 	bl	80017e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c90:	1dfb      	adds	r3, r7, #7
 8001c92:	781b      	ldrb	r3, [r3, #0]
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b002      	add	sp, #8
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40022000 	.word	0x40022000

08001ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b590      	push	{r4, r7, lr}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ca8:	230f      	movs	r3, #15
 8001caa:	18fb      	adds	r3, r7, r3
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8001cb0:	4b1d      	ldr	r3, [pc, #116]	; (8001d28 <HAL_InitTick+0x88>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d02b      	beq.n	8001d10 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8001cb8:	4b1c      	ldr	r3, [pc, #112]	; (8001d2c <HAL_InitTick+0x8c>)
 8001cba:	681c      	ldr	r4, [r3, #0]
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <HAL_InitTick+0x88>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	0019      	movs	r1, r3
 8001cc2:	23fa      	movs	r3, #250	; 0xfa
 8001cc4:	0098      	lsls	r0, r3, #2
 8001cc6:	f7fe fa1d 	bl	8000104 <__udivsi3>
 8001cca:	0003      	movs	r3, r0
 8001ccc:	0019      	movs	r1, r3
 8001cce:	0020      	movs	r0, r4
 8001cd0:	f7fe fa18 	bl	8000104 <__udivsi3>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	0018      	movs	r0, r3
 8001cd8:	f000 fbdb 	bl	8002492 <HAL_SYSTICK_Config>
 8001cdc:	1e03      	subs	r3, r0, #0
 8001cde:	d112      	bne.n	8001d06 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d80a      	bhi.n	8001cfc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	2301      	movs	r3, #1
 8001cea:	425b      	negs	r3, r3
 8001cec:	2200      	movs	r2, #0
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f000 fba6 	bl	8002440 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <HAL_InitTick+0x90>)
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	e00d      	b.n	8001d18 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001cfc:	230f      	movs	r3, #15
 8001cfe:	18fb      	adds	r3, r7, r3
 8001d00:	2201      	movs	r2, #1
 8001d02:	701a      	strb	r2, [r3, #0]
 8001d04:	e008      	b.n	8001d18 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d06:	230f      	movs	r3, #15
 8001d08:	18fb      	adds	r3, r7, r3
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	701a      	strb	r2, [r3, #0]
 8001d0e:	e003      	b.n	8001d18 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d10:	230f      	movs	r3, #15
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001d18:	230f      	movs	r3, #15
 8001d1a:	18fb      	adds	r3, r7, r3
 8001d1c:	781b      	ldrb	r3, [r3, #0]
}
 8001d1e:	0018      	movs	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	b005      	add	sp, #20
 8001d24:	bd90      	pop	{r4, r7, pc}
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	2000000c 	.word	0x2000000c
 8001d2c:	20000004 	.word	0x20000004
 8001d30:	20000008 	.word	0x20000008

08001d34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d38:	4b04      	ldr	r3, [pc, #16]	; (8001d4c <HAL_IncTick+0x18>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b04      	ldr	r3, [pc, #16]	; (8001d50 <HAL_IncTick+0x1c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	18d2      	adds	r2, r2, r3
 8001d42:	4b02      	ldr	r3, [pc, #8]	; (8001d4c <HAL_IncTick+0x18>)
 8001d44:	601a      	str	r2, [r3, #0]
}
 8001d46:	46c0      	nop			; (mov r8, r8)
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000188 	.word	0x20000188
 8001d50:	2000000c 	.word	0x2000000c

08001d54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  return uwTick;
 8001d58:	4b02      	ldr	r3, [pc, #8]	; (8001d64 <HAL_GetTick+0x10>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
}
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	46c0      	nop			; (mov r8, r8)
 8001d64:	20000188 	.word	0x20000188

08001d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d70:	f7ff fff0 	bl	8001d54 <HAL_GetTick>
 8001d74:	0003      	movs	r3, r0
 8001d76:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	d004      	beq.n	8001d8c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d82:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <HAL_Delay+0x40>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	18d3      	adds	r3, r2, r3
 8001d8a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d8c:	46c0      	nop			; (mov r8, r8)
 8001d8e:	f7ff ffe1 	bl	8001d54 <HAL_GetTick>
 8001d92:	0002      	movs	r2, r0
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d8f7      	bhi.n	8001d8e <HAL_Delay+0x26>
  {
  }
}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b004      	add	sp, #16
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	2000000c 	.word	0x2000000c

08001dac <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *          This parameter can be one of the following values:
  *          @arg @ref SYSCFG_VREFBUF_HighImpedance
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8001db4:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2202      	movs	r2, #2
 8001dba:	4393      	bics	r3, r2
 8001dbc:	0019      	movs	r1, r3
 8001dbe:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	601a      	str	r2, [r3, #0]
}
 8001dc6:	46c0      	nop			; (mov r8, r8)
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	b002      	add	sp, #8
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	46c0      	nop			; (mov r8, r8)
 8001dd0:	40010030 	.word	0x40010030

08001dd4 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8001dd8:	4b04      	ldr	r3, [pc, #16]	; (8001dec <HAL_SYSCFG_DisableVREFBUF+0x18>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <HAL_SYSCFG_DisableVREFBUF+0x18>)
 8001dde:	2101      	movs	r1, #1
 8001de0:	438a      	bics	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]
}
 8001de4:	46c0      	nop			; (mov r8, r8)
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	40010030 	.word	0x40010030

08001df0 <LL_EXTI_EnableIT_0_31>:
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001df8:	4a05      	ldr	r2, [pc, #20]	; (8001e10 <LL_EXTI_EnableIT_0_31+0x20>)
 8001dfa:	2380      	movs	r3, #128	; 0x80
 8001dfc:	58d2      	ldr	r2, [r2, r3]
 8001dfe:	4904      	ldr	r1, [pc, #16]	; (8001e10 <LL_EXTI_EnableIT_0_31+0x20>)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	2280      	movs	r2, #128	; 0x80
 8001e06:	508b      	str	r3, [r1, r2]
}
 8001e08:	46c0      	nop			; (mov r8, r8)
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	b002      	add	sp, #8
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40021800 	.word	0x40021800

08001e14 <LL_EXTI_DisableIT_0_31>:
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001e1c:	4a06      	ldr	r2, [pc, #24]	; (8001e38 <LL_EXTI_DisableIT_0_31+0x24>)
 8001e1e:	2380      	movs	r3, #128	; 0x80
 8001e20:	58d3      	ldr	r3, [r2, r3]
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	43d2      	mvns	r2, r2
 8001e26:	4904      	ldr	r1, [pc, #16]	; (8001e38 <LL_EXTI_DisableIT_0_31+0x24>)
 8001e28:	4013      	ands	r3, r2
 8001e2a:	2280      	movs	r2, #128	; 0x80
 8001e2c:	508b      	str	r3, [r1, r2]
}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	46bd      	mov	sp, r7
 8001e32:	b002      	add	sp, #8
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	40021800 	.word	0x40021800

08001e3c <LL_EXTI_EnableEvent_0_31>:
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001e44:	4a05      	ldr	r2, [pc, #20]	; (8001e5c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001e46:	2384      	movs	r3, #132	; 0x84
 8001e48:	58d2      	ldr	r2, [r2, r3]
 8001e4a:	4904      	ldr	r1, [pc, #16]	; (8001e5c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	2284      	movs	r2, #132	; 0x84
 8001e52:	508b      	str	r3, [r1, r2]
}
 8001e54:	46c0      	nop			; (mov r8, r8)
 8001e56:	46bd      	mov	sp, r7
 8001e58:	b002      	add	sp, #8
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40021800 	.word	0x40021800

08001e60 <LL_EXTI_DisableEvent_0_31>:
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001e68:	4a06      	ldr	r2, [pc, #24]	; (8001e84 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001e6a:	2384      	movs	r3, #132	; 0x84
 8001e6c:	58d3      	ldr	r3, [r2, r3]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	43d2      	mvns	r2, r2
 8001e72:	4904      	ldr	r1, [pc, #16]	; (8001e84 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	2284      	movs	r2, #132	; 0x84
 8001e78:	508b      	str	r3, [r1, r2]
}
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	b002      	add	sp, #8
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	40021800 	.word	0x40021800

08001e88 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001e90:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001e92:	6819      	ldr	r1, [r3, #0]
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	601a      	str	r2, [r3, #0]
}
 8001e9c:	46c0      	nop			; (mov r8, r8)
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	b002      	add	sp, #8
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40021800 	.word	0x40021800

08001ea8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001eb0:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	43d9      	mvns	r1, r3
 8001eb8:	4b03      	ldr	r3, [pc, #12]	; (8001ec8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001eba:	400a      	ands	r2, r1
 8001ebc:	601a      	str	r2, [r3, #0]
}
 8001ebe:	46c0      	nop			; (mov r8, r8)
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	b002      	add	sp, #8
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			; (mov r8, r8)
 8001ec8:	40021800 	.word	0x40021800

08001ecc <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8001ed6:	6859      	ldr	r1, [r3, #4]
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	430a      	orrs	r2, r1
 8001ede:	605a      	str	r2, [r3, #4]
}
 8001ee0:	46c0      	nop			; (mov r8, r8)
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b002      	add	sp, #8
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021800 	.word	0x40021800

08001eec <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	43d9      	mvns	r1, r3
 8001efc:	4b03      	ldr	r3, [pc, #12]	; (8001f0c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001efe:	400a      	ands	r2, r1
 8001f00:	605a      	str	r2, [r3, #4]
}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b002      	add	sp, #8
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	40021800 	.word	0x40021800

08001f10 <LL_EXTI_ClearFallingFlag_0_31>:
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8001f18:	4b03      	ldr	r3, [pc, #12]	; (8001f28 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	611a      	str	r2, [r3, #16]
}
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	46bd      	mov	sp, r7
 8001f22:	b002      	add	sp, #8
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	46c0      	nop			; (mov r8, r8)
 8001f28:	40021800 	.word	0x40021800

08001f2c <LL_EXTI_ClearRisingFlag_0_31>:
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8001f34:	4b03      	ldr	r3, [pc, #12]	; (8001f44 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	60da      	str	r2, [r3, #12]
}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b002      	add	sp, #8
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	40021800 	.word	0x40021800

08001f48 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b088      	sub	sp, #32
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8001f54:	231f      	movs	r3, #31
 8001f56:	18fb      	adds	r3, r7, r3
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d104      	bne.n	8001f6c <HAL_COMP_Init+0x24>
  {
    status = HAL_ERROR;
 8001f62:	231f      	movs	r3, #31
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	2201      	movs	r2, #1
 8001f68:	701a      	strb	r2, [r3, #0]
 8001f6a:	e13a      	b.n	80021e2 <HAL_COMP_Init+0x29a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	0fdb      	lsrs	r3, r3, #31
 8001f74:	07da      	lsls	r2, r3, #31
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	061b      	lsls	r3, r3, #24
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d104      	bne.n	8001f88 <HAL_COMP_Init+0x40>
  {
    status = HAL_ERROR;
 8001f7e:	231f      	movs	r3, #31
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	2201      	movs	r2, #1
 8001f84:	701a      	strb	r2, [r3, #0]
 8001f86:	e12c      	b.n	80021e2 <HAL_COMP_Init+0x29a>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2229      	movs	r2, #41	; 0x29
 8001f8c:	5c9b      	ldrb	r3, [r3, r2]
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10a      	bne.n	8001faa <HAL_COMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2228      	movs	r2, #40	; 0x28
 8001f98:	2100      	movs	r1, #0
 8001f9a:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	f7fe fb17 	bl	80005d8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2230      	movs	r2, #48	; 0x30
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a83      	ldr	r2, [pc, #524]	; (80021f0 <HAL_COMP_Init+0x2a8>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	430a      	orrs	r2, r1
 8001fee:	601a      	str	r2, [r3, #0]

    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	2380      	movs	r3, #128	; 0x80
 8001ff6:	011b      	lsls	r3, r3, #4
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d10d      	bne.n	8002018 <HAL_COMP_Init+0xd0>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8001ffc:	4b7d      	ldr	r3, [pc, #500]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	4b7c      	ldr	r3, [pc, #496]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002002:	497d      	ldr	r1, [pc, #500]	; (80021f8 <HAL_COMP_Init+0x2b0>)
 8002004:	400a      	ands	r2, r1
 8002006:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8002008:	4b7a      	ldr	r3, [pc, #488]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	4b79      	ldr	r3, [pc, #484]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 800200e:	2180      	movs	r1, #128	; 0x80
 8002010:	0109      	lsls	r1, r1, #4
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	e01f      	b.n	8002058 <HAL_COMP_Init+0x110>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	23c0      	movs	r3, #192	; 0xc0
 800201e:	015b      	lsls	r3, r3, #5
 8002020:	429a      	cmp	r2, r3
 8002022:	d10d      	bne.n	8002040 <HAL_COMP_Init+0xf8>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8002024:	4b73      	ldr	r3, [pc, #460]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b72      	ldr	r3, [pc, #456]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 800202a:	2180      	movs	r1, #128	; 0x80
 800202c:	0109      	lsls	r1, r1, #4
 800202e:	430a      	orrs	r2, r1
 8002030:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8002032:	4b70      	ldr	r3, [pc, #448]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002034:	685a      	ldr	r2, [r3, #4]
 8002036:	4b6f      	ldr	r3, [pc, #444]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002038:	496f      	ldr	r1, [pc, #444]	; (80021f8 <HAL_COMP_Init+0x2b0>)
 800203a:	400a      	ands	r2, r1
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	e00b      	b.n	8002058 <HAL_COMP_Init+0x110>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8002040:	4b6c      	ldr	r3, [pc, #432]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4b6b      	ldr	r3, [pc, #428]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002046:	496c      	ldr	r1, [pc, #432]	; (80021f8 <HAL_COMP_Init+0x2b0>)
 8002048:	400a      	ands	r2, r1
 800204a:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800204c:	4b69      	ldr	r3, [pc, #420]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 800204e:	685a      	ldr	r2, [r3, #4]
 8002050:	4b68      	ldr	r3, [pc, #416]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002052:	4969      	ldr	r1, [pc, #420]	; (80021f8 <HAL_COMP_Init+0x2b0>)
 8002054:	400a      	ands	r2, r1
 8002056:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	2280      	movs	r2, #128	; 0x80
 800205e:	01d2      	lsls	r2, r2, #7
 8002060:	4293      	cmp	r3, r2
 8002062:	d006      	beq.n	8002072 <HAL_COMP_Init+0x12a>
 8002064:	22a0      	movs	r2, #160	; 0xa0
 8002066:	01d2      	lsls	r2, r2, #7
 8002068:	4293      	cmp	r3, r2
 800206a:	d010      	beq.n	800208e <HAL_COMP_Init+0x146>
 800206c:	2b01      	cmp	r3, #1
 800206e:	d01c      	beq.n	80020aa <HAL_COMP_Init+0x162>
 8002070:	e02a      	b.n	80020c8 <HAL_COMP_Init+0x180>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8002072:	4b60      	ldr	r3, [pc, #384]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4b5f      	ldr	r3, [pc, #380]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002078:	2180      	movs	r1, #128	; 0x80
 800207a:	01c9      	lsls	r1, r1, #7
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8002080:	4b5c      	ldr	r3, [pc, #368]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	4b5b      	ldr	r3, [pc, #364]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002086:	495d      	ldr	r1, [pc, #372]	; (80021fc <HAL_COMP_Init+0x2b4>)
 8002088:	400a      	ands	r2, r1
 800208a:	605a      	str	r2, [r3, #4]
        break;
 800208c:	e029      	b.n	80020e2 <HAL_COMP_Init+0x19a>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800208e:	4b59      	ldr	r3, [pc, #356]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	4b58      	ldr	r3, [pc, #352]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002094:	4959      	ldr	r1, [pc, #356]	; (80021fc <HAL_COMP_Init+0x2b4>)
 8002096:	400a      	ands	r2, r1
 8002098:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 800209a:	4b56      	ldr	r3, [pc, #344]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	4b55      	ldr	r3, [pc, #340]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020a0:	2180      	movs	r1, #128	; 0x80
 80020a2:	01c9      	lsls	r1, r1, #7
 80020a4:	430a      	orrs	r2, r1
 80020a6:	605a      	str	r2, [r3, #4]
        break;
 80020a8:	e01b      	b.n	80020e2 <HAL_COMP_Init+0x19a>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80020aa:	4b52      	ldr	r3, [pc, #328]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	4b51      	ldr	r3, [pc, #324]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020b0:	2180      	movs	r1, #128	; 0x80
 80020b2:	01c9      	lsls	r1, r1, #7
 80020b4:	430a      	orrs	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80020b8:	4b4e      	ldr	r3, [pc, #312]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	4b4d      	ldr	r3, [pc, #308]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020be:	2180      	movs	r1, #128	; 0x80
 80020c0:	01c9      	lsls	r1, r1, #7
 80020c2:	430a      	orrs	r2, r1
 80020c4:	605a      	str	r2, [r3, #4]
        break;
 80020c6:	e00c      	b.n	80020e2 <HAL_COMP_Init+0x19a>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80020c8:	4b4a      	ldr	r3, [pc, #296]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b49      	ldr	r3, [pc, #292]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020ce:	494b      	ldr	r1, [pc, #300]	; (80021fc <HAL_COMP_Init+0x2b4>)
 80020d0:	400a      	ands	r2, r1
 80020d2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80020d4:	4b47      	ldr	r3, [pc, #284]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	4b46      	ldr	r3, [pc, #280]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 80020da:	4948      	ldr	r1, [pc, #288]	; (80021fc <HAL_COMP_Init+0x2b4>)
 80020dc:	400a      	ands	r2, r1
 80020de:	605a      	str	r2, [r3, #4]
        break;
 80020e0:	46c0      	nop			; (mov r8, r8)
    }

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2230      	movs	r2, #48	; 0x30
 80020ea:	4013      	ands	r3, r2
 80020ec:	d016      	beq.n	800211c <HAL_COMP_Init+0x1d4>
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d113      	bne.n	800211c <HAL_COMP_Init+0x1d4>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80020f4:	4b42      	ldr	r3, [pc, #264]	; (8002200 <HAL_COMP_Init+0x2b8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4942      	ldr	r1, [pc, #264]	; (8002204 <HAL_COMP_Init+0x2bc>)
 80020fa:	0018      	movs	r0, r3
 80020fc:	f7fe f802 	bl	8000104 <__udivsi3>
 8002100:	0003      	movs	r3, r0
 8002102:	001a      	movs	r2, r3
 8002104:	0013      	movs	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	189b      	adds	r3, r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800210e:	e002      	b.n	8002116 <HAL_COMP_Init+0x1ce>
      {
        wait_loop_index--;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	3b01      	subs	r3, #1
 8002114:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1f9      	bne.n	8002110 <HAL_COMP_Init+0x1c8>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a34      	ldr	r2, [pc, #208]	; (80021f4 <HAL_COMP_Init+0x2ac>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d102      	bne.n	800212c <HAL_COMP_Init+0x1e4>
 8002126:	2380      	movs	r3, #128	; 0x80
 8002128:	029b      	lsls	r3, r3, #10
 800212a:	e001      	b.n	8002130 <HAL_COMP_Init+0x1e8>
 800212c:	2380      	movs	r3, #128	; 0x80
 800212e:	02db      	lsls	r3, r3, #11
 8002130:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002136:	2203      	movs	r2, #3
 8002138:	4013      	ands	r3, r2
 800213a:	d040      	beq.n	80021be <HAL_COMP_Init+0x276>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	2210      	movs	r2, #16
 8002142:	4013      	ands	r3, r2
 8002144:	d004      	beq.n	8002150 <HAL_COMP_Init+0x208>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	0018      	movs	r0, r3
 800214a:	f7ff fe9d 	bl	8001e88 <LL_EXTI_EnableRisingTrig_0_31>
 800214e:	e003      	b.n	8002158 <HAL_COMP_Init+0x210>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	0018      	movs	r0, r3
 8002154:	f7ff fea8 	bl	8001ea8 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215c:	2220      	movs	r2, #32
 800215e:	4013      	ands	r3, r2
 8002160:	d004      	beq.n	800216c <HAL_COMP_Init+0x224>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	0018      	movs	r0, r3
 8002166:	f7ff feb1 	bl	8001ecc <LL_EXTI_EnableFallingTrig_0_31>
 800216a:	e003      	b.n	8002174 <HAL_COMP_Init+0x22c>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	0018      	movs	r0, r3
 8002170:	f7ff febc 	bl	8001eec <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	0018      	movs	r0, r3
 8002178:	f7ff fed8 	bl	8001f2c <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	0018      	movs	r0, r3
 8002180:	f7ff fec6 	bl	8001f10 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002188:	2202      	movs	r2, #2
 800218a:	4013      	ands	r3, r2
 800218c:	d004      	beq.n	8002198 <HAL_COMP_Init+0x250>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	0018      	movs	r0, r3
 8002192:	f7ff fe53 	bl	8001e3c <LL_EXTI_EnableEvent_0_31>
 8002196:	e003      	b.n	80021a0 <HAL_COMP_Init+0x258>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	0018      	movs	r0, r3
 800219c:	f7ff fe60 	bl	8001e60 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a4:	2201      	movs	r2, #1
 80021a6:	4013      	ands	r3, r2
 80021a8:	d004      	beq.n	80021b4 <HAL_COMP_Init+0x26c>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	0018      	movs	r0, r3
 80021ae:	f7ff fe1f 	bl	8001df0 <LL_EXTI_EnableIT_0_31>
 80021b2:	e00c      	b.n	80021ce <HAL_COMP_Init+0x286>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	0018      	movs	r0, r3
 80021b8:	f7ff fe2c 	bl	8001e14 <LL_EXTI_DisableIT_0_31>
 80021bc:	e007      	b.n	80021ce <HAL_COMP_Init+0x286>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	0018      	movs	r0, r3
 80021c2:	f7ff fe4d 	bl	8001e60 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	0018      	movs	r0, r3
 80021ca:	f7ff fe23 	bl	8001e14 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2229      	movs	r2, #41	; 0x29
 80021d2:	5c9b      	ldrb	r3, [r3, r2]
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d103      	bne.n	80021e2 <HAL_COMP_Init+0x29a>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2229      	movs	r2, #41	; 0x29
 80021de:	2101      	movs	r1, #1
 80021e0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80021e2:	231f      	movs	r3, #31
 80021e4:	18fb      	adds	r3, r7, r3
 80021e6:	781b      	ldrb	r3, [r3, #0]
}
 80021e8:	0018      	movs	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	b008      	add	sp, #32
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	fe00740f 	.word	0xfe00740f
 80021f4:	40010200 	.word	0x40010200
 80021f8:	fffff7ff 	.word	0xfffff7ff
 80021fc:	ffffbfff 	.word	0xffffbfff
 8002200:	20000004 	.word	0x20000004
 8002204:	00030d40 	.word	0x00030d40

08002208 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8002210:	2300      	movs	r3, #0
 8002212:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002214:	230f      	movs	r3, #15
 8002216:	18fb      	adds	r3, r7, r3
 8002218:	2200      	movs	r2, #0
 800221a:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d104      	bne.n	800222c <HAL_COMP_Start+0x24>
  {
    status = HAL_ERROR;
 8002222:	230f      	movs	r3, #15
 8002224:	18fb      	adds	r3, r7, r3
 8002226:	2201      	movs	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
 800222a:	e034      	b.n	8002296 <HAL_COMP_Start+0x8e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	0fdb      	lsrs	r3, r3, #31
 8002234:	07da      	lsls	r2, r3, #31
 8002236:	2380      	movs	r3, #128	; 0x80
 8002238:	061b      	lsls	r3, r3, #24
 800223a:	429a      	cmp	r2, r3
 800223c:	d104      	bne.n	8002248 <HAL_COMP_Start+0x40>
  {
    status = HAL_ERROR;
 800223e:	230f      	movs	r3, #15
 8002240:	18fb      	adds	r3, r7, r3
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
 8002246:	e026      	b.n	8002296 <HAL_COMP_Start+0x8e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2229      	movs	r2, #41	; 0x29
 800224c:	5c9b      	ldrb	r3, [r3, r2]
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b01      	cmp	r3, #1
 8002252:	d11c      	bne.n	800228e <HAL_COMP_Start+0x86>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2101      	movs	r1, #1
 8002260:	430a      	orrs	r2, r1
 8002262:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2229      	movs	r2, #41	; 0x29
 8002268:	2102      	movs	r1, #2
 800226a:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800226c:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <HAL_COMP_Start+0x9c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	490d      	ldr	r1, [pc, #52]	; (80022a8 <HAL_COMP_Start+0xa0>)
 8002272:	0018      	movs	r0, r3
 8002274:	f7fd ff46 	bl	8000104 <__udivsi3>
 8002278:	0003      	movs	r3, r0
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800227e:	e002      	b.n	8002286 <HAL_COMP_Start+0x7e>
      {
        wait_loop_index--;
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	3b01      	subs	r3, #1
 8002284:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1f9      	bne.n	8002280 <HAL_COMP_Start+0x78>
 800228c:	e003      	b.n	8002296 <HAL_COMP_Start+0x8e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800228e:	230f      	movs	r3, #15
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	2201      	movs	r2, #1
 8002294:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002296:	230f      	movs	r3, #15
 8002298:	18fb      	adds	r3, r7, r3
 800229a:	781b      	ldrb	r3, [r3, #0]
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	b004      	add	sp, #16
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20000004 	.word	0x20000004
 80022a8:	00030d40 	.word	0x00030d40

080022ac <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	0f9b      	lsrs	r3, r3, #30
 80022bc:	2201      	movs	r2, #1
 80022be:	4013      	ands	r3, r2
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b002      	add	sp, #8
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <__NVIC_EnableIRQ>:
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	0002      	movs	r2, r0
 80022d0:	1dfb      	adds	r3, r7, #7
 80022d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80022d4:	1dfb      	adds	r3, r7, #7
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b7f      	cmp	r3, #127	; 0x7f
 80022da:	d809      	bhi.n	80022f0 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022dc:	1dfb      	adds	r3, r7, #7
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	001a      	movs	r2, r3
 80022e2:	231f      	movs	r3, #31
 80022e4:	401a      	ands	r2, r3
 80022e6:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <__NVIC_EnableIRQ+0x30>)
 80022e8:	2101      	movs	r1, #1
 80022ea:	4091      	lsls	r1, r2
 80022ec:	000a      	movs	r2, r1
 80022ee:	601a      	str	r2, [r3, #0]
}
 80022f0:	46c0      	nop			; (mov r8, r8)
 80022f2:	46bd      	mov	sp, r7
 80022f4:	b002      	add	sp, #8
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	e000e100 	.word	0xe000e100

080022fc <__NVIC_SetPriority>:
{
 80022fc:	b590      	push	{r4, r7, lr}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	0002      	movs	r2, r0
 8002304:	6039      	str	r1, [r7, #0]
 8002306:	1dfb      	adds	r3, r7, #7
 8002308:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800230a:	1dfb      	adds	r3, r7, #7
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b7f      	cmp	r3, #127	; 0x7f
 8002310:	d828      	bhi.n	8002364 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002312:	4a2f      	ldr	r2, [pc, #188]	; (80023d0 <__NVIC_SetPriority+0xd4>)
 8002314:	1dfb      	adds	r3, r7, #7
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	b25b      	sxtb	r3, r3
 800231a:	089b      	lsrs	r3, r3, #2
 800231c:	33c0      	adds	r3, #192	; 0xc0
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	589b      	ldr	r3, [r3, r2]
 8002322:	1dfa      	adds	r2, r7, #7
 8002324:	7812      	ldrb	r2, [r2, #0]
 8002326:	0011      	movs	r1, r2
 8002328:	2203      	movs	r2, #3
 800232a:	400a      	ands	r2, r1
 800232c:	00d2      	lsls	r2, r2, #3
 800232e:	21ff      	movs	r1, #255	; 0xff
 8002330:	4091      	lsls	r1, r2
 8002332:	000a      	movs	r2, r1
 8002334:	43d2      	mvns	r2, r2
 8002336:	401a      	ands	r2, r3
 8002338:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	019b      	lsls	r3, r3, #6
 800233e:	22ff      	movs	r2, #255	; 0xff
 8002340:	401a      	ands	r2, r3
 8002342:	1dfb      	adds	r3, r7, #7
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	0018      	movs	r0, r3
 8002348:	2303      	movs	r3, #3
 800234a:	4003      	ands	r3, r0
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002350:	481f      	ldr	r0, [pc, #124]	; (80023d0 <__NVIC_SetPriority+0xd4>)
 8002352:	1dfb      	adds	r3, r7, #7
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	b25b      	sxtb	r3, r3
 8002358:	089b      	lsrs	r3, r3, #2
 800235a:	430a      	orrs	r2, r1
 800235c:	33c0      	adds	r3, #192	; 0xc0
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	501a      	str	r2, [r3, r0]
}
 8002362:	e031      	b.n	80023c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002364:	4a1b      	ldr	r2, [pc, #108]	; (80023d4 <__NVIC_SetPriority+0xd8>)
 8002366:	1dfb      	adds	r3, r7, #7
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	0019      	movs	r1, r3
 800236c:	230f      	movs	r3, #15
 800236e:	400b      	ands	r3, r1
 8002370:	3b08      	subs	r3, #8
 8002372:	089b      	lsrs	r3, r3, #2
 8002374:	3306      	adds	r3, #6
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	18d3      	adds	r3, r2, r3
 800237a:	3304      	adds	r3, #4
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	1dfa      	adds	r2, r7, #7
 8002380:	7812      	ldrb	r2, [r2, #0]
 8002382:	0011      	movs	r1, r2
 8002384:	2203      	movs	r2, #3
 8002386:	400a      	ands	r2, r1
 8002388:	00d2      	lsls	r2, r2, #3
 800238a:	21ff      	movs	r1, #255	; 0xff
 800238c:	4091      	lsls	r1, r2
 800238e:	000a      	movs	r2, r1
 8002390:	43d2      	mvns	r2, r2
 8002392:	401a      	ands	r2, r3
 8002394:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	019b      	lsls	r3, r3, #6
 800239a:	22ff      	movs	r2, #255	; 0xff
 800239c:	401a      	ands	r2, r3
 800239e:	1dfb      	adds	r3, r7, #7
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	0018      	movs	r0, r3
 80023a4:	2303      	movs	r3, #3
 80023a6:	4003      	ands	r3, r0
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023ac:	4809      	ldr	r0, [pc, #36]	; (80023d4 <__NVIC_SetPriority+0xd8>)
 80023ae:	1dfb      	adds	r3, r7, #7
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	001c      	movs	r4, r3
 80023b4:	230f      	movs	r3, #15
 80023b6:	4023      	ands	r3, r4
 80023b8:	3b08      	subs	r3, #8
 80023ba:	089b      	lsrs	r3, r3, #2
 80023bc:	430a      	orrs	r2, r1
 80023be:	3306      	adds	r3, #6
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	18c3      	adds	r3, r0, r3
 80023c4:	3304      	adds	r3, #4
 80023c6:	601a      	str	r2, [r3, #0]
}
 80023c8:	46c0      	nop			; (mov r8, r8)
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b003      	add	sp, #12
 80023ce:	bd90      	pop	{r4, r7, pc}
 80023d0:	e000e100 	.word	0xe000e100
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80023dc:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <__NVIC_SystemReset+0x18>)
 80023e2:	4a04      	ldr	r2, [pc, #16]	; (80023f4 <__NVIC_SystemReset+0x1c>)
 80023e4:	60da      	str	r2, [r3, #12]
 80023e6:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80023ea:	46c0      	nop			; (mov r8, r8)
 80023ec:	e7fd      	b.n	80023ea <__NVIC_SystemReset+0x12>
 80023ee:	46c0      	nop			; (mov r8, r8)
 80023f0:	e000ed00 	.word	0xe000ed00
 80023f4:	05fa0004 	.word	0x05fa0004

080023f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	3b01      	subs	r3, #1
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <SysTick_Config+0x40>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d901      	bls.n	800240e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800240a:	2301      	movs	r3, #1
 800240c:	e010      	b.n	8002430 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800240e:	4b0b      	ldr	r3, [pc, #44]	; (800243c <SysTick_Config+0x44>)
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	3a01      	subs	r2, #1
 8002414:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002416:	2301      	movs	r3, #1
 8002418:	425b      	negs	r3, r3
 800241a:	2103      	movs	r1, #3
 800241c:	0018      	movs	r0, r3
 800241e:	f7ff ff6d 	bl	80022fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <SysTick_Config+0x44>)
 8002424:	2200      	movs	r2, #0
 8002426:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002428:	4b04      	ldr	r3, [pc, #16]	; (800243c <SysTick_Config+0x44>)
 800242a:	2207      	movs	r2, #7
 800242c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800242e:	2300      	movs	r3, #0
}
 8002430:	0018      	movs	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	b002      	add	sp, #8
 8002436:	bd80      	pop	{r7, pc}
 8002438:	00ffffff 	.word	0x00ffffff
 800243c:	e000e010 	.word	0xe000e010

08002440 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	60b9      	str	r1, [r7, #8]
 8002448:	607a      	str	r2, [r7, #4]
 800244a:	210f      	movs	r1, #15
 800244c:	187b      	adds	r3, r7, r1
 800244e:	1c02      	adds	r2, r0, #0
 8002450:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	187b      	adds	r3, r7, r1
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b25b      	sxtb	r3, r3
 800245a:	0011      	movs	r1, r2
 800245c:	0018      	movs	r0, r3
 800245e:	f7ff ff4d 	bl	80022fc <__NVIC_SetPriority>
}
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	46bd      	mov	sp, r7
 8002466:	b004      	add	sp, #16
 8002468:	bd80      	pop	{r7, pc}

0800246a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b082      	sub	sp, #8
 800246e:	af00      	add	r7, sp, #0
 8002470:	0002      	movs	r2, r0
 8002472:	1dfb      	adds	r3, r7, #7
 8002474:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002476:	1dfb      	adds	r3, r7, #7
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b25b      	sxtb	r3, r3
 800247c:	0018      	movs	r0, r3
 800247e:	f7ff ff23 	bl	80022c8 <__NVIC_EnableIRQ>
}
 8002482:	46c0      	nop			; (mov r8, r8)
 8002484:	46bd      	mov	sp, r7
 8002486:	b002      	add	sp, #8
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800248e:	f7ff ffa3 	bl	80023d8 <__NVIC_SystemReset>

08002492 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	0018      	movs	r0, r3
 800249e:	f7ff ffab 	bl	80023f8 <SysTick_Config>
 80024a2:	0003      	movs	r3, r0
}
 80024a4:	0018      	movs	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b002      	add	sp, #8
 80024aa:	bd80      	pop	{r7, pc}

080024ac <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e015      	b.n	80024ea <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	791b      	ldrb	r3, [r3, #4]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d106      	bne.n	80024d6 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f7fe f8ed 	bl	80006b0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2202      	movs	r2, #2
 80024da:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	0018      	movs	r0, r3
 80024ec:	46bd      	mov	sp, r7
 80024ee:	b002      	add	sp, #8
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
 80024fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	795b      	ldrb	r3, [r3, #5]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_DAC_Start+0x16>
 8002504:	2302      	movs	r3, #2
 8002506:	e03f      	b.n	8002588 <HAL_DAC_Start+0x96>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2202      	movs	r2, #2
 8002512:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6819      	ldr	r1, [r3, #0]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	2210      	movs	r2, #16
 800251e:	4013      	ands	r3, r2
 8002520:	2201      	movs	r2, #1
 8002522:	409a      	lsls	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	430a      	orrs	r2, r1
 800252a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10f      	bne.n	8002552 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	223e      	movs	r2, #62	; 0x3e
 800253a:	4013      	ands	r3, r2
 800253c:	2b02      	cmp	r3, #2
 800253e:	d11c      	bne.n	800257a <HAL_DAC_Start+0x88>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2101      	movs	r1, #1
 800254c:	430a      	orrs	r2, r1
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	e013      	b.n	800257a <HAL_DAC_Start+0x88>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << Channel))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	23f8      	movs	r3, #248	; 0xf8
 800255a:	039b      	lsls	r3, r3, #14
 800255c:	401a      	ands	r2, r3
 800255e:	2102      	movs	r1, #2
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	4099      	lsls	r1, r3
 8002564:	000b      	movs	r3, r1
 8002566:	429a      	cmp	r2, r3
 8002568:	d107      	bne.n	800257a <HAL_DAC_Start+0x88>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2102      	movs	r1, #2
 8002576:	430a      	orrs	r2, r1
 8002578:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	0018      	movs	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	b002      	add	sp, #8
 800258e:	bd80      	pop	{r7, pc}

08002590 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
 800259c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d105      	bne.n	80025ba <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	18d3      	adds	r3, r2, r3
 80025b4:	3308      	adds	r3, #8
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	e004      	b.n	80025c4 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	18d3      	adds	r3, r2, r3
 80025c0:	3314      	adds	r3, #20
 80025c2:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	683a      	ldr	r2, [r7, #0]
 80025c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	0018      	movs	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b006      	add	sp, #24
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80025e0:	2300      	movs	r3, #0
 80025e2:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	795b      	ldrb	r3, [r3, #5]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_DAC_ConfigChannel+0x1c>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e107      	b.n	8002800 <HAL_DAC_ConfigChannel+0x22c>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2201      	movs	r2, #1
 80025f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2202      	movs	r2, #2
 80025fa:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b04      	cmp	r3, #4
 8002602:	d000      	beq.n	8002606 <HAL_DAC_ConfigChannel+0x32>
 8002604:	e074      	b.n	80026f0 <HAL_DAC_ConfigChannel+0x11c>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d138      	bne.n	800267e <HAL_DAC_ConfigChannel+0xaa>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800260c:	f7ff fba2 	bl	8001d54 <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	61fb      	str	r3, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002614:	e011      	b.n	800263a <HAL_DAC_ConfigChannel+0x66>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002616:	f7ff fb9d 	bl	8001d54 <HAL_GetTick>
 800261a:	0002      	movs	r2, r0
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b01      	cmp	r3, #1
 8002622:	d90a      	bls.n	800263a <HAL_DAC_ConfigChannel+0x66>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	2208      	movs	r2, #8
 800262a:	431a      	orrs	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2203      	movs	r2, #3
 8002634:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e0e2      	b.n	8002800 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002640:	2380      	movs	r3, #128	; 0x80
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	4013      	ands	r3, r2
 8002646:	d1e6      	bne.n	8002616 <HAL_DAC_ConfigChannel+0x42>
        }
      }
      HAL_Delay(1);
 8002648:	2001      	movs	r0, #1
 800264a:	f7ff fb8d 	bl	8001d68 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	6992      	ldr	r2, [r2, #24]
 8002656:	641a      	str	r2, [r3, #64]	; 0x40
 8002658:	e01e      	b.n	8002698 <HAL_DAC_ConfigChannel+0xc4>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800265a:	f7ff fb7b 	bl	8001d54 <HAL_GetTick>
 800265e:	0002      	movs	r2, r0
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b01      	cmp	r3, #1
 8002666:	d90a      	bls.n	800267e <HAL_DAC_ConfigChannel+0xaa>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	2208      	movs	r2, #8
 800266e:	431a      	orrs	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2203      	movs	r2, #3
 8002678:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e0c0      	b.n	8002800 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002684:	2b00      	cmp	r3, #0
 8002686:	dbe8      	blt.n	800265a <HAL_DAC_ConfigChannel+0x86>
        }
      }
      HAL_Delay(1U);
 8002688:	2001      	movs	r0, #1
 800268a:	f7ff fb6d 	bl	8001d68 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	6992      	ldr	r2, [r2, #24]
 8002696:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	2110      	movs	r1, #16
 80026a2:	400a      	ands	r2, r1
 80026a4:	4958      	ldr	r1, [pc, #352]	; (8002808 <HAL_DAC_ConfigChannel+0x234>)
 80026a6:	4091      	lsls	r1, r2
 80026a8:	000a      	movs	r2, r1
 80026aa:	43d2      	mvns	r2, r2
 80026ac:	401a      	ands	r2, r3
 80026ae:	0011      	movs	r1, r2
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	69da      	ldr	r2, [r3, #28]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2010      	movs	r0, #16
 80026b8:	4003      	ands	r3, r0
 80026ba:	409a      	lsls	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	2110      	movs	r1, #16
 80026ce:	400a      	ands	r2, r1
 80026d0:	21ff      	movs	r1, #255	; 0xff
 80026d2:	4091      	lsls	r1, r2
 80026d4:	000a      	movs	r2, r1
 80026d6:	43d2      	mvns	r2, r2
 80026d8:	401a      	ands	r2, r3
 80026da:	0011      	movs	r1, r2
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	6a1a      	ldr	r2, [r3, #32]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2010      	movs	r0, #16
 80026e4:	4003      	ands	r3, r0
 80026e6:	409a      	lsls	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d11d      	bne.n	8002734 <HAL_DAC_ConfigChannel+0x160>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026fe:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2210      	movs	r2, #16
 8002704:	4013      	ands	r3, r2
 8002706:	221f      	movs	r2, #31
 8002708:	409a      	lsls	r2, r3
 800270a:	0013      	movs	r3, r2
 800270c:	43da      	mvns	r2, r3
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	4013      	ands	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2210      	movs	r2, #16
 800271e:	4013      	ands	r3, r2
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	409a      	lsls	r2, r3
 8002724:	0013      	movs	r3, r2
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4313      	orrs	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800273a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2210      	movs	r2, #16
 8002740:	4013      	ands	r3, r2
 8002742:	2207      	movs	r2, #7
 8002744:	409a      	lsls	r2, r3
 8002746:	0013      	movs	r3, r2
 8002748:	43da      	mvns	r2, r3
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	4013      	ands	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	431a      	orrs	r2, r3
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	4313      	orrs	r3, r2
 8002760:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2210      	movs	r2, #16
 8002766:	4013      	ands	r3, r2
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	409a      	lsls	r2, r3
 800276c:	0013      	movs	r3, r2
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4313      	orrs	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2110      	movs	r1, #16
 8002786:	400b      	ands	r3, r1
 8002788:	2180      	movs	r1, #128	; 0x80
 800278a:	01c9      	lsls	r1, r1, #7
 800278c:	4099      	lsls	r1, r3
 800278e:	000b      	movs	r3, r1
 8002790:	43d9      	mvns	r1, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	400a      	ands	r2, r1
 8002798:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2210      	movs	r2, #16
 80027a6:	4013      	ands	r3, r2
 80027a8:	4a18      	ldr	r2, [pc, #96]	; (800280c <HAL_DAC_ConfigChannel+0x238>)
 80027aa:	409a      	lsls	r2, r3
 80027ac:	0013      	movs	r3, r2
 80027ae:	43da      	mvns	r2, r3
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	4013      	ands	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2210      	movs	r2, #16
 80027c0:	4013      	ands	r3, r2
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	409a      	lsls	r2, r3
 80027c6:	0013      	movs	r3, r2
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2110      	movs	r1, #16
 80027e0:	400b      	ands	r3, r1
 80027e2:	21c0      	movs	r1, #192	; 0xc0
 80027e4:	4099      	lsls	r1, r3
 80027e6:	000b      	movs	r3, r1
 80027e8:	43d9      	mvns	r1, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	400a      	ands	r2, r1
 80027f0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2201      	movs	r2, #1
 80027f6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	0018      	movs	r0, r3
 8002802:	46bd      	mov	sp, r7
 8002804:	b008      	add	sp, #32
 8002806:	bd80      	pop	{r7, pc}
 8002808:	000003ff 	.word	0x000003ff
 800280c:	00000ffe 	.word	0x00000ffe

08002810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800281e:	e147      	b.n	8002ab0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2101      	movs	r1, #1
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	4091      	lsls	r1, r2
 800282a:	000a      	movs	r2, r1
 800282c:	4013      	ands	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d100      	bne.n	8002838 <HAL_GPIO_Init+0x28>
 8002836:	e138      	b.n	8002aaa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b02      	cmp	r3, #2
 800283e:	d003      	beq.n	8002848 <HAL_GPIO_Init+0x38>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	2b12      	cmp	r3, #18
 8002846:	d123      	bne.n	8002890 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	08da      	lsrs	r2, r3, #3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	3208      	adds	r2, #8
 8002850:	0092      	lsls	r2, r2, #2
 8002852:	58d3      	ldr	r3, [r2, r3]
 8002854:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2207      	movs	r2, #7
 800285a:	4013      	ands	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	220f      	movs	r2, #15
 8002860:	409a      	lsls	r2, r3
 8002862:	0013      	movs	r3, r2
 8002864:	43da      	mvns	r2, r3
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4013      	ands	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	691a      	ldr	r2, [r3, #16]
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	2107      	movs	r1, #7
 8002874:	400b      	ands	r3, r1
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	409a      	lsls	r2, r3
 800287a:	0013      	movs	r3, r2
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4313      	orrs	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	08da      	lsrs	r2, r3, #3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	3208      	adds	r2, #8
 800288a:	0092      	lsls	r2, r2, #2
 800288c:	6939      	ldr	r1, [r7, #16]
 800288e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	2203      	movs	r2, #3
 800289c:	409a      	lsls	r2, r3
 800289e:	0013      	movs	r3, r2
 80028a0:	43da      	mvns	r2, r3
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	4013      	ands	r3, r2
 80028a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2203      	movs	r2, #3
 80028ae:	401a      	ands	r2, r3
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	409a      	lsls	r2, r3
 80028b6:	0013      	movs	r3, r2
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d00b      	beq.n	80028e4 <HAL_GPIO_Init+0xd4>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d007      	beq.n	80028e4 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028d8:	2b11      	cmp	r3, #17
 80028da:	d003      	beq.n	80028e4 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	2b12      	cmp	r3, #18
 80028e2:	d130      	bne.n	8002946 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	2203      	movs	r2, #3
 80028f0:	409a      	lsls	r2, r3
 80028f2:	0013      	movs	r3, r2
 80028f4:	43da      	mvns	r2, r3
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	4013      	ands	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	68da      	ldr	r2, [r3, #12]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	409a      	lsls	r2, r3
 8002906:	0013      	movs	r3, r2
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800291a:	2201      	movs	r2, #1
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	409a      	lsls	r2, r3
 8002920:	0013      	movs	r3, r2
 8002922:	43da      	mvns	r2, r3
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	4013      	ands	r3, r2
 8002928:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	091b      	lsrs	r3, r3, #4
 8002930:	2201      	movs	r2, #1
 8002932:	401a      	ands	r2, r3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	409a      	lsls	r2, r3
 8002938:	0013      	movs	r3, r2
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	4313      	orrs	r3, r2
 800293e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	2203      	movs	r2, #3
 8002952:	409a      	lsls	r2, r3
 8002954:	0013      	movs	r3, r2
 8002956:	43da      	mvns	r2, r3
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4013      	ands	r3, r2
 800295c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	689a      	ldr	r2, [r3, #8]
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	409a      	lsls	r2, r3
 8002968:	0013      	movs	r3, r2
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	4313      	orrs	r3, r2
 800296e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	2380      	movs	r3, #128	; 0x80
 800297c:	055b      	lsls	r3, r3, #21
 800297e:	4013      	ands	r3, r2
 8002980:	d100      	bne.n	8002984 <HAL_GPIO_Init+0x174>
 8002982:	e092      	b.n	8002aaa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002984:	4a50      	ldr	r2, [pc, #320]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	089b      	lsrs	r3, r3, #2
 800298a:	3318      	adds	r3, #24
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	589b      	ldr	r3, [r3, r2]
 8002990:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	2203      	movs	r2, #3
 8002996:	4013      	ands	r3, r2
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	220f      	movs	r2, #15
 800299c:	409a      	lsls	r2, r3
 800299e:	0013      	movs	r3, r2
 80029a0:	43da      	mvns	r2, r3
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	4013      	ands	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	23a0      	movs	r3, #160	; 0xa0
 80029ac:	05db      	lsls	r3, r3, #23
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d013      	beq.n	80029da <HAL_GPIO_Init+0x1ca>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a45      	ldr	r2, [pc, #276]	; (8002acc <HAL_GPIO_Init+0x2bc>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d00d      	beq.n	80029d6 <HAL_GPIO_Init+0x1c6>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a44      	ldr	r2, [pc, #272]	; (8002ad0 <HAL_GPIO_Init+0x2c0>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d007      	beq.n	80029d2 <HAL_GPIO_Init+0x1c2>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a43      	ldr	r2, [pc, #268]	; (8002ad4 <HAL_GPIO_Init+0x2c4>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <HAL_GPIO_Init+0x1be>
 80029ca:	2303      	movs	r3, #3
 80029cc:	e006      	b.n	80029dc <HAL_GPIO_Init+0x1cc>
 80029ce:	2305      	movs	r3, #5
 80029d0:	e004      	b.n	80029dc <HAL_GPIO_Init+0x1cc>
 80029d2:	2302      	movs	r3, #2
 80029d4:	e002      	b.n	80029dc <HAL_GPIO_Init+0x1cc>
 80029d6:	2301      	movs	r3, #1
 80029d8:	e000      	b.n	80029dc <HAL_GPIO_Init+0x1cc>
 80029da:	2300      	movs	r3, #0
 80029dc:	697a      	ldr	r2, [r7, #20]
 80029de:	2103      	movs	r1, #3
 80029e0:	400a      	ands	r2, r1
 80029e2:	00d2      	lsls	r2, r2, #3
 80029e4:	4093      	lsls	r3, r2
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80029ec:	4936      	ldr	r1, [pc, #216]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	089b      	lsrs	r3, r3, #2
 80029f2:	3318      	adds	r3, #24
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80029fa:	4a33      	ldr	r2, [pc, #204]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 80029fc:	2380      	movs	r3, #128	; 0x80
 80029fe:	58d3      	ldr	r3, [r2, r3]
 8002a00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	43da      	mvns	r2, r3
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	2380      	movs	r3, #128	; 0x80
 8002a12:	025b      	lsls	r3, r3, #9
 8002a14:	4013      	ands	r3, r2
 8002a16:	d003      	beq.n	8002a20 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a20:	4929      	ldr	r1, [pc, #164]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002a22:	2280      	movs	r2, #128	; 0x80
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8002a28:	4a27      	ldr	r2, [pc, #156]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002a2a:	2384      	movs	r3, #132	; 0x84
 8002a2c:	58d3      	ldr	r3, [r2, r3]
 8002a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	43da      	mvns	r2, r3
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	4013      	ands	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	2380      	movs	r3, #128	; 0x80
 8002a40:	029b      	lsls	r3, r3, #10
 8002a42:	4013      	ands	r3, r2
 8002a44:	d003      	beq.n	8002a4e <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a4e:	491e      	ldr	r1, [pc, #120]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002a50:	2284      	movs	r2, #132	; 0x84
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a56:	4b1c      	ldr	r3, [pc, #112]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	43da      	mvns	r2, r3
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	4013      	ands	r3, r2
 8002a64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	2380      	movs	r3, #128	; 0x80
 8002a6c:	035b      	lsls	r3, r3, #13
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d003      	beq.n	8002a7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a7a:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002a7c:	693a      	ldr	r2, [r7, #16]
 8002a7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002a80:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	43da      	mvns	r2, r3
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	2380      	movs	r3, #128	; 0x80
 8002a96:	039b      	lsls	r3, r3, #14
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d003      	beq.n	8002aa4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002aa4:	4b08      	ldr	r3, [pc, #32]	; (8002ac8 <HAL_GPIO_Init+0x2b8>)
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	3301      	adds	r3, #1
 8002aae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	40da      	lsrs	r2, r3
 8002ab8:	1e13      	subs	r3, r2, #0
 8002aba:	d000      	beq.n	8002abe <HAL_GPIO_Init+0x2ae>
 8002abc:	e6b0      	b.n	8002820 <HAL_GPIO_Init+0x10>
  }
}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b006      	add	sp, #24
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	40021800 	.word	0x40021800
 8002acc:	50000400 	.word	0x50000400
 8002ad0:	50000800 	.word	0x50000800
 8002ad4:	50000c00 	.word	0x50000c00

08002ad8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	000a      	movs	r2, r1
 8002ae2:	1cbb      	adds	r3, r7, #2
 8002ae4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	1cba      	adds	r2, r7, #2
 8002aec:	8812      	ldrh	r2, [r2, #0]
 8002aee:	4013      	ands	r3, r2
 8002af0:	d004      	beq.n	8002afc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002af2:	230f      	movs	r3, #15
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	2201      	movs	r2, #1
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	e003      	b.n	8002b04 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002afc:	230f      	movs	r3, #15
 8002afe:	18fb      	adds	r3, r7, r3
 8002b00:	2200      	movs	r2, #0
 8002b02:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002b04:	230f      	movs	r3, #15
 8002b06:	18fb      	adds	r3, r7, r3
 8002b08:	781b      	ldrb	r3, [r3, #0]
}
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	b004      	add	sp, #16
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b082      	sub	sp, #8
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
 8002b1a:	0008      	movs	r0, r1
 8002b1c:	0011      	movs	r1, r2
 8002b1e:	1cbb      	adds	r3, r7, #2
 8002b20:	1c02      	adds	r2, r0, #0
 8002b22:	801a      	strh	r2, [r3, #0]
 8002b24:	1c7b      	adds	r3, r7, #1
 8002b26:	1c0a      	adds	r2, r1, #0
 8002b28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b2a:	1c7b      	adds	r3, r7, #1
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d004      	beq.n	8002b3c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b32:	1cbb      	adds	r3, r7, #2
 8002b34:	881a      	ldrh	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b3a:	e003      	b.n	8002b44 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b3c:	1cbb      	adds	r3, r7, #2
 8002b3e:	881a      	ldrh	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b44:	46c0      	nop			; (mov r8, r8)
 8002b46:	46bd      	mov	sp, r7
 8002b48:	b002      	add	sp, #8
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002b54:	4b19      	ldr	r3, [pc, #100]	; (8002bbc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a19      	ldr	r2, [pc, #100]	; (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	0019      	movs	r1, r3
 8002b5e:	4b17      	ldr	r3, [pc, #92]	; (8002bbc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	2380      	movs	r3, #128	; 0x80
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d11f      	bne.n	8002bb0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8002b70:	4b14      	ldr	r3, [pc, #80]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	0013      	movs	r3, r2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	189b      	adds	r3, r3, r2
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	4912      	ldr	r1, [pc, #72]	; (8002bc8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f7fd fac0 	bl	8000104 <__udivsi3>
 8002b84:	0003      	movs	r3, r0
 8002b86:	3301      	adds	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b8a:	e008      	b.n	8002b9e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	3b01      	subs	r3, #1
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	e001      	b.n	8002b9e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e009      	b.n	8002bb2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b9e:	4b07      	ldr	r3, [pc, #28]	; (8002bbc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	2380      	movs	r3, #128	; 0x80
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d0ed      	beq.n	8002b8c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b004      	add	sp, #16
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	40007000 	.word	0x40007000
 8002bc0:	fffff9ff 	.word	0xfffff9ff
 8002bc4:	20000004 	.word	0x20000004
 8002bc8:	000f4240 	.word	0x000f4240

08002bcc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e304      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	4013      	ands	r3, r2
 8002be6:	d100      	bne.n	8002bea <HAL_RCC_OscConfig+0x1e>
 8002be8:	e07c      	b.n	8002ce4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bea:	4bc3      	ldr	r3, [pc, #780]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	2238      	movs	r2, #56	; 0x38
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bf4:	4bc0      	ldr	r3, [pc, #768]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	2b10      	cmp	r3, #16
 8002c02:	d102      	bne.n	8002c0a <HAL_RCC_OscConfig+0x3e>
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	2b03      	cmp	r3, #3
 8002c08:	d002      	beq.n	8002c10 <HAL_RCC_OscConfig+0x44>
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d10b      	bne.n	8002c28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c10:	4bb9      	ldr	r3, [pc, #740]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	2380      	movs	r3, #128	; 0x80
 8002c16:	029b      	lsls	r3, r3, #10
 8002c18:	4013      	ands	r3, r2
 8002c1a:	d062      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x116>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d15e      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e2df      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	025b      	lsls	r3, r3, #9
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d107      	bne.n	8002c44 <HAL_RCC_OscConfig+0x78>
 8002c34:	4bb0      	ldr	r3, [pc, #704]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	4baf      	ldr	r3, [pc, #700]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c3a:	2180      	movs	r1, #128	; 0x80
 8002c3c:	0249      	lsls	r1, r1, #9
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	e020      	b.n	8002c86 <HAL_RCC_OscConfig+0xba>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	23a0      	movs	r3, #160	; 0xa0
 8002c4a:	02db      	lsls	r3, r3, #11
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d10e      	bne.n	8002c6e <HAL_RCC_OscConfig+0xa2>
 8002c50:	4ba9      	ldr	r3, [pc, #676]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4ba8      	ldr	r3, [pc, #672]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c56:	2180      	movs	r1, #128	; 0x80
 8002c58:	02c9      	lsls	r1, r1, #11
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	4ba6      	ldr	r3, [pc, #664]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	4ba5      	ldr	r3, [pc, #660]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c64:	2180      	movs	r1, #128	; 0x80
 8002c66:	0249      	lsls	r1, r1, #9
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	e00b      	b.n	8002c86 <HAL_RCC_OscConfig+0xba>
 8002c6e:	4ba2      	ldr	r3, [pc, #648]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	4ba1      	ldr	r3, [pc, #644]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c74:	49a1      	ldr	r1, [pc, #644]	; (8002efc <HAL_RCC_OscConfig+0x330>)
 8002c76:	400a      	ands	r2, r1
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	4b9f      	ldr	r3, [pc, #636]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	4b9e      	ldr	r3, [pc, #632]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002c80:	499f      	ldr	r1, [pc, #636]	; (8002f00 <HAL_RCC_OscConfig+0x334>)
 8002c82:	400a      	ands	r2, r1
 8002c84:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d014      	beq.n	8002cb8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8e:	f7ff f861 	bl	8001d54 <HAL_GetTick>
 8002c92:	0003      	movs	r3, r0
 8002c94:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c98:	f7ff f85c 	bl	8001d54 <HAL_GetTick>
 8002c9c:	0002      	movs	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b64      	cmp	r3, #100	; 0x64
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e29e      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002caa:	4b93      	ldr	r3, [pc, #588]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	2380      	movs	r3, #128	; 0x80
 8002cb0:	029b      	lsls	r3, r3, #10
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d0f0      	beq.n	8002c98 <HAL_RCC_OscConfig+0xcc>
 8002cb6:	e015      	b.n	8002ce4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb8:	f7ff f84c 	bl	8001d54 <HAL_GetTick>
 8002cbc:	0003      	movs	r3, r0
 8002cbe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc2:	f7ff f847 	bl	8001d54 <HAL_GetTick>
 8002cc6:	0002      	movs	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b64      	cmp	r3, #100	; 0x64
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e289      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cd4:	4b88      	ldr	r3, [pc, #544]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	2380      	movs	r3, #128	; 0x80
 8002cda:	029b      	lsls	r3, r3, #10
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d1f0      	bne.n	8002cc2 <HAL_RCC_OscConfig+0xf6>
 8002ce0:	e000      	b.n	8002ce4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2202      	movs	r2, #2
 8002cea:	4013      	ands	r3, r2
 8002cec:	d100      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x124>
 8002cee:	e099      	b.n	8002e24 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cf0:	4b81      	ldr	r3, [pc, #516]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2238      	movs	r2, #56	; 0x38
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cfa:	4b7f      	ldr	r3, [pc, #508]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	2203      	movs	r2, #3
 8002d00:	4013      	ands	r3, r2
 8002d02:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	2b10      	cmp	r3, #16
 8002d08:	d102      	bne.n	8002d10 <HAL_RCC_OscConfig+0x144>
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d002      	beq.n	8002d16 <HAL_RCC_OscConfig+0x14a>
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d135      	bne.n	8002d82 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d16:	4b78      	ldr	r3, [pc, #480]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	2380      	movs	r3, #128	; 0x80
 8002d1c:	00db      	lsls	r3, r3, #3
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d005      	beq.n	8002d2e <HAL_RCC_OscConfig+0x162>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e25c      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d2e:	4b72      	ldr	r3, [pc, #456]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	4a74      	ldr	r2, [pc, #464]	; (8002f04 <HAL_RCC_OscConfig+0x338>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	0019      	movs	r1, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	021a      	lsls	r2, r3, #8
 8002d3e:	4b6e      	ldr	r3, [pc, #440]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d40:	430a      	orrs	r2, r1
 8002d42:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d112      	bne.n	8002d70 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d4a:	4b6b      	ldr	r3, [pc, #428]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a6e      	ldr	r2, [pc, #440]	; (8002f08 <HAL_RCC_OscConfig+0x33c>)
 8002d50:	4013      	ands	r3, r2
 8002d52:	0019      	movs	r1, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	691a      	ldr	r2, [r3, #16]
 8002d58:	4b67      	ldr	r3, [pc, #412]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002d5e:	4b66      	ldr	r3, [pc, #408]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	0adb      	lsrs	r3, r3, #11
 8002d64:	2207      	movs	r2, #7
 8002d66:	4013      	ands	r3, r2
 8002d68:	4a68      	ldr	r2, [pc, #416]	; (8002f0c <HAL_RCC_OscConfig+0x340>)
 8002d6a:	40da      	lsrs	r2, r3
 8002d6c:	4b68      	ldr	r3, [pc, #416]	; (8002f10 <HAL_RCC_OscConfig+0x344>)
 8002d6e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d70:	4b68      	ldr	r3, [pc, #416]	; (8002f14 <HAL_RCC_OscConfig+0x348>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	0018      	movs	r0, r3
 8002d76:	f7fe ff93 	bl	8001ca0 <HAL_InitTick>
 8002d7a:	1e03      	subs	r3, r0, #0
 8002d7c:	d051      	beq.n	8002e22 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e232      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d030      	beq.n	8002dec <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d8a:	4b5b      	ldr	r3, [pc, #364]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a5e      	ldr	r2, [pc, #376]	; (8002f08 <HAL_RCC_OscConfig+0x33c>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	0019      	movs	r1, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691a      	ldr	r2, [r3, #16]
 8002d98:	4b57      	ldr	r3, [pc, #348]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002d9e:	4b56      	ldr	r3, [pc, #344]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	4b55      	ldr	r3, [pc, #340]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002da4:	2180      	movs	r1, #128	; 0x80
 8002da6:	0049      	lsls	r1, r1, #1
 8002da8:	430a      	orrs	r2, r1
 8002daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7fe ffd2 	bl	8001d54 <HAL_GetTick>
 8002db0:	0003      	movs	r3, r0
 8002db2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002db4:	e008      	b.n	8002dc8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db6:	f7fe ffcd 	bl	8001d54 <HAL_GetTick>
 8002dba:	0002      	movs	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e20f      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dc8:	4b4b      	ldr	r3, [pc, #300]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	2380      	movs	r3, #128	; 0x80
 8002dce:	00db      	lsls	r3, r3, #3
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d0f0      	beq.n	8002db6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd4:	4b48      	ldr	r3, [pc, #288]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	4a4a      	ldr	r2, [pc, #296]	; (8002f04 <HAL_RCC_OscConfig+0x338>)
 8002dda:	4013      	ands	r3, r2
 8002ddc:	0019      	movs	r1, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	021a      	lsls	r2, r3, #8
 8002de4:	4b44      	ldr	r3, [pc, #272]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002de6:	430a      	orrs	r2, r1
 8002de8:	605a      	str	r2, [r3, #4]
 8002dea:	e01b      	b.n	8002e24 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002dec:	4b42      	ldr	r3, [pc, #264]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4b41      	ldr	r3, [pc, #260]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002df2:	4949      	ldr	r1, [pc, #292]	; (8002f18 <HAL_RCC_OscConfig+0x34c>)
 8002df4:	400a      	ands	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7fe ffac 	bl	8001d54 <HAL_GetTick>
 8002dfc:	0003      	movs	r3, r0
 8002dfe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e00:	e008      	b.n	8002e14 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e02:	f7fe ffa7 	bl	8001d54 <HAL_GetTick>
 8002e06:	0002      	movs	r2, r0
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d901      	bls.n	8002e14 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e1e9      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e14:	4b38      	ldr	r3, [pc, #224]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d1f0      	bne.n	8002e02 <HAL_RCC_OscConfig+0x236>
 8002e20:	e000      	b.n	8002e24 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e22:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2208      	movs	r2, #8
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d047      	beq.n	8002ebe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002e2e:	4b32      	ldr	r3, [pc, #200]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2238      	movs	r2, #56	; 0x38
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b18      	cmp	r3, #24
 8002e38:	d10a      	bne.n	8002e50 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002e3a:	4b2f      	ldr	r3, [pc, #188]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e3e:	2202      	movs	r2, #2
 8002e40:	4013      	ands	r3, r2
 8002e42:	d03c      	beq.n	8002ebe <HAL_RCC_OscConfig+0x2f2>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d138      	bne.n	8002ebe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e1cb      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d019      	beq.n	8002e8c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002e58:	4b27      	ldr	r3, [pc, #156]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e5c:	4b26      	ldr	r3, [pc, #152]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e5e:	2101      	movs	r1, #1
 8002e60:	430a      	orrs	r2, r1
 8002e62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e64:	f7fe ff76 	bl	8001d54 <HAL_GetTick>
 8002e68:	0003      	movs	r3, r0
 8002e6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e6c:	e008      	b.n	8002e80 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e6e:	f7fe ff71 	bl	8001d54 <HAL_GetTick>
 8002e72:	0002      	movs	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e1b3      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e80:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e84:	2202      	movs	r2, #2
 8002e86:	4013      	ands	r3, r2
 8002e88:	d0f1      	beq.n	8002e6e <HAL_RCC_OscConfig+0x2a2>
 8002e8a:	e018      	b.n	8002ebe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002e8c:	4b1a      	ldr	r3, [pc, #104]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e8e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e90:	4b19      	ldr	r3, [pc, #100]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002e92:	2101      	movs	r1, #1
 8002e94:	438a      	bics	r2, r1
 8002e96:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e98:	f7fe ff5c 	bl	8001d54 <HAL_GetTick>
 8002e9c:	0003      	movs	r3, r0
 8002e9e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea0:	e008      	b.n	8002eb4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea2:	f7fe ff57 	bl	8001d54 <HAL_GetTick>
 8002ea6:	0002      	movs	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e199      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eb4:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002eb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eb8:	2202      	movs	r2, #2
 8002eba:	4013      	ands	r3, r2
 8002ebc:	d1f1      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2204      	movs	r2, #4
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	d100      	bne.n	8002eca <HAL_RCC_OscConfig+0x2fe>
 8002ec8:	e0c6      	b.n	8003058 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eca:	231f      	movs	r3, #31
 8002ecc:	18fb      	adds	r3, r7, r3
 8002ece:	2200      	movs	r2, #0
 8002ed0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002ed2:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	2238      	movs	r2, #56	; 0x38
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b20      	cmp	r3, #32
 8002edc:	d11e      	bne.n	8002f1c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <HAL_RCC_OscConfig+0x32c>)
 8002ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d100      	bne.n	8002eea <HAL_RCC_OscConfig+0x31e>
 8002ee8:	e0b6      	b.n	8003058 <HAL_RCC_OscConfig+0x48c>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d000      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x328>
 8002ef2:	e0b1      	b.n	8003058 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e177      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	fffeffff 	.word	0xfffeffff
 8002f00:	fffbffff 	.word	0xfffbffff
 8002f04:	ffff80ff 	.word	0xffff80ff
 8002f08:	ffffc7ff 	.word	0xffffc7ff
 8002f0c:	00f42400 	.word	0x00f42400
 8002f10:	20000004 	.word	0x20000004
 8002f14:	20000008 	.word	0x20000008
 8002f18:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f1c:	4bb4      	ldr	r3, [pc, #720]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002f1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f20:	2380      	movs	r3, #128	; 0x80
 8002f22:	055b      	lsls	r3, r3, #21
 8002f24:	4013      	ands	r3, r2
 8002f26:	d101      	bne.n	8002f2c <HAL_RCC_OscConfig+0x360>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e000      	b.n	8002f2e <HAL_RCC_OscConfig+0x362>
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d011      	beq.n	8002f56 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002f32:	4baf      	ldr	r3, [pc, #700]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002f34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f36:	4bae      	ldr	r3, [pc, #696]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002f38:	2180      	movs	r1, #128	; 0x80
 8002f3a:	0549      	lsls	r1, r1, #21
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f40:	4bab      	ldr	r3, [pc, #684]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002f42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f44:	2380      	movs	r3, #128	; 0x80
 8002f46:	055b      	lsls	r3, r3, #21
 8002f48:	4013      	ands	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002f4e:	231f      	movs	r3, #31
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	2201      	movs	r2, #1
 8002f54:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f56:	4ba7      	ldr	r3, [pc, #668]	; (80031f4 <HAL_RCC_OscConfig+0x628>)
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d11a      	bne.n	8002f98 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f62:	4ba4      	ldr	r3, [pc, #656]	; (80031f4 <HAL_RCC_OscConfig+0x628>)
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	4ba3      	ldr	r3, [pc, #652]	; (80031f4 <HAL_RCC_OscConfig+0x628>)
 8002f68:	2180      	movs	r1, #128	; 0x80
 8002f6a:	0049      	lsls	r1, r1, #1
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002f70:	f7fe fef0 	bl	8001d54 <HAL_GetTick>
 8002f74:	0003      	movs	r3, r0
 8002f76:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f78:	e008      	b.n	8002f8c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7a:	f7fe feeb 	bl	8001d54 <HAL_GetTick>
 8002f7e:	0002      	movs	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d901      	bls.n	8002f8c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e12d      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f8c:	4b99      	ldr	r3, [pc, #612]	; (80031f4 <HAL_RCC_OscConfig+0x628>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	4013      	ands	r3, r2
 8002f96:	d0f0      	beq.n	8002f7a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d106      	bne.n	8002fae <HAL_RCC_OscConfig+0x3e2>
 8002fa0:	4b93      	ldr	r3, [pc, #588]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fa4:	4b92      	ldr	r3, [pc, #584]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fac:	e01c      	b.n	8002fe8 <HAL_RCC_OscConfig+0x41c>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	2b05      	cmp	r3, #5
 8002fb4:	d10c      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x404>
 8002fb6:	4b8e      	ldr	r3, [pc, #568]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fb8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fba:	4b8d      	ldr	r3, [pc, #564]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fbc:	2104      	movs	r1, #4
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fc2:	4b8b      	ldr	r3, [pc, #556]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fc4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fc6:	4b8a      	ldr	r3, [pc, #552]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fc8:	2101      	movs	r1, #1
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fce:	e00b      	b.n	8002fe8 <HAL_RCC_OscConfig+0x41c>
 8002fd0:	4b87      	ldr	r3, [pc, #540]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fd2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fd4:	4b86      	ldr	r3, [pc, #536]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	438a      	bics	r2, r1
 8002fda:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fdc:	4b84      	ldr	r3, [pc, #528]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fde:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fe0:	4b83      	ldr	r3, [pc, #524]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8002fe2:	2104      	movs	r1, #4
 8002fe4:	438a      	bics	r2, r1
 8002fe6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d014      	beq.n	800301a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff0:	f7fe feb0 	bl	8001d54 <HAL_GetTick>
 8002ff4:	0003      	movs	r3, r0
 8002ff6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ff8:	e009      	b.n	800300e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ffa:	f7fe feab 	bl	8001d54 <HAL_GetTick>
 8002ffe:	0002      	movs	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	4a7c      	ldr	r2, [pc, #496]	; (80031f8 <HAL_RCC_OscConfig+0x62c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e0ec      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800300e:	4b78      	ldr	r3, [pc, #480]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003012:	2202      	movs	r2, #2
 8003014:	4013      	ands	r3, r2
 8003016:	d0f0      	beq.n	8002ffa <HAL_RCC_OscConfig+0x42e>
 8003018:	e013      	b.n	8003042 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301a:	f7fe fe9b 	bl	8001d54 <HAL_GetTick>
 800301e:	0003      	movs	r3, r0
 8003020:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003022:	e009      	b.n	8003038 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003024:	f7fe fe96 	bl	8001d54 <HAL_GetTick>
 8003028:	0002      	movs	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	4a72      	ldr	r2, [pc, #456]	; (80031f8 <HAL_RCC_OscConfig+0x62c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e0d7      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003038:	4b6d      	ldr	r3, [pc, #436]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 800303a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303c:	2202      	movs	r2, #2
 800303e:	4013      	ands	r3, r2
 8003040:	d1f0      	bne.n	8003024 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003042:	231f      	movs	r3, #31
 8003044:	18fb      	adds	r3, r7, r3
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d105      	bne.n	8003058 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800304c:	4b68      	ldr	r3, [pc, #416]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 800304e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003050:	4b67      	ldr	r3, [pc, #412]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003052:	496a      	ldr	r1, [pc, #424]	; (80031fc <HAL_RCC_OscConfig+0x630>)
 8003054:	400a      	ands	r2, r1
 8003056:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d100      	bne.n	8003062 <HAL_RCC_OscConfig+0x496>
 8003060:	e0c1      	b.n	80031e6 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003062:	4b63      	ldr	r3, [pc, #396]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2238      	movs	r2, #56	; 0x38
 8003068:	4013      	ands	r3, r2
 800306a:	2b10      	cmp	r3, #16
 800306c:	d100      	bne.n	8003070 <HAL_RCC_OscConfig+0x4a4>
 800306e:	e081      	b.n	8003174 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	2b02      	cmp	r3, #2
 8003076:	d156      	bne.n	8003126 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003078:	4b5d      	ldr	r3, [pc, #372]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4b5c      	ldr	r3, [pc, #368]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 800307e:	4960      	ldr	r1, [pc, #384]	; (8003200 <HAL_RCC_OscConfig+0x634>)
 8003080:	400a      	ands	r2, r1
 8003082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003084:	f7fe fe66 	bl	8001d54 <HAL_GetTick>
 8003088:	0003      	movs	r3, r0
 800308a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800308c:	e008      	b.n	80030a0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800308e:	f7fe fe61 	bl	8001d54 <HAL_GetTick>
 8003092:	0002      	movs	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e0a3      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030a0:	4b53      	ldr	r3, [pc, #332]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	2380      	movs	r3, #128	; 0x80
 80030a6:	049b      	lsls	r3, r3, #18
 80030a8:	4013      	ands	r3, r2
 80030aa:	d1f0      	bne.n	800308e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030ac:	4b50      	ldr	r3, [pc, #320]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	4a54      	ldr	r2, [pc, #336]	; (8003204 <HAL_RCC_OscConfig+0x638>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	0019      	movs	r1, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1a      	ldr	r2, [r3, #32]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	431a      	orrs	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	431a      	orrs	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	431a      	orrs	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030d8:	431a      	orrs	r2, r3
 80030da:	4b45      	ldr	r3, [pc, #276]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 80030dc:	430a      	orrs	r2, r1
 80030de:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030e0:	4b43      	ldr	r3, [pc, #268]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	4b42      	ldr	r3, [pc, #264]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 80030e6:	2180      	movs	r1, #128	; 0x80
 80030e8:	0449      	lsls	r1, r1, #17
 80030ea:	430a      	orrs	r2, r1
 80030ec:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80030ee:	4b40      	ldr	r3, [pc, #256]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	4b3f      	ldr	r3, [pc, #252]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 80030f4:	2180      	movs	r1, #128	; 0x80
 80030f6:	0549      	lsls	r1, r1, #21
 80030f8:	430a      	orrs	r2, r1
 80030fa:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fc:	f7fe fe2a 	bl	8001d54 <HAL_GetTick>
 8003100:	0003      	movs	r3, r0
 8003102:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003106:	f7fe fe25 	bl	8001d54 <HAL_GetTick>
 800310a:	0002      	movs	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e067      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003118:	4b35      	ldr	r3, [pc, #212]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	2380      	movs	r3, #128	; 0x80
 800311e:	049b      	lsls	r3, r3, #18
 8003120:	4013      	ands	r3, r2
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x53a>
 8003124:	e05f      	b.n	80031e6 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003126:	4b32      	ldr	r3, [pc, #200]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	4b31      	ldr	r3, [pc, #196]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 800312c:	4934      	ldr	r1, [pc, #208]	; (8003200 <HAL_RCC_OscConfig+0x634>)
 800312e:	400a      	ands	r2, r1
 8003130:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8003132:	4b2f      	ldr	r3, [pc, #188]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003134:	68da      	ldr	r2, [r3, #12]
 8003136:	4b2e      	ldr	r3, [pc, #184]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003138:	2103      	movs	r1, #3
 800313a:	438a      	bics	r2, r1
 800313c:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800313e:	4b2c      	ldr	r3, [pc, #176]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	4b2b      	ldr	r3, [pc, #172]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003144:	4930      	ldr	r1, [pc, #192]	; (8003208 <HAL_RCC_OscConfig+0x63c>)
 8003146:	400a      	ands	r2, r1
 8003148:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314a:	f7fe fe03 	bl	8001d54 <HAL_GetTick>
 800314e:	0003      	movs	r3, r0
 8003150:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003152:	e008      	b.n	8003166 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003154:	f7fe fdfe 	bl	8001d54 <HAL_GetTick>
 8003158:	0002      	movs	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e040      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003166:	4b22      	ldr	r3, [pc, #136]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	2380      	movs	r3, #128	; 0x80
 800316c:	049b      	lsls	r3, r3, #18
 800316e:	4013      	ands	r3, r2
 8003170:	d1f0      	bne.n	8003154 <HAL_RCC_OscConfig+0x588>
 8003172:	e038      	b.n	80031e6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d101      	bne.n	8003180 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e033      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003180:	4b1b      	ldr	r3, [pc, #108]	; (80031f0 <HAL_RCC_OscConfig+0x624>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2203      	movs	r2, #3
 800318a:	401a      	ands	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	429a      	cmp	r2, r3
 8003192:	d126      	bne.n	80031e2 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	2270      	movs	r2, #112	; 0x70
 8003198:	401a      	ands	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800319e:	429a      	cmp	r2, r3
 80031a0:	d11f      	bne.n	80031e2 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	23fe      	movs	r3, #254	; 0xfe
 80031a6:	01db      	lsls	r3, r3, #7
 80031a8:	401a      	ands	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ae:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d116      	bne.n	80031e2 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	23f8      	movs	r3, #248	; 0xf8
 80031b8:	039b      	lsls	r3, r3, #14
 80031ba:	401a      	ands	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d10e      	bne.n	80031e2 <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	23e0      	movs	r3, #224	; 0xe0
 80031c8:	051b      	lsls	r3, r3, #20
 80031ca:	401a      	ands	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d106      	bne.n	80031e2 <HAL_RCC_OscConfig+0x616>
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	0f5b      	lsrs	r3, r3, #29
 80031d8:	075a      	lsls	r2, r3, #29
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031de:	429a      	cmp	r2, r3
 80031e0:	d001      	beq.n	80031e6 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e000      	b.n	80031e8 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	0018      	movs	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	b008      	add	sp, #32
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40007000 	.word	0x40007000
 80031f8:	00001388 	.word	0x00001388
 80031fc:	efffffff 	.word	0xefffffff
 8003200:	feffffff 	.word	0xfeffffff
 8003204:	11c1808c 	.word	0x11c1808c
 8003208:	eefeffff 	.word	0xeefeffff

0800320c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e0e9      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003220:	4b76      	ldr	r3, [pc, #472]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2207      	movs	r2, #7
 8003226:	4013      	ands	r3, r2
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	429a      	cmp	r2, r3
 800322c:	d91e      	bls.n	800326c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322e:	4b73      	ldr	r3, [pc, #460]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2207      	movs	r2, #7
 8003234:	4393      	bics	r3, r2
 8003236:	0019      	movs	r1, r3
 8003238:	4b70      	ldr	r3, [pc, #448]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	430a      	orrs	r2, r1
 800323e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003240:	f7fe fd88 	bl	8001d54 <HAL_GetTick>
 8003244:	0003      	movs	r3, r0
 8003246:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003248:	e009      	b.n	800325e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800324a:	f7fe fd83 	bl	8001d54 <HAL_GetTick>
 800324e:	0002      	movs	r2, r0
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	4a6a      	ldr	r2, [pc, #424]	; (8003400 <HAL_RCC_ClockConfig+0x1f4>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d901      	bls.n	800325e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e0ca      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800325e:	4b67      	ldr	r3, [pc, #412]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2207      	movs	r2, #7
 8003264:	4013      	ands	r3, r2
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d1ee      	bne.n	800324a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2202      	movs	r2, #2
 8003272:	4013      	ands	r3, r2
 8003274:	d015      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2204      	movs	r2, #4
 800327c:	4013      	ands	r3, r2
 800327e:	d006      	beq.n	800328e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003280:	4b60      	ldr	r3, [pc, #384]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	4b5f      	ldr	r3, [pc, #380]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003286:	21e0      	movs	r1, #224	; 0xe0
 8003288:	01c9      	lsls	r1, r1, #7
 800328a:	430a      	orrs	r2, r1
 800328c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800328e:	4b5d      	ldr	r3, [pc, #372]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	4a5d      	ldr	r2, [pc, #372]	; (8003408 <HAL_RCC_ClockConfig+0x1fc>)
 8003294:	4013      	ands	r3, r2
 8003296:	0019      	movs	r1, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	4b59      	ldr	r3, [pc, #356]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800329e:	430a      	orrs	r2, r1
 80032a0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2201      	movs	r2, #1
 80032a8:	4013      	ands	r3, r2
 80032aa:	d057      	beq.n	800335c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d107      	bne.n	80032c4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032b4:	4b53      	ldr	r3, [pc, #332]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	2380      	movs	r3, #128	; 0x80
 80032ba:	029b      	lsls	r3, r3, #10
 80032bc:	4013      	ands	r3, r2
 80032be:	d12b      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e097      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d107      	bne.n	80032dc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032cc:	4b4d      	ldr	r3, [pc, #308]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	049b      	lsls	r3, r3, #18
 80032d4:	4013      	ands	r3, r2
 80032d6:	d11f      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e08b      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d107      	bne.n	80032f4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032e4:	4b47      	ldr	r3, [pc, #284]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	2380      	movs	r3, #128	; 0x80
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	4013      	ands	r3, r2
 80032ee:	d113      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e07f      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d106      	bne.n	800330a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032fc:	4b41      	ldr	r3, [pc, #260]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003300:	2202      	movs	r2, #2
 8003302:	4013      	ands	r3, r2
 8003304:	d108      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e074      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800330a:	4b3e      	ldr	r3, [pc, #248]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800330c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800330e:	2202      	movs	r2, #2
 8003310:	4013      	ands	r3, r2
 8003312:	d101      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e06d      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003318:	4b3a      	ldr	r3, [pc, #232]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	2207      	movs	r2, #7
 800331e:	4393      	bics	r3, r2
 8003320:	0019      	movs	r1, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	4b37      	ldr	r3, [pc, #220]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003328:	430a      	orrs	r2, r1
 800332a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800332c:	f7fe fd12 	bl	8001d54 <HAL_GetTick>
 8003330:	0003      	movs	r3, r0
 8003332:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003334:	e009      	b.n	800334a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003336:	f7fe fd0d 	bl	8001d54 <HAL_GetTick>
 800333a:	0002      	movs	r2, r0
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	4a2f      	ldr	r2, [pc, #188]	; (8003400 <HAL_RCC_ClockConfig+0x1f4>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d901      	bls.n	800334a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e054      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334a:	4b2e      	ldr	r3, [pc, #184]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2238      	movs	r2, #56	; 0x38
 8003350:	401a      	ands	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	429a      	cmp	r2, r3
 800335a:	d1ec      	bne.n	8003336 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800335c:	4b27      	ldr	r3, [pc, #156]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2207      	movs	r2, #7
 8003362:	4013      	ands	r3, r2
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d21e      	bcs.n	80033a8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336a:	4b24      	ldr	r3, [pc, #144]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2207      	movs	r2, #7
 8003370:	4393      	bics	r3, r2
 8003372:	0019      	movs	r1, r3
 8003374:	4b21      	ldr	r3, [pc, #132]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800337c:	f7fe fcea 	bl	8001d54 <HAL_GetTick>
 8003380:	0003      	movs	r3, r0
 8003382:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003384:	e009      	b.n	800339a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003386:	f7fe fce5 	bl	8001d54 <HAL_GetTick>
 800338a:	0002      	movs	r2, r0
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	4a1b      	ldr	r2, [pc, #108]	; (8003400 <HAL_RCC_ClockConfig+0x1f4>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d901      	bls.n	800339a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e02c      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800339a:	4b18      	ldr	r3, [pc, #96]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2207      	movs	r2, #7
 80033a0:	4013      	ands	r3, r2
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d1ee      	bne.n	8003386 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2204      	movs	r2, #4
 80033ae:	4013      	ands	r3, r2
 80033b0:	d009      	beq.n	80033c6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033b2:	4b14      	ldr	r3, [pc, #80]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	4a15      	ldr	r2, [pc, #84]	; (800340c <HAL_RCC_ClockConfig+0x200>)
 80033b8:	4013      	ands	r3, r2
 80033ba:	0019      	movs	r1, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68da      	ldr	r2, [r3, #12]
 80033c0:	4b10      	ldr	r3, [pc, #64]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80033c2:	430a      	orrs	r2, r1
 80033c4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033c6:	f000 f829 	bl	800341c <HAL_RCC_GetSysClockFreq>
 80033ca:	0001      	movs	r1, r0
 80033cc:	4b0d      	ldr	r3, [pc, #52]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	0a1b      	lsrs	r3, r3, #8
 80033d2:	220f      	movs	r2, #15
 80033d4:	401a      	ands	r2, r3
 80033d6:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <HAL_RCC_ClockConfig+0x204>)
 80033d8:	0092      	lsls	r2, r2, #2
 80033da:	58d3      	ldr	r3, [r2, r3]
 80033dc:	221f      	movs	r2, #31
 80033de:	4013      	ands	r3, r2
 80033e0:	000a      	movs	r2, r1
 80033e2:	40da      	lsrs	r2, r3
 80033e4:	4b0b      	ldr	r3, [pc, #44]	; (8003414 <HAL_RCC_ClockConfig+0x208>)
 80033e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80033e8:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <HAL_RCC_ClockConfig+0x20c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7fe fc57 	bl	8001ca0 <HAL_InitTick>
 80033f2:	0003      	movs	r3, r0
}
 80033f4:	0018      	movs	r0, r3
 80033f6:	46bd      	mov	sp, r7
 80033f8:	b004      	add	sp, #16
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	40022000 	.word	0x40022000
 8003400:	00001388 	.word	0x00001388
 8003404:	40021000 	.word	0x40021000
 8003408:	fffff0ff 	.word	0xfffff0ff
 800340c:	ffff8fff 	.word	0xffff8fff
 8003410:	08005a18 	.word	0x08005a18
 8003414:	20000004 	.word	0x20000004
 8003418:	20000008 	.word	0x20000008

0800341c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003422:	4b3c      	ldr	r3, [pc, #240]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2238      	movs	r2, #56	; 0x38
 8003428:	4013      	ands	r3, r2
 800342a:	d10f      	bne.n	800344c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800342c:	4b39      	ldr	r3, [pc, #228]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0adb      	lsrs	r3, r3, #11
 8003432:	2207      	movs	r2, #7
 8003434:	4013      	ands	r3, r2
 8003436:	2201      	movs	r2, #1
 8003438:	409a      	lsls	r2, r3
 800343a:	0013      	movs	r3, r2
 800343c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800343e:	6839      	ldr	r1, [r7, #0]
 8003440:	4835      	ldr	r0, [pc, #212]	; (8003518 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003442:	f7fc fe5f 	bl	8000104 <__udivsi3>
 8003446:	0003      	movs	r3, r0
 8003448:	613b      	str	r3, [r7, #16]
 800344a:	e05d      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800344c:	4b31      	ldr	r3, [pc, #196]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	2238      	movs	r2, #56	; 0x38
 8003452:	4013      	ands	r3, r2
 8003454:	2b08      	cmp	r3, #8
 8003456:	d102      	bne.n	800345e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003458:	4b30      	ldr	r3, [pc, #192]	; (800351c <HAL_RCC_GetSysClockFreq+0x100>)
 800345a:	613b      	str	r3, [r7, #16]
 800345c:	e054      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800345e:	4b2d      	ldr	r3, [pc, #180]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	2238      	movs	r2, #56	; 0x38
 8003464:	4013      	ands	r3, r2
 8003466:	2b10      	cmp	r3, #16
 8003468:	d138      	bne.n	80034dc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800346a:	4b2a      	ldr	r3, [pc, #168]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	2203      	movs	r2, #3
 8003470:	4013      	ands	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003474:	4b27      	ldr	r3, [pc, #156]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	091b      	lsrs	r3, r3, #4
 800347a:	2207      	movs	r2, #7
 800347c:	4013      	ands	r3, r2
 800347e:	3301      	adds	r3, #1
 8003480:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2b03      	cmp	r3, #3
 8003486:	d10d      	bne.n	80034a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	4824      	ldr	r0, [pc, #144]	; (800351c <HAL_RCC_GetSysClockFreq+0x100>)
 800348c:	f7fc fe3a 	bl	8000104 <__udivsi3>
 8003490:	0003      	movs	r3, r0
 8003492:	0019      	movs	r1, r3
 8003494:	4b1f      	ldr	r3, [pc, #124]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	0a1b      	lsrs	r3, r3, #8
 800349a:	227f      	movs	r2, #127	; 0x7f
 800349c:	4013      	ands	r3, r2
 800349e:	434b      	muls	r3, r1
 80034a0:	617b      	str	r3, [r7, #20]
        break;
 80034a2:	e00d      	b.n	80034c0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	481c      	ldr	r0, [pc, #112]	; (8003518 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034a8:	f7fc fe2c 	bl	8000104 <__udivsi3>
 80034ac:	0003      	movs	r3, r0
 80034ae:	0019      	movs	r1, r3
 80034b0:	4b18      	ldr	r3, [pc, #96]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	0a1b      	lsrs	r3, r3, #8
 80034b6:	227f      	movs	r2, #127	; 0x7f
 80034b8:	4013      	ands	r3, r2
 80034ba:	434b      	muls	r3, r1
 80034bc:	617b      	str	r3, [r7, #20]
        break;
 80034be:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80034c0:	4b14      	ldr	r3, [pc, #80]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	0f5b      	lsrs	r3, r3, #29
 80034c6:	2207      	movs	r2, #7
 80034c8:	4013      	ands	r3, r2
 80034ca:	3301      	adds	r3, #1
 80034cc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	6978      	ldr	r0, [r7, #20]
 80034d2:	f7fc fe17 	bl	8000104 <__udivsi3>
 80034d6:	0003      	movs	r3, r0
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	e015      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80034dc:	4b0d      	ldr	r3, [pc, #52]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	2238      	movs	r2, #56	; 0x38
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	d103      	bne.n	80034f0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80034e8:	2380      	movs	r3, #128	; 0x80
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	613b      	str	r3, [r7, #16]
 80034ee:	e00b      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80034f0:	4b08      	ldr	r3, [pc, #32]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	2238      	movs	r2, #56	; 0x38
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b18      	cmp	r3, #24
 80034fa:	d103      	bne.n	8003504 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80034fc:	23fa      	movs	r3, #250	; 0xfa
 80034fe:	01db      	lsls	r3, r3, #7
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	e001      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003504:	2300      	movs	r3, #0
 8003506:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003508:	693b      	ldr	r3, [r7, #16]
}
 800350a:	0018      	movs	r0, r3
 800350c:	46bd      	mov	sp, r7
 800350e:	b006      	add	sp, #24
 8003510:	bd80      	pop	{r7, pc}
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	40021000 	.word	0x40021000
 8003518:	00f42400 	.word	0x00f42400
 800351c:	007a1200 	.word	0x007a1200

08003520 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003528:	2313      	movs	r3, #19
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003530:	2312      	movs	r3, #18
 8003532:	18fb      	adds	r3, r7, r3
 8003534:	2200      	movs	r2, #0
 8003536:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	2380      	movs	r3, #128	; 0x80
 800353e:	029b      	lsls	r3, r3, #10
 8003540:	4013      	ands	r3, r2
 8003542:	d100      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003544:	e0a4      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003546:	2311      	movs	r3, #17
 8003548:	18fb      	adds	r3, r7, r3
 800354a:	2200      	movs	r2, #0
 800354c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800354e:	4bc3      	ldr	r3, [pc, #780]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003550:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003552:	2380      	movs	r3, #128	; 0x80
 8003554:	055b      	lsls	r3, r3, #21
 8003556:	4013      	ands	r3, r2
 8003558:	d111      	bne.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800355a:	4bc0      	ldr	r3, [pc, #768]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800355c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800355e:	4bbf      	ldr	r3, [pc, #764]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003560:	2180      	movs	r1, #128	; 0x80
 8003562:	0549      	lsls	r1, r1, #21
 8003564:	430a      	orrs	r2, r1
 8003566:	63da      	str	r2, [r3, #60]	; 0x3c
 8003568:	4bbc      	ldr	r3, [pc, #752]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800356a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800356c:	2380      	movs	r3, #128	; 0x80
 800356e:	055b      	lsls	r3, r3, #21
 8003570:	4013      	ands	r3, r2
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003576:	2311      	movs	r3, #17
 8003578:	18fb      	adds	r3, r7, r3
 800357a:	2201      	movs	r2, #1
 800357c:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800357e:	4bb8      	ldr	r3, [pc, #736]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	4bb7      	ldr	r3, [pc, #732]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003584:	2180      	movs	r1, #128	; 0x80
 8003586:	0049      	lsls	r1, r1, #1
 8003588:	430a      	orrs	r2, r1
 800358a:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800358c:	f7fe fbe2 	bl	8001d54 <HAL_GetTick>
 8003590:	0003      	movs	r3, r0
 8003592:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003594:	e00b      	b.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003596:	f7fe fbdd 	bl	8001d54 <HAL_GetTick>
 800359a:	0002      	movs	r2, r0
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d904      	bls.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 80035a4:	2313      	movs	r3, #19
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	2203      	movs	r2, #3
 80035aa:	701a      	strb	r2, [r3, #0]
        break;
 80035ac:	e005      	b.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035ae:	4bac      	ldr	r3, [pc, #688]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	2380      	movs	r3, #128	; 0x80
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	4013      	ands	r3, r2
 80035b8:	d0ed      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 80035ba:	2313      	movs	r3, #19
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d154      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035c4:	4ba5      	ldr	r3, [pc, #660]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80035c8:	23c0      	movs	r3, #192	; 0xc0
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4013      	ands	r3, r2
 80035ce:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d019      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xea>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d014      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035e0:	4b9e      	ldr	r3, [pc, #632]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e4:	4a9f      	ldr	r2, [pc, #636]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80035e6:	4013      	ands	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035ea:	4b9c      	ldr	r3, [pc, #624]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80035ee:	4b9b      	ldr	r3, [pc, #620]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035f0:	2180      	movs	r1, #128	; 0x80
 80035f2:	0249      	lsls	r1, r1, #9
 80035f4:	430a      	orrs	r2, r1
 80035f6:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035f8:	4b98      	ldr	r3, [pc, #608]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80035fc:	4b97      	ldr	r3, [pc, #604]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035fe:	499a      	ldr	r1, [pc, #616]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8003600:	400a      	ands	r2, r1
 8003602:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003604:	4b95      	ldr	r3, [pc, #596]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2201      	movs	r2, #1
 800360e:	4013      	ands	r3, r2
 8003610:	d016      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003612:	f7fe fb9f 	bl	8001d54 <HAL_GetTick>
 8003616:	0003      	movs	r3, r0
 8003618:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800361a:	e00c      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361c:	f7fe fb9a 	bl	8001d54 <HAL_GetTick>
 8003620:	0002      	movs	r2, r0
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	4a91      	ldr	r2, [pc, #580]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d904      	bls.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 800362c:	2313      	movs	r3, #19
 800362e:	18fb      	adds	r3, r7, r3
 8003630:	2203      	movs	r2, #3
 8003632:	701a      	strb	r2, [r3, #0]
            break;
 8003634:	e004      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003636:	4b89      	ldr	r3, [pc, #548]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363a:	2202      	movs	r2, #2
 800363c:	4013      	ands	r3, r2
 800363e:	d0ed      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 8003640:	2313      	movs	r3, #19
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10a      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800364a:	4b84      	ldr	r3, [pc, #528]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800364c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800364e:	4a85      	ldr	r2, [pc, #532]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003650:	4013      	ands	r3, r2
 8003652:	0019      	movs	r1, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003658:	4b80      	ldr	r3, [pc, #512]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800365a:	430a      	orrs	r2, r1
 800365c:	65da      	str	r2, [r3, #92]	; 0x5c
 800365e:	e00c      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003660:	2312      	movs	r3, #18
 8003662:	18fb      	adds	r3, r7, r3
 8003664:	2213      	movs	r2, #19
 8003666:	18ba      	adds	r2, r7, r2
 8003668:	7812      	ldrb	r2, [r2, #0]
 800366a:	701a      	strb	r2, [r3, #0]
 800366c:	e005      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366e:	2312      	movs	r3, #18
 8003670:	18fb      	adds	r3, r7, r3
 8003672:	2213      	movs	r2, #19
 8003674:	18ba      	adds	r2, r7, r2
 8003676:	7812      	ldrb	r2, [r2, #0]
 8003678:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800367a:	2311      	movs	r3, #17
 800367c:	18fb      	adds	r3, r7, r3
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d105      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003684:	4b75      	ldr	r3, [pc, #468]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003686:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003688:	4b74      	ldr	r3, [pc, #464]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800368a:	4979      	ldr	r1, [pc, #484]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800368c:	400a      	ands	r2, r1
 800368e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2201      	movs	r2, #1
 8003696:	4013      	ands	r3, r2
 8003698:	d009      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800369a:	4b70      	ldr	r3, [pc, #448]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800369c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369e:	2203      	movs	r2, #3
 80036a0:	4393      	bics	r3, r2
 80036a2:	0019      	movs	r1, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	4b6c      	ldr	r3, [pc, #432]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036aa:	430a      	orrs	r2, r1
 80036ac:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2202      	movs	r2, #2
 80036b4:	4013      	ands	r3, r2
 80036b6:	d009      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036b8:	4b68      	ldr	r3, [pc, #416]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036bc:	220c      	movs	r2, #12
 80036be:	4393      	bics	r3, r2
 80036c0:	0019      	movs	r1, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689a      	ldr	r2, [r3, #8]
 80036c6:	4b65      	ldr	r3, [pc, #404]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036c8:	430a      	orrs	r2, r1
 80036ca:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_LPUART1SEL)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2220      	movs	r2, #32
 80036d2:	4013      	ands	r3, r2
 80036d4:	d009      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036d6:	4b61      	ldr	r3, [pc, #388]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036da:	4a66      	ldr	r2, [pc, #408]	; (8003874 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80036dc:	4013      	ands	r3, r2
 80036de:	0019      	movs	r1, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68da      	ldr	r2, [r3, #12]
 80036e4:	4b5d      	ldr	r3, [pc, #372]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036e6:	430a      	orrs	r2, r1
 80036e8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPUART1SEL */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	2380      	movs	r3, #128	; 0x80
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4013      	ands	r3, r2
 80036f4:	d009      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036f6:	4b59      	ldr	r3, [pc, #356]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036fa:	4a5f      	ldr	r2, [pc, #380]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80036fc:	4013      	ands	r3, r2
 80036fe:	0019      	movs	r1, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	699a      	ldr	r2, [r3, #24]
 8003704:	4b55      	ldr	r3, [pc, #340]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003706:	430a      	orrs	r2, r1
 8003708:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	2380      	movs	r3, #128	; 0x80
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	4013      	ands	r3, r2
 8003714:	d009      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003716:	4b51      	ldr	r3, [pc, #324]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371a:	4a58      	ldr	r2, [pc, #352]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800371c:	4013      	ands	r3, r2
 800371e:	0019      	movs	r1, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69da      	ldr	r2, [r3, #28]
 8003724:	4b4d      	ldr	r3, [pc, #308]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003726:	430a      	orrs	r2, r1
 8003728:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2240      	movs	r2, #64	; 0x40
 8003730:	4013      	ands	r3, r2
 8003732:	d009      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003734:	4b49      	ldr	r3, [pc, #292]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003738:	4a51      	ldr	r2, [pc, #324]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800373a:	4013      	ands	r3, r2
 800373c:	0019      	movs	r1, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	691a      	ldr	r2, [r3, #16]
 8003742:	4b46      	ldr	r3, [pc, #280]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003744:	430a      	orrs	r2, r1
 8003746:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RCC_CCIPR_RNGSEL */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	2380      	movs	r3, #128	; 0x80
 800374e:	01db      	lsls	r3, r3, #7
 8003750:	4013      	ands	r3, r2
 8003752:	d015      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003754:	4b41      	ldr	r3, [pc, #260]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	0899      	lsrs	r1, r3, #2
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a1a      	ldr	r2, [r3, #32]
 8003760:	4b3e      	ldr	r3, [pc, #248]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003762:	430a      	orrs	r2, r1
 8003764:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1a      	ldr	r2, [r3, #32]
 800376a:	2380      	movs	r3, #128	; 0x80
 800376c:	05db      	lsls	r3, r3, #23
 800376e:	429a      	cmp	r2, r3
 8003770:	d106      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003772:	4b3a      	ldr	r3, [pc, #232]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	4b39      	ldr	r3, [pc, #228]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003778:	2180      	movs	r1, #128	; 0x80
 800377a:	0249      	lsls	r1, r1, #9
 800377c:	430a      	orrs	r2, r1
 800377e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR_CECSEL)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	2380      	movs	r3, #128	; 0x80
 8003786:	031b      	lsls	r3, r3, #12
 8003788:	4013      	ands	r3, r2
 800378a:	d009      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800378c:	4b33      	ldr	r3, [pc, #204]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800378e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003790:	2240      	movs	r2, #64	; 0x40
 8003792:	4393      	bics	r3, r2
 8003794:	0019      	movs	r1, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800379a:	4b30      	ldr	r3, [pc, #192]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800379c:	430a      	orrs	r2, r1
 800379e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_CECSEL */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	2380      	movs	r3, #128	; 0x80
 80037a6:	039b      	lsls	r3, r3, #14
 80037a8:	4013      	ands	r3, r2
 80037aa:	d016      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80037ac:	4b2b      	ldr	r3, [pc, #172]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b0:	4a34      	ldr	r2, [pc, #208]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	0019      	movs	r1, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037ba:	4b28      	ldr	r3, [pc, #160]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037bc:	430a      	orrs	r2, r1
 80037be:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037c4:	2380      	movs	r3, #128	; 0x80
 80037c6:	03db      	lsls	r3, r3, #15
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d106      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80037cc:	4b23      	ldr	r3, [pc, #140]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	4b22      	ldr	r3, [pc, #136]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037d2:	2180      	movs	r1, #128	; 0x80
 80037d4:	0449      	lsls	r1, r1, #17
 80037d6:	430a      	orrs	r2, r1
 80037d8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	2380      	movs	r3, #128	; 0x80
 80037e0:	03db      	lsls	r3, r3, #15
 80037e2:	4013      	ands	r3, r2
 80037e4:	d016      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80037e6:	4b1d      	ldr	r3, [pc, #116]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ea:	4a27      	ldr	r2, [pc, #156]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	0019      	movs	r1, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f4:	4b19      	ldr	r3, [pc, #100]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037f6:	430a      	orrs	r2, r1
 80037f8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	045b      	lsls	r3, r3, #17
 8003802:	429a      	cmp	r2, r3
 8003804:	d106      	bne.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003806:	4b15      	ldr	r3, [pc, #84]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003808:	68da      	ldr	r2, [r3, #12]
 800380a:	4b14      	ldr	r3, [pc, #80]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800380c:	2180      	movs	r1, #128	; 0x80
 800380e:	0449      	lsls	r1, r1, #17
 8003810:	430a      	orrs	r2, r1
 8003812:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	2380      	movs	r3, #128	; 0x80
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	4013      	ands	r3, r2
 800381e:	d016      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003820:	4b0e      	ldr	r3, [pc, #56]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003824:	4a19      	ldr	r2, [pc, #100]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8003826:	4013      	ands	r3, r2
 8003828:	0019      	movs	r1, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	695a      	ldr	r2, [r3, #20]
 800382e:	4b0b      	ldr	r3, [pc, #44]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003830:	430a      	orrs	r2, r1
 8003832:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	695a      	ldr	r2, [r3, #20]
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	01db      	lsls	r3, r3, #7
 800383c:	429a      	cmp	r2, r3
 800383e:	d106      	bne.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x32e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003840:	4b06      	ldr	r3, [pc, #24]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003842:	68da      	ldr	r2, [r3, #12]
 8003844:	4b05      	ldr	r3, [pc, #20]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003846:	2180      	movs	r1, #128	; 0x80
 8003848:	0249      	lsls	r1, r1, #9
 800384a:	430a      	orrs	r2, r1
 800384c:	60da      	str	r2, [r3, #12]
    }
  }

  return status;
 800384e:	2312      	movs	r3, #18
 8003850:	18fb      	adds	r3, r7, r3
 8003852:	781b      	ldrb	r3, [r3, #0]
}
 8003854:	0018      	movs	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	b006      	add	sp, #24
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40021000 	.word	0x40021000
 8003860:	40007000 	.word	0x40007000
 8003864:	fffffcff 	.word	0xfffffcff
 8003868:	fffeffff 	.word	0xfffeffff
 800386c:	00001388 	.word	0x00001388
 8003870:	efffffff 	.word	0xefffffff
 8003874:	fffff3ff 	.word	0xfffff3ff
 8003878:	fff3ffff 	.word	0xfff3ffff
 800387c:	ffcfffff 	.word	0xffcfffff
 8003880:	ffffcfff 	.word	0xffffcfff
 8003884:	ffbfffff 	.word	0xffbfffff
 8003888:	feffffff 	.word	0xfeffffff
 800388c:	ffff3fff 	.word	0xffff3fff

08003890 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003890:	b5b0      	push	{r4, r5, r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003898:	230f      	movs	r3, #15
 800389a:	18fb      	adds	r3, r7, r3
 800389c:	2201      	movs	r2, #1
 800389e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d100      	bne.n	80038a8 <HAL_RTC_Init+0x18>
 80038a6:	e07f      	b.n	80039a8 <HAL_RTC_Init+0x118>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2229      	movs	r2, #41	; 0x29
 80038ac:	5c9b      	ldrb	r3, [r3, r2]
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10b      	bne.n	80038cc <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2228      	movs	r2, #40	; 0x28
 80038b8:	2100      	movs	r1, #0
 80038ba:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2288      	movs	r2, #136	; 0x88
 80038c0:	0212      	lsls	r2, r2, #8
 80038c2:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	0018      	movs	r0, r3
 80038c8:	f7fd ff4e 	bl	8001768 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2229      	movs	r2, #41	; 0x29
 80038d0:	2102      	movs	r1, #2
 80038d2:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	22ca      	movs	r2, #202	; 0xca
 80038da:	625a      	str	r2, [r3, #36]	; 0x24
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2253      	movs	r2, #83	; 0x53
 80038e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80038e4:	250f      	movs	r5, #15
 80038e6:	197c      	adds	r4, r7, r5
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	0018      	movs	r0, r3
 80038ec:	f000 fbef 	bl	80040ce <RTC_EnterInitMode>
 80038f0:	0003      	movs	r3, r0
 80038f2:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 80038f4:	197b      	adds	r3, r7, r5
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d148      	bne.n	800398e <HAL_RTC_Init+0xfe>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699a      	ldr	r2, [r3, #24]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	492c      	ldr	r1, [pc, #176]	; (80039b8 <HAL_RTC_Init+0x128>)
 8003908:	400a      	ands	r2, r1
 800390a:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6999      	ldr	r1, [r3, #24]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	69db      	ldr	r3, [r3, #28]
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6912      	ldr	r2, [r2, #16]
 8003932:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6919      	ldr	r1, [r3, #16]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	041a      	lsls	r2, r3, #16
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003948:	250f      	movs	r5, #15
 800394a:	197c      	adds	r4, r7, r5
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	0018      	movs	r0, r3
 8003950:	f000 fc00 	bl	8004154 <RTC_ExitInitMode>
 8003954:	0003      	movs	r3, r0
 8003956:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 8003958:	197b      	adds	r3, r7, r5
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d116      	bne.n	800398e <HAL_RTC_Init+0xfe>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699a      	ldr	r2, [r3, #24]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	00d2      	lsls	r2, r2, #3
 800396c:	08d2      	lsrs	r2, r2, #3
 800396e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	6999      	ldr	r1, [r3, #24]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	22ff      	movs	r2, #255	; 0xff
 8003994:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8003996:	230f      	movs	r3, #15
 8003998:	18fb      	adds	r3, r7, r3
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d103      	bne.n	80039a8 <HAL_RTC_Init+0x118>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2229      	movs	r2, #41	; 0x29
 80039a4:	2101      	movs	r1, #1
 80039a6:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80039a8:	230f      	movs	r3, #15
 80039aa:	18fb      	adds	r3, r7, r3
 80039ac:	781b      	ldrb	r3, [r3, #0]
}
 80039ae:	0018      	movs	r0, r3
 80039b0:	46bd      	mov	sp, r7
 80039b2:	b004      	add	sp, #16
 80039b4:	bdb0      	pop	{r4, r5, r7, pc}
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	fb8fffbf 	.word	0xfb8fffbf

080039bc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80039bc:	b5b0      	push	{r4, r5, r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2228      	movs	r2, #40	; 0x28
 80039cc:	5c9b      	ldrb	r3, [r3, r2]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d101      	bne.n	80039d6 <HAL_RTC_SetTime+0x1a>
 80039d2:	2302      	movs	r3, #2
 80039d4:	e092      	b.n	8003afc <HAL_RTC_SetTime+0x140>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2228      	movs	r2, #40	; 0x28
 80039da:	2101      	movs	r1, #1
 80039dc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2229      	movs	r2, #41	; 0x29
 80039e2:	2102      	movs	r1, #2
 80039e4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	22ca      	movs	r2, #202	; 0xca
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2253      	movs	r2, #83	; 0x53
 80039f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80039f6:	2513      	movs	r5, #19
 80039f8:	197c      	adds	r4, r7, r5
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	0018      	movs	r0, r3
 80039fe:	f000 fb66 	bl	80040ce <RTC_EnterInitMode>
 8003a02:	0003      	movs	r3, r0
 8003a04:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003a06:	197b      	adds	r3, r7, r5
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d162      	bne.n	8003ad4 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d125      	bne.n	8003a60 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	2240      	movs	r2, #64	; 0x40
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	d102      	bne.n	8003a26 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	2200      	movs	r2, #0
 8003a24:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	f000 fbd8 	bl	80041e0 <RTC_ByteToBcd2>
 8003a30:	0003      	movs	r3, r0
 8003a32:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	785b      	ldrb	r3, [r3, #1]
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f000 fbd1 	bl	80041e0 <RTC_ByteToBcd2>
 8003a3e:	0003      	movs	r3, r0
 8003a40:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a42:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	789b      	ldrb	r3, [r3, #2]
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f000 fbc9 	bl	80041e0 <RTC_ByteToBcd2>
 8003a4e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a50:	0022      	movs	r2, r4
 8003a52:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	78db      	ldrb	r3, [r3, #3]
 8003a58:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]
 8003a5e:	e017      	b.n	8003a90 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	2240      	movs	r2, #64	; 0x40
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d102      	bne.n	8003a72 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	785b      	ldrb	r3, [r3, #1]
 8003a7c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a7e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003a84:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	78db      	ldrb	r3, [r3, #3]
 8003a8a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	491b      	ldr	r1, [pc, #108]	; (8003b04 <HAL_RTC_SetTime+0x148>)
 8003a98:	400a      	ands	r2, r1
 8003a9a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	699a      	ldr	r2, [r3, #24]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4918      	ldr	r1, [pc, #96]	; (8003b08 <HAL_RTC_SetTime+0x14c>)
 8003aa8:	400a      	ands	r2, r1
 8003aaa:	619a      	str	r2, [r3, #24]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6999      	ldr	r1, [r3, #24]
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	68da      	ldr	r2, [r3, #12]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003ac4:	2313      	movs	r3, #19
 8003ac6:	18fc      	adds	r4, r7, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	0018      	movs	r0, r3
 8003acc:	f000 fb42 	bl	8004154 <RTC_ExitInitMode>
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	22ff      	movs	r2, #255	; 0xff
 8003ada:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8003adc:	2313      	movs	r3, #19
 8003ade:	18fb      	adds	r3, r7, r3
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d103      	bne.n	8003aee <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2229      	movs	r2, #41	; 0x29
 8003aea:	2101      	movs	r1, #1
 8003aec:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2228      	movs	r2, #40	; 0x28
 8003af2:	2100      	movs	r1, #0
 8003af4:	5499      	strb	r1, [r3, r2]

  return status;
 8003af6:	2313      	movs	r3, #19
 8003af8:	18fb      	adds	r3, r7, r3
 8003afa:	781b      	ldrb	r3, [r3, #0]
}
 8003afc:	0018      	movs	r0, r3
 8003afe:	46bd      	mov	sp, r7
 8003b00:	b006      	add	sp, #24
 8003b02:	bdb0      	pop	{r4, r5, r7, pc}
 8003b04:	007f7f7f 	.word	0x007f7f7f
 8003b08:	fffbffff 	.word	0xfffbffff

08003b0c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	045b      	lsls	r3, r3, #17
 8003b2a:	0c5a      	lsrs	r2, r3, #17
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a22      	ldr	r2, [pc, #136]	; (8003bc0 <HAL_RTC_GetTime+0xb4>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	0c1b      	lsrs	r3, r3, #16
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	223f      	movs	r2, #63	; 0x3f
 8003b44:	4013      	ands	r3, r2
 8003b46:	b2da      	uxtb	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	0a1b      	lsrs	r3, r3, #8
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	227f      	movs	r2, #127	; 0x7f
 8003b54:	4013      	ands	r3, r2
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	227f      	movs	r2, #127	; 0x7f
 8003b62:	4013      	ands	r3, r2
 8003b64:	b2da      	uxtb	r2, r3
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	0d9b      	lsrs	r3, r3, #22
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2201      	movs	r2, #1
 8003b72:	4013      	ands	r3, r2
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d11a      	bne.n	8003bb6 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	0018      	movs	r0, r3
 8003b86:	f000 fb54 	bl	8004232 <RTC_Bcd2ToByte>
 8003b8a:	0003      	movs	r3, r0
 8003b8c:	001a      	movs	r2, r3
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	785b      	ldrb	r3, [r3, #1]
 8003b96:	0018      	movs	r0, r3
 8003b98:	f000 fb4b 	bl	8004232 <RTC_Bcd2ToByte>
 8003b9c:	0003      	movs	r3, r0
 8003b9e:	001a      	movs	r2, r3
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	789b      	ldrb	r3, [r3, #2]
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f000 fb42 	bl	8004232 <RTC_Bcd2ToByte>
 8003bae:	0003      	movs	r3, r0
 8003bb0:	001a      	movs	r2, r3
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	0018      	movs	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b006      	add	sp, #24
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	007f7f7f 	.word	0x007f7f7f

08003bc4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003bc4:	b5b0      	push	{r4, r5, r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2228      	movs	r2, #40	; 0x28
 8003bd4:	5c9b      	ldrb	r3, [r3, r2]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_RTC_SetDate+0x1a>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e07e      	b.n	8003cdc <HAL_RTC_SetDate+0x118>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2228      	movs	r2, #40	; 0x28
 8003be2:	2101      	movs	r1, #1
 8003be4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2229      	movs	r2, #41	; 0x29
 8003bea:	2102      	movs	r1, #2
 8003bec:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10e      	bne.n	8003c12 <HAL_RTC_SetDate+0x4e>
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	785b      	ldrb	r3, [r3, #1]
 8003bf8:	001a      	movs	r2, r3
 8003bfa:	2310      	movs	r3, #16
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	d008      	beq.n	8003c12 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	785b      	ldrb	r3, [r3, #1]
 8003c04:	2210      	movs	r2, #16
 8003c06:	4393      	bics	r3, r2
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	330a      	adds	r3, #10
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d11c      	bne.n	8003c52 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	78db      	ldrb	r3, [r3, #3]
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f000 fadf 	bl	80041e0 <RTC_ByteToBcd2>
 8003c22:	0003      	movs	r3, r0
 8003c24:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	785b      	ldrb	r3, [r3, #1]
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f000 fad8 	bl	80041e0 <RTC_ByteToBcd2>
 8003c30:	0003      	movs	r3, r0
 8003c32:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c34:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	789b      	ldrb	r3, [r3, #2]
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	f000 fad0 	bl	80041e0 <RTC_ByteToBcd2>
 8003c40:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003c42:	0022      	movs	r2, r4
 8003c44:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
 8003c50:	e00e      	b.n	8003c70 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	78db      	ldrb	r3, [r3, #3]
 8003c56:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	785b      	ldrb	r3, [r3, #1]
 8003c5c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003c5e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003c64:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	22ca      	movs	r2, #202	; 0xca
 8003c76:	625a      	str	r2, [r3, #36]	; 0x24
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2253      	movs	r2, #83	; 0x53
 8003c7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c80:	2513      	movs	r5, #19
 8003c82:	197c      	adds	r4, r7, r5
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	0018      	movs	r0, r3
 8003c88:	f000 fa21 	bl	80040ce <RTC_EnterInitMode>
 8003c8c:	0003      	movs	r3, r0
 8003c8e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003c90:	197b      	adds	r3, r7, r5
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10d      	bne.n	8003cb4 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	4911      	ldr	r1, [pc, #68]	; (8003ce4 <HAL_RTC_SetDate+0x120>)
 8003ca0:	400a      	ands	r2, r1
 8003ca2:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003ca4:	2313      	movs	r3, #19
 8003ca6:	18fc      	adds	r4, r7, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	0018      	movs	r0, r3
 8003cac:	f000 fa52 	bl	8004154 <RTC_ExitInitMode>
 8003cb0:	0003      	movs	r3, r0
 8003cb2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	22ff      	movs	r2, #255	; 0xff
 8003cba:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003cbc:	2313      	movs	r3, #19
 8003cbe:	18fb      	adds	r3, r7, r3
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d103      	bne.n	8003cce <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2229      	movs	r2, #41	; 0x29
 8003cca:	2101      	movs	r1, #1
 8003ccc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2228      	movs	r2, #40	; 0x28
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	5499      	strb	r1, [r3, r2]

  return status;
 8003cd6:	2313      	movs	r3, #19
 8003cd8:	18fb      	adds	r3, r7, r3
 8003cda:	781b      	ldrb	r3, [r3, #0]
}
 8003cdc:	0018      	movs	r0, r3
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b006      	add	sp, #24
 8003ce2:	bdb0      	pop	{r4, r5, r7, pc}
 8003ce4:	00ffff3f 	.word	0x00ffff3f

08003ce8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	4a21      	ldr	r2, [pc, #132]	; (8003d80 <HAL_RTC_GetDate+0x98>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	0c1b      	lsrs	r3, r3, #16
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	0a1b      	lsrs	r3, r3, #8
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	221f      	movs	r2, #31
 8003d12:	4013      	ands	r3, r2
 8003d14:	b2da      	uxtb	r2, r3
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	223f      	movs	r2, #63	; 0x3f
 8003d20:	4013      	ands	r3, r2
 8003d22:	b2da      	uxtb	r2, r3
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	0b5b      	lsrs	r3, r3, #13
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2207      	movs	r2, #7
 8003d30:	4013      	ands	r3, r2
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d11a      	bne.n	8003d74 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	78db      	ldrb	r3, [r3, #3]
 8003d42:	0018      	movs	r0, r3
 8003d44:	f000 fa75 	bl	8004232 <RTC_Bcd2ToByte>
 8003d48:	0003      	movs	r3, r0
 8003d4a:	001a      	movs	r2, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	785b      	ldrb	r3, [r3, #1]
 8003d54:	0018      	movs	r0, r3
 8003d56:	f000 fa6c 	bl	8004232 <RTC_Bcd2ToByte>
 8003d5a:	0003      	movs	r3, r0
 8003d5c:	001a      	movs	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	789b      	ldrb	r3, [r3, #2]
 8003d66:	0018      	movs	r0, r3
 8003d68:	f000 fa63 	bl	8004232 <RTC_Bcd2ToByte>
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	001a      	movs	r2, r3
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	0018      	movs	r0, r3
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	b006      	add	sp, #24
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	00ffff3f 	.word	0x00ffff3f

08003d84 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003d84:	b590      	push	{r4, r7, lr}
 8003d86:	b089      	sub	sp, #36	; 0x24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2228      	movs	r2, #40	; 0x28
 8003d94:	5c9b      	ldrb	r3, [r3, r2]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d101      	bne.n	8003d9e <HAL_RTC_SetAlarm_IT+0x1a>
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	e127      	b.n	8003fee <HAL_RTC_SetAlarm_IT+0x26a>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2228      	movs	r2, #40	; 0x28
 8003da2:	2101      	movs	r1, #1
 8003da4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2229      	movs	r2, #41	; 0x29
 8003daa:	2102      	movs	r1, #2
 8003dac:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d136      	bne.n	8003e22 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	2240      	movs	r2, #64	; 0x40
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d102      	bne.n	8003dc6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	0018      	movs	r0, r3
 8003dcc:	f000 fa08 	bl	80041e0 <RTC_ByteToBcd2>
 8003dd0:	0003      	movs	r3, r0
 8003dd2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	785b      	ldrb	r3, [r3, #1]
 8003dd8:	0018      	movs	r0, r3
 8003dda:	f000 fa01 	bl	80041e0 <RTC_ByteToBcd2>
 8003dde:	0003      	movs	r3, r0
 8003de0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003de2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	789b      	ldrb	r3, [r3, #2]
 8003de8:	0018      	movs	r0, r3
 8003dea:	f000 f9f9 	bl	80041e0 <RTC_ByteToBcd2>
 8003dee:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003df0:	0022      	movs	r2, r4
 8003df2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	78db      	ldrb	r3, [r3, #3]
 8003df8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2220      	movs	r2, #32
 8003e02:	5c9b      	ldrb	r3, [r3, r2]
 8003e04:	0018      	movs	r0, r3
 8003e06:	f000 f9eb 	bl	80041e0 <RTC_ByteToBcd2>
 8003e0a:	0003      	movs	r3, r0
 8003e0c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e0e:	0022      	movs	r2, r4
 8003e10:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e16:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	61fb      	str	r3, [r7, #28]
 8003e20:	e022      	b.n	8003e68 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	2240      	movs	r2, #64	; 0x40
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d102      	bne.n	8003e34 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2200      	movs	r2, #0
 8003e32:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	785b      	ldrb	r3, [r3, #1]
 8003e3e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e40:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003e46:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	78db      	ldrb	r3, [r3, #3]
 8003e4c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003e4e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	2120      	movs	r1, #32
 8003e54:	5c5b      	ldrb	r3, [r3, r1]
 8003e56:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e58:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e5e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e64:	4313      	orrs	r3, r2
 8003e66:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	22ca      	movs	r2, #202	; 0xca
 8003e7a:	625a      	str	r2, [r3, #36]	; 0x24
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2253      	movs	r2, #83	; 0x53
 8003e82:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e88:	2380      	movs	r3, #128	; 0x80
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d14c      	bne.n	8003f2a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699a      	ldr	r2, [r3, #24]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4957      	ldr	r1, [pc, #348]	; (8003ff8 <HAL_RTC_SetAlarm_IT+0x274>)
 8003e9c:	400a      	ands	r2, r1
 8003e9e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2101      	movs	r1, #1
 8003eac:	430a      	orrs	r2, r1
 8003eae:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8003eb0:	f7fd ff50 	bl	8001d54 <HAL_GetTick>
 8003eb4:	0003      	movs	r3, r0
 8003eb6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003eb8:	e016      	b.n	8003ee8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003eba:	f7fd ff4b 	bl	8001d54 <HAL_GetTick>
 8003ebe:	0002      	movs	r2, r0
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	1ad2      	subs	r2, r2, r3
 8003ec4:	23fa      	movs	r3, #250	; 0xfa
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d90d      	bls.n	8003ee8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	22ff      	movs	r2, #255	; 0xff
 8003ed2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2229      	movs	r2, #41	; 0x29
 8003ed8:	2103      	movs	r1, #3
 8003eda:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2228      	movs	r2, #40	; 0x28
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e082      	b.n	8003fee <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	d0e2      	beq.n	8003eba <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	69fa      	ldr	r2, [r7, #28]
 8003efa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	699a      	ldr	r2, [r3, #24]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2180      	movs	r1, #128	; 0x80
 8003f10:	0049      	lsls	r1, r1, #1
 8003f12:	430a      	orrs	r2, r1
 8003f14:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	699a      	ldr	r2, [r3, #24]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2180      	movs	r1, #128	; 0x80
 8003f22:	0149      	lsls	r1, r1, #5
 8003f24:	430a      	orrs	r2, r1
 8003f26:	619a      	str	r2, [r3, #24]
 8003f28:	e04b      	b.n	8003fc2 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	699a      	ldr	r2, [r3, #24]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4931      	ldr	r1, [pc, #196]	; (8003ffc <HAL_RTC_SetAlarm_IT+0x278>)
 8003f36:	400a      	ands	r2, r1
 8003f38:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2102      	movs	r1, #2
 8003f46:	430a      	orrs	r2, r1
 8003f48:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8003f4a:	f7fd ff03 	bl	8001d54 <HAL_GetTick>
 8003f4e:	0003      	movs	r3, r0
 8003f50:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003f52:	e016      	b.n	8003f82 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003f54:	f7fd fefe 	bl	8001d54 <HAL_GetTick>
 8003f58:	0002      	movs	r2, r0
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	1ad2      	subs	r2, r2, r3
 8003f5e:	23fa      	movs	r3, #250	; 0xfa
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d90d      	bls.n	8003f82 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	22ff      	movs	r2, #255	; 0xff
 8003f6c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2229      	movs	r2, #41	; 0x29
 8003f72:	2103      	movs	r1, #3
 8003f74:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2228      	movs	r2, #40	; 0x28
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e035      	b.n	8003fee <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	2202      	movs	r2, #2
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	d0e2      	beq.n	8003f54 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69fa      	ldr	r2, [r7, #28]
 8003f94:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	699a      	ldr	r2, [r3, #24]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2180      	movs	r1, #128	; 0x80
 8003faa:	0089      	lsls	r1, r1, #2
 8003fac:	430a      	orrs	r2, r1
 8003fae:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699a      	ldr	r2, [r3, #24]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2180      	movs	r1, #128	; 0x80
 8003fbc:	0189      	lsls	r1, r1, #6
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003fc2:	4a0f      	ldr	r2, [pc, #60]	; (8004000 <HAL_RTC_SetAlarm_IT+0x27c>)
 8003fc4:	2380      	movs	r3, #128	; 0x80
 8003fc6:	58d3      	ldr	r3, [r2, r3]
 8003fc8:	490d      	ldr	r1, [pc, #52]	; (8004000 <HAL_RTC_SetAlarm_IT+0x27c>)
 8003fca:	2280      	movs	r2, #128	; 0x80
 8003fcc:	0312      	lsls	r2, r2, #12
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	2280      	movs	r2, #128	; 0x80
 8003fd2:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	22ff      	movs	r2, #255	; 0xff
 8003fda:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2229      	movs	r2, #41	; 0x29
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2228      	movs	r2, #40	; 0x28
 8003fe8:	2100      	movs	r1, #0
 8003fea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	0018      	movs	r0, r3
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	b009      	add	sp, #36	; 0x24
 8003ff4:	bd90      	pop	{r4, r7, pc}
 8003ff6:	46c0      	nop			; (mov r8, r8)
 8003ff8:	fffffeff 	.word	0xfffffeff
 8003ffc:	fffffdff 	.word	0xfffffdff
 8004000:	40021800 	.word	0x40021800

08004004 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	699a      	ldr	r2, [r3, #24]
 8004012:	2380      	movs	r3, #128	; 0x80
 8004014:	015b      	lsls	r3, r3, #5
 8004016:	4013      	ands	r3, r2
 8004018:	d011      	beq.n	800403e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004020:	2201      	movs	r2, #1
 8004022:	4013      	ands	r3, r2
 8004024:	d00b      	beq.n	800403e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2101      	movs	r1, #1
 8004032:	430a      	orrs	r2, r1
 8004034:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	0018      	movs	r0, r3
 800403a:	f7fc f8ef 	bl	800021c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699a      	ldr	r2, [r3, #24]
 8004044:	2380      	movs	r3, #128	; 0x80
 8004046:	019b      	lsls	r3, r3, #6
 8004048:	4013      	ands	r3, r2
 800404a:	d011      	beq.n	8004070 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004052:	2202      	movs	r2, #2
 8004054:	4013      	ands	r3, r2
 8004056:	d00b      	beq.n	8004070 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2102      	movs	r1, #2
 8004064:	430a      	orrs	r2, r1
 8004066:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	0018      	movs	r0, r3
 800406c:	f000 f8fe 	bl	800426c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2229      	movs	r2, #41	; 0x29
 8004074:	2101      	movs	r1, #1
 8004076:	5499      	strb	r1, [r3, r2]
}
 8004078:	46c0      	nop			; (mov r8, r8)
 800407a:	46bd      	mov	sp, r7
 800407c:	b002      	add	sp, #8
 800407e:	bd80      	pop	{r7, pc}

08004080 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68da      	ldr	r2, [r3, #12]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	21a0      	movs	r1, #160	; 0xa0
 8004094:	438a      	bics	r2, r1
 8004096:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004098:	f7fd fe5c 	bl	8001d54 <HAL_GetTick>
 800409c:	0003      	movs	r3, r0
 800409e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80040a0:	e00a      	b.n	80040b8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80040a2:	f7fd fe57 	bl	8001d54 <HAL_GetTick>
 80040a6:	0002      	movs	r2, r0
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	1ad2      	subs	r2, r2, r3
 80040ac:	23fa      	movs	r3, #250	; 0xfa
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d901      	bls.n	80040b8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e006      	b.n	80040c6 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	2220      	movs	r2, #32
 80040c0:	4013      	ands	r3, r2
 80040c2:	d0ee      	beq.n	80040a2 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	0018      	movs	r0, r3
 80040c8:	46bd      	mov	sp, r7
 80040ca:	b004      	add	sp, #16
 80040cc:	bd80      	pop	{r7, pc}

080040ce <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b084      	sub	sp, #16
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80040d6:	230f      	movs	r3, #15
 80040d8:	18fb      	adds	r3, r7, r3
 80040da:	2200      	movs	r2, #0
 80040dc:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	2240      	movs	r2, #64	; 0x40
 80040e6:	4013      	ands	r3, r2
 80040e8:	d12d      	bne.n	8004146 <RTC_EnterInitMode+0x78>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2180      	movs	r1, #128	; 0x80
 80040f6:	430a      	orrs	r2, r1
 80040f8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80040fa:	f7fd fe2b 	bl	8001d54 <HAL_GetTick>
 80040fe:	0003      	movs	r3, r0
 8004100:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004102:	e015      	b.n	8004130 <RTC_EnterInitMode+0x62>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004104:	f7fd fe26 	bl	8001d54 <HAL_GetTick>
 8004108:	0002      	movs	r2, r0
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	1ad2      	subs	r2, r2, r3
 800410e:	210f      	movs	r1, #15
 8004110:	187b      	adds	r3, r7, r1
 8004112:	1879      	adds	r1, r7, r1
 8004114:	7809      	ldrb	r1, [r1, #0]
 8004116:	7019      	strb	r1, [r3, #0]
 8004118:	23fa      	movs	r3, #250	; 0xfa
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	429a      	cmp	r2, r3
 800411e:	d907      	bls.n	8004130 <RTC_EnterInitMode+0x62>
      {
        status = HAL_TIMEOUT;
 8004120:	230f      	movs	r3, #15
 8004122:	18fb      	adds	r3, r7, r3
 8004124:	2203      	movs	r2, #3
 8004126:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2229      	movs	r2, #41	; 0x29
 800412c:	2103      	movs	r1, #3
 800412e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	2240      	movs	r2, #64	; 0x40
 8004138:	4013      	ands	r3, r2
 800413a:	d104      	bne.n	8004146 <RTC_EnterInitMode+0x78>
 800413c:	230f      	movs	r3, #15
 800413e:	18fb      	adds	r3, r7, r3
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b03      	cmp	r3, #3
 8004144:	d1de      	bne.n	8004104 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004146:	230f      	movs	r3, #15
 8004148:	18fb      	adds	r3, r7, r3
 800414a:	781b      	ldrb	r3, [r3, #0]
}
 800414c:	0018      	movs	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	b004      	add	sp, #16
 8004152:	bd80      	pop	{r7, pc}

08004154 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800415c:	230f      	movs	r3, #15
 800415e:	18fb      	adds	r3, r7, r3
 8004160:	2200      	movs	r2, #0
 8004162:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004164:	4b1d      	ldr	r3, [pc, #116]	; (80041dc <RTC_ExitInitMode+0x88>)
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	4b1c      	ldr	r3, [pc, #112]	; (80041dc <RTC_ExitInitMode+0x88>)
 800416a:	2180      	movs	r1, #128	; 0x80
 800416c:	438a      	bics	r2, r1
 800416e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004170:	4b1a      	ldr	r3, [pc, #104]	; (80041dc <RTC_ExitInitMode+0x88>)
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	2220      	movs	r2, #32
 8004176:	4013      	ands	r3, r2
 8004178:	d10e      	bne.n	8004198 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	0018      	movs	r0, r3
 800417e:	f7ff ff7f 	bl	8004080 <HAL_RTC_WaitForSynchro>
 8004182:	1e03      	subs	r3, r0, #0
 8004184:	d022      	beq.n	80041cc <RTC_ExitInitMode+0x78>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2229      	movs	r2, #41	; 0x29
 800418a:	2103      	movs	r1, #3
 800418c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800418e:	230f      	movs	r3, #15
 8004190:	18fb      	adds	r3, r7, r3
 8004192:	2203      	movs	r2, #3
 8004194:	701a      	strb	r2, [r3, #0]
 8004196:	e019      	b.n	80041cc <RTC_ExitInitMode+0x78>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004198:	4b10      	ldr	r3, [pc, #64]	; (80041dc <RTC_ExitInitMode+0x88>)
 800419a:	699a      	ldr	r2, [r3, #24]
 800419c:	4b0f      	ldr	r3, [pc, #60]	; (80041dc <RTC_ExitInitMode+0x88>)
 800419e:	2120      	movs	r1, #32
 80041a0:	438a      	bics	r2, r1
 80041a2:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	0018      	movs	r0, r3
 80041a8:	f7ff ff6a 	bl	8004080 <HAL_RTC_WaitForSynchro>
 80041ac:	1e03      	subs	r3, r0, #0
 80041ae:	d007      	beq.n	80041c0 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2229      	movs	r2, #41	; 0x29
 80041b4:	2103      	movs	r1, #3
 80041b6:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80041b8:	230f      	movs	r3, #15
 80041ba:	18fb      	adds	r3, r7, r3
 80041bc:	2203      	movs	r2, #3
 80041be:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80041c0:	4b06      	ldr	r3, [pc, #24]	; (80041dc <RTC_ExitInitMode+0x88>)
 80041c2:	699a      	ldr	r2, [r3, #24]
 80041c4:	4b05      	ldr	r3, [pc, #20]	; (80041dc <RTC_ExitInitMode+0x88>)
 80041c6:	2120      	movs	r1, #32
 80041c8:	430a      	orrs	r2, r1
 80041ca:	619a      	str	r2, [r3, #24]
  }

  return status;
 80041cc:	230f      	movs	r3, #15
 80041ce:	18fb      	adds	r3, r7, r3
 80041d0:	781b      	ldrb	r3, [r3, #0]
}
 80041d2:	0018      	movs	r0, r3
 80041d4:	46bd      	mov	sp, r7
 80041d6:	b004      	add	sp, #16
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	46c0      	nop			; (mov r8, r8)
 80041dc:	40002800 	.word	0x40002800

080041e0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	0002      	movs	r2, r0
 80041e8:	1dfb      	adds	r3, r7, #7
 80041ea:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80041ec:	2300      	movs	r3, #0
 80041ee:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80041f0:	230b      	movs	r3, #11
 80041f2:	18fb      	adds	r3, r7, r3
 80041f4:	1dfa      	adds	r2, r7, #7
 80041f6:	7812      	ldrb	r2, [r2, #0]
 80041f8:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80041fa:	e008      	b.n	800420e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	3301      	adds	r3, #1
 8004200:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004202:	220b      	movs	r2, #11
 8004204:	18bb      	adds	r3, r7, r2
 8004206:	18ba      	adds	r2, r7, r2
 8004208:	7812      	ldrb	r2, [r2, #0]
 800420a:	3a0a      	subs	r2, #10
 800420c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800420e:	230b      	movs	r3, #11
 8004210:	18fb      	adds	r3, r7, r3
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	2b09      	cmp	r3, #9
 8004216:	d8f1      	bhi.n	80041fc <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	011b      	lsls	r3, r3, #4
 800421e:	b2da      	uxtb	r2, r3
 8004220:	230b      	movs	r3, #11
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	4313      	orrs	r3, r2
 8004228:	b2db      	uxtb	r3, r3
}
 800422a:	0018      	movs	r0, r3
 800422c:	46bd      	mov	sp, r7
 800422e:	b004      	add	sp, #16
 8004230:	bd80      	pop	{r7, pc}

08004232 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b084      	sub	sp, #16
 8004236:	af00      	add	r7, sp, #0
 8004238:	0002      	movs	r2, r0
 800423a:	1dfb      	adds	r3, r7, #7
 800423c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800423e:	1dfb      	adds	r3, r7, #7
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	091b      	lsrs	r3, r3, #4
 8004244:	b2db      	uxtb	r3, r3
 8004246:	001a      	movs	r2, r3
 8004248:	0013      	movs	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	189b      	adds	r3, r3, r2
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	b2da      	uxtb	r2, r3
 8004256:	1dfb      	adds	r3, r7, #7
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	210f      	movs	r1, #15
 800425c:	400b      	ands	r3, r1
 800425e:	b2db      	uxtb	r3, r3
 8004260:	18d3      	adds	r3, r2, r3
 8004262:	b2db      	uxtb	r3, r3
}
 8004264:	0018      	movs	r0, r3
 8004266:	46bd      	mov	sp, r7
 8004268:	b004      	add	sp, #16
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004274:	46c0      	nop			; (mov r8, r8)
 8004276:	46bd      	mov	sp, r7
 8004278:	b002      	add	sp, #8
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e01e      	b.n	80042cc <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	223d      	movs	r2, #61	; 0x3d
 8004292:	5c9b      	ldrb	r3, [r3, r2]
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d107      	bne.n	80042aa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	223c      	movs	r2, #60	; 0x3c
 800429e:	2100      	movs	r1, #0
 80042a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	0018      	movs	r0, r3
 80042a6:	f7fd fc1d 	bl	8001ae4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	223d      	movs	r2, #61	; 0x3d
 80042ae:	2102      	movs	r1, #2
 80042b0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	3304      	adds	r3, #4
 80042ba:	0019      	movs	r1, r3
 80042bc:	0010      	movs	r0, r2
 80042be:	f000 fc29 	bl	8004b14 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	223d      	movs	r2, #61	; 0x3d
 80042c6:	2101      	movs	r1, #1
 80042c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	0018      	movs	r0, r3
 80042ce:	46bd      	mov	sp, r7
 80042d0:	b002      	add	sp, #8
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	223d      	movs	r2, #61	; 0x3d
 80042e0:	2102      	movs	r1, #2
 80042e2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	4a0e      	ldr	r2, [pc, #56]	; (8004324 <HAL_TIM_Base_Start+0x50>)
 80042ec:	4013      	ands	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2b06      	cmp	r3, #6
 80042f4:	d00c      	beq.n	8004310 <HAL_TIM_Base_Start+0x3c>
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	2380      	movs	r3, #128	; 0x80
 80042fa:	025b      	lsls	r3, r3, #9
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d007      	beq.n	8004310 <HAL_TIM_Base_Start+0x3c>
  {
    __HAL_TIM_ENABLE(htim);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2101      	movs	r1, #1
 800430c:	430a      	orrs	r2, r1
 800430e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	223d      	movs	r2, #61	; 0x3d
 8004314:	2101      	movs	r1, #1
 8004316:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	0018      	movs	r0, r3
 800431c:	46bd      	mov	sp, r7
 800431e:	b004      	add	sp, #16
 8004320:	bd80      	pop	{r7, pc}
 8004322:	46c0      	nop			; (mov r8, r8)
 8004324:	00010007 	.word	0x00010007

08004328 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2101      	movs	r1, #1
 800433c:	430a      	orrs	r2, r1
 800433e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	4a0c      	ldr	r2, [pc, #48]	; (8004378 <HAL_TIM_Base_Start_IT+0x50>)
 8004348:	4013      	ands	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b06      	cmp	r3, #6
 8004350:	d00c      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x44>
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	2380      	movs	r3, #128	; 0x80
 8004356:	025b      	lsls	r3, r3, #9
 8004358:	429a      	cmp	r2, r3
 800435a:	d007      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x44>
  {
    __HAL_TIM_ENABLE(htim);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2101      	movs	r1, #1
 8004368:	430a      	orrs	r2, r1
 800436a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	0018      	movs	r0, r3
 8004370:	46bd      	mov	sp, r7
 8004372:	b004      	add	sp, #16
 8004374:	bd80      	pop	{r7, pc}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	00010007 	.word	0x00010007

0800437c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e01e      	b.n	80043cc <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	223d      	movs	r2, #61	; 0x3d
 8004392:	5c9b      	ldrb	r3, [r3, r2]
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d107      	bne.n	80043aa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	223c      	movs	r2, #60	; 0x3c
 800439e:	2100      	movs	r1, #0
 80043a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	0018      	movs	r0, r3
 80043a6:	f000 f815 	bl	80043d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	223d      	movs	r2, #61	; 0x3d
 80043ae:	2102      	movs	r1, #2
 80043b0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	3304      	adds	r3, #4
 80043ba:	0019      	movs	r1, r3
 80043bc:	0010      	movs	r0, r2
 80043be:	f000 fba9 	bl	8004b14 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	223d      	movs	r2, #61	; 0x3d
 80043c6:	2101      	movs	r1, #1
 80043c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	0018      	movs	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	b002      	add	sp, #8
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043dc:	46c0      	nop			; (mov r8, r8)
 80043de:	46bd      	mov	sp, r7
 80043e0:	b002      	add	sp, #8
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e02e      	b.n	8004456 <HAL_TIM_OnePulse_Init+0x72>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	223d      	movs	r2, #61	; 0x3d
 80043fc:	5c9b      	ldrb	r3, [r3, r2]
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d107      	bne.n	8004414 <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	223c      	movs	r2, #60	; 0x3c
 8004408:	2100      	movs	r1, #0
 800440a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	0018      	movs	r0, r3
 8004410:	f000 f825 	bl	800445e <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	223d      	movs	r2, #61	; 0x3d
 8004418:	2102      	movs	r1, #2
 800441a:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3304      	adds	r3, #4
 8004424:	0019      	movs	r1, r3
 8004426:	0010      	movs	r0, r2
 8004428:	f000 fb74 	bl	8004b14 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2108      	movs	r1, #8
 8004438:	438a      	bics	r2, r1
 800443a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6819      	ldr	r1, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	223d      	movs	r2, #61	; 0x3d
 8004450:	2101      	movs	r1, #1
 8004452:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	0018      	movs	r0, r3
 8004458:	46bd      	mov	sp, r7
 800445a:	b002      	add	sp, #8
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b082      	sub	sp, #8
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	46bd      	mov	sp, r7
 800446a:	b002      	add	sp, #8
 800446c:	bd80      	pop	{r7, pc}
	...

08004470 <HAL_TIM_OnePulse_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
    in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2201      	movs	r2, #1
 8004480:	2100      	movs	r1, #0
 8004482:	0018      	movs	r0, r3
 8004484:	f000 ff26 	bl	80052d4 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2201      	movs	r2, #1
 800448e:	2104      	movs	r1, #4
 8004490:	0018      	movs	r0, r3
 8004492:	f000 ff1f 	bl	80052d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a12      	ldr	r2, [pc, #72]	; (80044e4 <HAL_TIM_OnePulse_Start+0x74>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d00e      	beq.n	80044be <HAL_TIM_OnePulse_Start+0x4e>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a10      	ldr	r2, [pc, #64]	; (80044e8 <HAL_TIM_OnePulse_Start+0x78>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d009      	beq.n	80044be <HAL_TIM_OnePulse_Start+0x4e>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a0f      	ldr	r2, [pc, #60]	; (80044ec <HAL_TIM_OnePulse_Start+0x7c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d004      	beq.n	80044be <HAL_TIM_OnePulse_Start+0x4e>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a0d      	ldr	r2, [pc, #52]	; (80044f0 <HAL_TIM_OnePulse_Start+0x80>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d101      	bne.n	80044c2 <HAL_TIM_OnePulse_Start+0x52>
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <HAL_TIM_OnePulse_Start+0x54>
 80044c2:	2300      	movs	r3, #0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d008      	beq.n	80044da <HAL_TIM_OnePulse_Start+0x6a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2180      	movs	r1, #128	; 0x80
 80044d4:	0209      	lsls	r1, r1, #8
 80044d6:	430a      	orrs	r2, r1
 80044d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	0018      	movs	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	b002      	add	sp, #8
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40012c00 	.word	0x40012c00
 80044e8:	40014000 	.word	0x40014000
 80044ec:	40014400 	.word	0x40014400
 80044f0:	40014800 	.word	0x40014800

080044f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	2202      	movs	r2, #2
 8004504:	4013      	ands	r3, r2
 8004506:	2b02      	cmp	r3, #2
 8004508:	d124      	bne.n	8004554 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	2202      	movs	r2, #2
 8004512:	4013      	ands	r3, r2
 8004514:	2b02      	cmp	r3, #2
 8004516:	d11d      	bne.n	8004554 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2203      	movs	r2, #3
 800451e:	4252      	negs	r2, r2
 8004520:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	2203      	movs	r2, #3
 8004530:	4013      	ands	r3, r2
 8004532:	d004      	beq.n	800453e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	0018      	movs	r0, r3
 8004538:	f000 fad4 	bl	8004ae4 <HAL_TIM_IC_CaptureCallback>
 800453c:	e007      	b.n	800454e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	0018      	movs	r0, r3
 8004542:	f000 fac7 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	0018      	movs	r0, r3
 800454a:	f000 fad3 	bl	8004af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	2204      	movs	r2, #4
 800455c:	4013      	ands	r3, r2
 800455e:	2b04      	cmp	r3, #4
 8004560:	d125      	bne.n	80045ae <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	2204      	movs	r2, #4
 800456a:	4013      	ands	r3, r2
 800456c:	2b04      	cmp	r3, #4
 800456e:	d11e      	bne.n	80045ae <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2205      	movs	r2, #5
 8004576:	4252      	negs	r2, r2
 8004578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2202      	movs	r2, #2
 800457e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699a      	ldr	r2, [r3, #24]
 8004586:	23c0      	movs	r3, #192	; 0xc0
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	4013      	ands	r3, r2
 800458c:	d004      	beq.n	8004598 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	0018      	movs	r0, r3
 8004592:	f000 faa7 	bl	8004ae4 <HAL_TIM_IC_CaptureCallback>
 8004596:	e007      	b.n	80045a8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	0018      	movs	r0, r3
 800459c:	f000 fa9a 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	0018      	movs	r0, r3
 80045a4:	f000 faa6 	bl	8004af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	2208      	movs	r2, #8
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d124      	bne.n	8004606 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	2208      	movs	r2, #8
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b08      	cmp	r3, #8
 80045c8:	d11d      	bne.n	8004606 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2209      	movs	r2, #9
 80045d0:	4252      	negs	r2, r2
 80045d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2204      	movs	r2, #4
 80045d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	2203      	movs	r2, #3
 80045e2:	4013      	ands	r3, r2
 80045e4:	d004      	beq.n	80045f0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	0018      	movs	r0, r3
 80045ea:	f000 fa7b 	bl	8004ae4 <HAL_TIM_IC_CaptureCallback>
 80045ee:	e007      	b.n	8004600 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	0018      	movs	r0, r3
 80045f4:	f000 fa6e 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	0018      	movs	r0, r3
 80045fc:	f000 fa7a 	bl	8004af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	2210      	movs	r2, #16
 800460e:	4013      	ands	r3, r2
 8004610:	2b10      	cmp	r3, #16
 8004612:	d125      	bne.n	8004660 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	2210      	movs	r2, #16
 800461c:	4013      	ands	r3, r2
 800461e:	2b10      	cmp	r3, #16
 8004620:	d11e      	bne.n	8004660 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2211      	movs	r2, #17
 8004628:	4252      	negs	r2, r2
 800462a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2208      	movs	r2, #8
 8004630:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69da      	ldr	r2, [r3, #28]
 8004638:	23c0      	movs	r3, #192	; 0xc0
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4013      	ands	r3, r2
 800463e:	d004      	beq.n	800464a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	0018      	movs	r0, r3
 8004644:	f000 fa4e 	bl	8004ae4 <HAL_TIM_IC_CaptureCallback>
 8004648:	e007      	b.n	800465a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	0018      	movs	r0, r3
 800464e:	f000 fa41 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	0018      	movs	r0, r3
 8004656:	f000 fa4d 	bl	8004af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2201      	movs	r2, #1
 8004668:	4013      	ands	r3, r2
 800466a:	2b01      	cmp	r3, #1
 800466c:	d10f      	bne.n	800468e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	2201      	movs	r2, #1
 8004676:	4013      	ands	r3, r2
 8004678:	2b01      	cmp	r3, #1
 800467a:	d108      	bne.n	800468e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2202      	movs	r2, #2
 8004682:	4252      	negs	r2, r2
 8004684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	0018      	movs	r0, r3
 800468a:	f7fc fe41 	bl	8001310 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	2280      	movs	r2, #128	; 0x80
 8004696:	4013      	ands	r3, r2
 8004698:	2b80      	cmp	r3, #128	; 0x80
 800469a:	d10f      	bne.n	80046bc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	2280      	movs	r2, #128	; 0x80
 80046a4:	4013      	ands	r3, r2
 80046a6:	2b80      	cmp	r3, #128	; 0x80
 80046a8:	d108      	bne.n	80046bc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2281      	movs	r2, #129	; 0x81
 80046b0:	4252      	negs	r2, r2
 80046b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	0018      	movs	r0, r3
 80046b8:	f000 fe8e 	bl	80053d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	691a      	ldr	r2, [r3, #16]
 80046c2:	2380      	movs	r3, #128	; 0x80
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	401a      	ands	r2, r3
 80046c8:	2380      	movs	r3, #128	; 0x80
 80046ca:	005b      	lsls	r3, r3, #1
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d10e      	bne.n	80046ee <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	2280      	movs	r2, #128	; 0x80
 80046d8:	4013      	ands	r3, r2
 80046da:	2b80      	cmp	r3, #128	; 0x80
 80046dc:	d107      	bne.n	80046ee <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a1c      	ldr	r2, [pc, #112]	; (8004754 <HAL_TIM_IRQHandler+0x260>)
 80046e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	0018      	movs	r0, r3
 80046ea:	f000 fe7d 	bl	80053e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	2240      	movs	r2, #64	; 0x40
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b40      	cmp	r3, #64	; 0x40
 80046fa:	d10f      	bne.n	800471c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	2240      	movs	r2, #64	; 0x40
 8004704:	4013      	ands	r3, r2
 8004706:	2b40      	cmp	r3, #64	; 0x40
 8004708:	d108      	bne.n	800471c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2241      	movs	r2, #65	; 0x41
 8004710:	4252      	negs	r2, r2
 8004712:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	0018      	movs	r0, r3
 8004718:	f000 f9f4 	bl	8004b04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	2220      	movs	r2, #32
 8004724:	4013      	ands	r3, r2
 8004726:	2b20      	cmp	r3, #32
 8004728:	d10f      	bne.n	800474a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	2220      	movs	r2, #32
 8004732:	4013      	ands	r3, r2
 8004734:	2b20      	cmp	r3, #32
 8004736:	d108      	bne.n	800474a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2221      	movs	r2, #33	; 0x21
 800473e:	4252      	negs	r2, r2
 8004740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	0018      	movs	r0, r3
 8004746:	f000 fe3f 	bl	80053c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	46bd      	mov	sp, r7
 800474e:	b002      	add	sp, #8
 8004750:	bd80      	pop	{r7, pc}
 8004752:	46c0      	nop			; (mov r8, r8)
 8004754:	fffffeff 	.word	0xfffffeff

08004758 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	223c      	movs	r2, #60	; 0x3c
 8004768:	5c9b      	ldrb	r3, [r3, r2]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800476e:	2302      	movs	r3, #2
 8004770:	e0e7      	b.n	8004942 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	223c      	movs	r2, #60	; 0x3c
 8004776:	2101      	movs	r1, #1
 8004778:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	223d      	movs	r2, #61	; 0x3d
 800477e:	2102      	movs	r1, #2
 8004780:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2b14      	cmp	r3, #20
 8004786:	d900      	bls.n	800478a <HAL_TIM_PWM_ConfigChannel+0x32>
 8004788:	e0d1      	b.n	800492e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	009a      	lsls	r2, r3, #2
 800478e:	4b6f      	ldr	r3, [pc, #444]	; (800494c <HAL_TIM_PWM_ConfigChannel+0x1f4>)
 8004790:	18d3      	adds	r3, r2, r3
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	0011      	movs	r1, r2
 800479e:	0018      	movs	r0, r3
 80047a0:	f000 fa38 	bl	8004c14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2108      	movs	r1, #8
 80047b0:	430a      	orrs	r2, r1
 80047b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2104      	movs	r1, #4
 80047c0:	438a      	bics	r2, r1
 80047c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6999      	ldr	r1, [r3, #24]
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	691a      	ldr	r2, [r3, #16]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	619a      	str	r2, [r3, #24]
      break;
 80047d6:	e0ab      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	0011      	movs	r1, r2
 80047e0:	0018      	movs	r0, r3
 80047e2:	f000 faa1 	bl	8004d28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	699a      	ldr	r2, [r3, #24]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2180      	movs	r1, #128	; 0x80
 80047f2:	0109      	lsls	r1, r1, #4
 80047f4:	430a      	orrs	r2, r1
 80047f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	699a      	ldr	r2, [r3, #24]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4953      	ldr	r1, [pc, #332]	; (8004950 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004804:	400a      	ands	r2, r1
 8004806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6999      	ldr	r1, [r3, #24]
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	021a      	lsls	r2, r3, #8
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	619a      	str	r2, [r3, #24]
      break;
 800481c:	e088      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	0011      	movs	r1, r2
 8004826:	0018      	movs	r0, r3
 8004828:	f000 fb02 	bl	8004e30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	69da      	ldr	r2, [r3, #28]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2108      	movs	r1, #8
 8004838:	430a      	orrs	r2, r1
 800483a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	69da      	ldr	r2, [r3, #28]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2104      	movs	r1, #4
 8004848:	438a      	bics	r2, r1
 800484a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	69d9      	ldr	r1, [r3, #28]
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	691a      	ldr	r2, [r3, #16]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	61da      	str	r2, [r3, #28]
      break;
 800485e:	e067      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	0011      	movs	r1, r2
 8004868:	0018      	movs	r0, r3
 800486a:	f000 fb69 	bl	8004f40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	69da      	ldr	r2, [r3, #28]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2180      	movs	r1, #128	; 0x80
 800487a:	0109      	lsls	r1, r1, #4
 800487c:	430a      	orrs	r2, r1
 800487e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	69da      	ldr	r2, [r3, #28]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4931      	ldr	r1, [pc, #196]	; (8004950 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800488c:	400a      	ands	r2, r1
 800488e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	69d9      	ldr	r1, [r3, #28]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	021a      	lsls	r2, r3, #8
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	61da      	str	r2, [r3, #28]
      break;
 80048a4:	e044      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68ba      	ldr	r2, [r7, #8]
 80048ac:	0011      	movs	r1, r2
 80048ae:	0018      	movs	r0, r3
 80048b0:	f000 fbb0 	bl	8005014 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2108      	movs	r1, #8
 80048c0:	430a      	orrs	r2, r1
 80048c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2104      	movs	r1, #4
 80048d0:	438a      	bics	r2, r1
 80048d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	691a      	ldr	r2, [r3, #16]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	430a      	orrs	r2, r1
 80048e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80048e6:	e023      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	0011      	movs	r1, r2
 80048f0:	0018      	movs	r0, r3
 80048f2:	f000 fbef 	bl	80050d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2180      	movs	r1, #128	; 0x80
 8004902:	0109      	lsls	r1, r1, #4
 8004904:	430a      	orrs	r2, r1
 8004906:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	490f      	ldr	r1, [pc, #60]	; (8004950 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004914:	400a      	ands	r2, r1
 8004916:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	021a      	lsls	r2, r3, #8
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800492c:	e000      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    }

    default:
      break;
 800492e:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	223d      	movs	r2, #61	; 0x3d
 8004934:	2101      	movs	r1, #1
 8004936:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	223c      	movs	r2, #60	; 0x3c
 800493c:	2100      	movs	r1, #0
 800493e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	0018      	movs	r0, r3
 8004944:	46bd      	mov	sp, r7
 8004946:	b004      	add	sp, #16
 8004948:	bd80      	pop	{r7, pc}
 800494a:	46c0      	nop			; (mov r8, r8)
 800494c:	08005a58 	.word	0x08005a58
 8004950:	fffffbff 	.word	0xfffffbff

08004954 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	223c      	movs	r2, #60	; 0x3c
 8004962:	5c9b      	ldrb	r3, [r3, r2]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d101      	bne.n	800496c <HAL_TIM_ConfigClockSource+0x18>
 8004968:	2302      	movs	r3, #2
 800496a:	e0ab      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x170>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	223c      	movs	r2, #60	; 0x3c
 8004970:	2101      	movs	r1, #1
 8004972:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	223d      	movs	r2, #61	; 0x3d
 8004978:	2102      	movs	r1, #2
 800497a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4a51      	ldr	r2, [pc, #324]	; (8004acc <HAL_TIM_ConfigClockSource+0x178>)
 8004988:	4013      	ands	r3, r2
 800498a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	4a50      	ldr	r2, [pc, #320]	; (8004ad0 <HAL_TIM_ConfigClockSource+0x17c>)
 8004990:	4013      	ands	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2b40      	cmp	r3, #64	; 0x40
 80049a2:	d100      	bne.n	80049a6 <HAL_TIM_ConfigClockSource+0x52>
 80049a4:	e06b      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x12a>
 80049a6:	d80e      	bhi.n	80049c6 <HAL_TIM_ConfigClockSource+0x72>
 80049a8:	2b10      	cmp	r3, #16
 80049aa:	d100      	bne.n	80049ae <HAL_TIM_ConfigClockSource+0x5a>
 80049ac:	e077      	b.n	8004a9e <HAL_TIM_ConfigClockSource+0x14a>
 80049ae:	d803      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x64>
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d100      	bne.n	80049b6 <HAL_TIM_ConfigClockSource+0x62>
 80049b4:	e073      	b.n	8004a9e <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80049b6:	e07c      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d100      	bne.n	80049be <HAL_TIM_ConfigClockSource+0x6a>
 80049bc:	e06f      	b.n	8004a9e <HAL_TIM_ConfigClockSource+0x14a>
 80049be:	2b30      	cmp	r3, #48	; 0x30
 80049c0:	d100      	bne.n	80049c4 <HAL_TIM_ConfigClockSource+0x70>
 80049c2:	e06c      	b.n	8004a9e <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80049c4:	e075      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80049c6:	2b70      	cmp	r3, #112	; 0x70
 80049c8:	d00e      	beq.n	80049e8 <HAL_TIM_ConfigClockSource+0x94>
 80049ca:	d804      	bhi.n	80049d6 <HAL_TIM_ConfigClockSource+0x82>
 80049cc:	2b50      	cmp	r3, #80	; 0x50
 80049ce:	d036      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0xea>
 80049d0:	2b60      	cmp	r3, #96	; 0x60
 80049d2:	d044      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80049d4:	e06d      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80049d6:	2280      	movs	r2, #128	; 0x80
 80049d8:	0152      	lsls	r2, r2, #5
 80049da:	4293      	cmp	r3, r2
 80049dc:	d068      	beq.n	8004ab0 <HAL_TIM_ConfigClockSource+0x15c>
 80049de:	2280      	movs	r2, #128	; 0x80
 80049e0:	0192      	lsls	r2, r2, #6
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d017      	beq.n	8004a16 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80049e6:	e064      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6818      	ldr	r0, [r3, #0]
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	6899      	ldr	r1, [r3, #8]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	f000 fc4c 	bl	8005294 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2277      	movs	r2, #119	; 0x77
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	609a      	str	r2, [r3, #8]
      break;
 8004a14:	e04d      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6818      	ldr	r0, [r3, #0]
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	6899      	ldr	r1, [r3, #8]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	f000 fc35 	bl	8005294 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2180      	movs	r1, #128	; 0x80
 8004a36:	01c9      	lsls	r1, r1, #7
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	609a      	str	r2, [r3, #8]
      break;
 8004a3c:	e039      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6818      	ldr	r0, [r3, #0]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6859      	ldr	r1, [r3, #4]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	001a      	movs	r2, r3
 8004a4c:	f000 fba6 	bl	800519c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2150      	movs	r1, #80	; 0x50
 8004a56:	0018      	movs	r0, r3
 8004a58:	f000 fc00 	bl	800525c <TIM_ITRx_SetConfig>
      break;
 8004a5c:	e029      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6818      	ldr	r0, [r3, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	6859      	ldr	r1, [r3, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	001a      	movs	r2, r3
 8004a6c:	f000 fbc4 	bl	80051f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2160      	movs	r1, #96	; 0x60
 8004a76:	0018      	movs	r0, r3
 8004a78:	f000 fbf0 	bl	800525c <TIM_ITRx_SetConfig>
      break;
 8004a7c:	e019      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6818      	ldr	r0, [r3, #0]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	6859      	ldr	r1, [r3, #4]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	001a      	movs	r2, r3
 8004a8c:	f000 fb86 	bl	800519c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2140      	movs	r1, #64	; 0x40
 8004a96:	0018      	movs	r0, r3
 8004a98:	f000 fbe0 	bl	800525c <TIM_ITRx_SetConfig>
      break;
 8004a9c:	e009      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	0019      	movs	r1, r3
 8004aa8:	0010      	movs	r0, r2
 8004aaa:	f000 fbd7 	bl	800525c <TIM_ITRx_SetConfig>
      break;
 8004aae:	e000      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8004ab0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	223d      	movs	r2, #61	; 0x3d
 8004ab6:	2101      	movs	r1, #1
 8004ab8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	223c      	movs	r2, #60	; 0x3c
 8004abe:	2100      	movs	r1, #0
 8004ac0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	b004      	add	sp, #16
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	ffceff88 	.word	0xffceff88
 8004ad0:	ffff00ff 	.word	0xffff00ff

08004ad4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004adc:	46c0      	nop			; (mov r8, r8)
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b002      	add	sp, #8
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004aec:	46c0      	nop			; (mov r8, r8)
 8004aee:	46bd      	mov	sp, r7
 8004af0:	b002      	add	sp, #8
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004afc:	46c0      	nop			; (mov r8, r8)
 8004afe:	46bd      	mov	sp, r7
 8004b00:	b002      	add	sp, #8
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b0c:	46c0      	nop			; (mov r8, r8)
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	b002      	add	sp, #8
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a34      	ldr	r2, [pc, #208]	; (8004bf8 <TIM_Base_SetConfig+0xe4>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d008      	beq.n	8004b3e <TIM_Base_SetConfig+0x2a>
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	2380      	movs	r3, #128	; 0x80
 8004b30:	05db      	lsls	r3, r3, #23
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d003      	beq.n	8004b3e <TIM_Base_SetConfig+0x2a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a30      	ldr	r2, [pc, #192]	; (8004bfc <TIM_Base_SetConfig+0xe8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d108      	bne.n	8004b50 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2270      	movs	r2, #112	; 0x70
 8004b42:	4393      	bics	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a29      	ldr	r2, [pc, #164]	; (8004bf8 <TIM_Base_SetConfig+0xe4>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d018      	beq.n	8004b8a <TIM_Base_SetConfig+0x76>
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	2380      	movs	r3, #128	; 0x80
 8004b5c:	05db      	lsls	r3, r3, #23
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d013      	beq.n	8004b8a <TIM_Base_SetConfig+0x76>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a25      	ldr	r2, [pc, #148]	; (8004bfc <TIM_Base_SetConfig+0xe8>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00f      	beq.n	8004b8a <TIM_Base_SetConfig+0x76>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a24      	ldr	r2, [pc, #144]	; (8004c00 <TIM_Base_SetConfig+0xec>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d00b      	beq.n	8004b8a <TIM_Base_SetConfig+0x76>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a23      	ldr	r2, [pc, #140]	; (8004c04 <TIM_Base_SetConfig+0xf0>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d007      	beq.n	8004b8a <TIM_Base_SetConfig+0x76>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a22      	ldr	r2, [pc, #136]	; (8004c08 <TIM_Base_SetConfig+0xf4>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d003      	beq.n	8004b8a <TIM_Base_SetConfig+0x76>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a21      	ldr	r2, [pc, #132]	; (8004c0c <TIM_Base_SetConfig+0xf8>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d108      	bne.n	8004b9c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	4a20      	ldr	r2, [pc, #128]	; (8004c10 <TIM_Base_SetConfig+0xfc>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2280      	movs	r2, #128	; 0x80
 8004ba0:	4393      	bics	r3, r2
 8004ba2:	001a      	movs	r2, r3
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a0c      	ldr	r2, [pc, #48]	; (8004bf8 <TIM_Base_SetConfig+0xe4>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00b      	beq.n	8004be2 <TIM_Base_SetConfig+0xce>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a0d      	ldr	r2, [pc, #52]	; (8004c04 <TIM_Base_SetConfig+0xf0>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d007      	beq.n	8004be2 <TIM_Base_SetConfig+0xce>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a0c      	ldr	r2, [pc, #48]	; (8004c08 <TIM_Base_SetConfig+0xf4>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d003      	beq.n	8004be2 <TIM_Base_SetConfig+0xce>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a0b      	ldr	r2, [pc, #44]	; (8004c0c <TIM_Base_SetConfig+0xf8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d103      	bne.n	8004bea <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	691a      	ldr	r2, [r3, #16]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	615a      	str	r2, [r3, #20]
}
 8004bf0:	46c0      	nop			; (mov r8, r8)
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	b004      	add	sp, #16
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40012c00 	.word	0x40012c00
 8004bfc:	40000400 	.word	0x40000400
 8004c00:	40002000 	.word	0x40002000
 8004c04:	40014000 	.word	0x40014000
 8004c08:	40014400 	.word	0x40014400
 8004c0c:	40014800 	.word	0x40014800
 8004c10:	fffffcff 	.word	0xfffffcff

08004c14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	2201      	movs	r2, #1
 8004c24:	4393      	bics	r3, r2
 8004c26:	001a      	movs	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	4a32      	ldr	r2, [pc, #200]	; (8004d0c <TIM_OC1_SetConfig+0xf8>)
 8004c42:	4013      	ands	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2203      	movs	r2, #3
 8004c4a:	4393      	bics	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	4393      	bics	r3, r2
 8004c5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a28      	ldr	r2, [pc, #160]	; (8004d10 <TIM_OC1_SetConfig+0xfc>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d00b      	beq.n	8004c8a <TIM_OC1_SetConfig+0x76>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a27      	ldr	r2, [pc, #156]	; (8004d14 <TIM_OC1_SetConfig+0x100>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d007      	beq.n	8004c8a <TIM_OC1_SetConfig+0x76>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a26      	ldr	r2, [pc, #152]	; (8004d18 <TIM_OC1_SetConfig+0x104>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d003      	beq.n	8004c8a <TIM_OC1_SetConfig+0x76>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a25      	ldr	r2, [pc, #148]	; (8004d1c <TIM_OC1_SetConfig+0x108>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d10c      	bne.n	8004ca4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2208      	movs	r2, #8
 8004c8e:	4393      	bics	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	4393      	bics	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a1a      	ldr	r2, [pc, #104]	; (8004d10 <TIM_OC1_SetConfig+0xfc>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00b      	beq.n	8004cc4 <TIM_OC1_SetConfig+0xb0>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a19      	ldr	r2, [pc, #100]	; (8004d14 <TIM_OC1_SetConfig+0x100>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d007      	beq.n	8004cc4 <TIM_OC1_SetConfig+0xb0>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a18      	ldr	r2, [pc, #96]	; (8004d18 <TIM_OC1_SetConfig+0x104>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d003      	beq.n	8004cc4 <TIM_OC1_SetConfig+0xb0>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a17      	ldr	r2, [pc, #92]	; (8004d1c <TIM_OC1_SetConfig+0x108>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d111      	bne.n	8004ce8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	4a16      	ldr	r2, [pc, #88]	; (8004d20 <TIM_OC1_SetConfig+0x10c>)
 8004cc8:	4013      	ands	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	4a15      	ldr	r2, [pc, #84]	; (8004d24 <TIM_OC1_SetConfig+0x110>)
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	621a      	str	r2, [r3, #32]
}
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	46bd      	mov	sp, r7
 8004d06:	b006      	add	sp, #24
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	fffeff8f 	.word	0xfffeff8f
 8004d10:	40012c00 	.word	0x40012c00
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40014400 	.word	0x40014400
 8004d1c:	40014800 	.word	0x40014800
 8004d20:	fffffeff 	.word	0xfffffeff
 8004d24:	fffffdff 	.word	0xfffffdff

08004d28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	2210      	movs	r2, #16
 8004d38:	4393      	bics	r3, r2
 8004d3a:	001a      	movs	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4a2e      	ldr	r2, [pc, #184]	; (8004e10 <TIM_OC2_SetConfig+0xe8>)
 8004d56:	4013      	ands	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4a2d      	ldr	r2, [pc, #180]	; (8004e14 <TIM_OC2_SetConfig+0xec>)
 8004d5e:	4013      	ands	r3, r2
 8004d60:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	021b      	lsls	r3, r3, #8
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2220      	movs	r2, #32
 8004d72:	4393      	bics	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	011b      	lsls	r3, r3, #4
 8004d7c:	697a      	ldr	r2, [r7, #20]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a24      	ldr	r2, [pc, #144]	; (8004e18 <TIM_OC2_SetConfig+0xf0>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d10d      	bne.n	8004da6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2280      	movs	r2, #128	; 0x80
 8004d8e:	4393      	bics	r3, r2
 8004d90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	011b      	lsls	r3, r3, #4
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	2240      	movs	r2, #64	; 0x40
 8004da2:	4393      	bics	r3, r2
 8004da4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a1b      	ldr	r2, [pc, #108]	; (8004e18 <TIM_OC2_SetConfig+0xf0>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d00b      	beq.n	8004dc6 <TIM_OC2_SetConfig+0x9e>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a1a      	ldr	r2, [pc, #104]	; (8004e1c <TIM_OC2_SetConfig+0xf4>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d007      	beq.n	8004dc6 <TIM_OC2_SetConfig+0x9e>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a19      	ldr	r2, [pc, #100]	; (8004e20 <TIM_OC2_SetConfig+0xf8>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d003      	beq.n	8004dc6 <TIM_OC2_SetConfig+0x9e>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a18      	ldr	r2, [pc, #96]	; (8004e24 <TIM_OC2_SetConfig+0xfc>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d113      	bne.n	8004dee <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	4a17      	ldr	r2, [pc, #92]	; (8004e28 <TIM_OC2_SetConfig+0x100>)
 8004dca:	4013      	ands	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	4a16      	ldr	r2, [pc, #88]	; (8004e2c <TIM_OC2_SetConfig+0x104>)
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	621a      	str	r2, [r3, #32]
}
 8004e08:	46c0      	nop			; (mov r8, r8)
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	b006      	add	sp, #24
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	feff8fff 	.word	0xfeff8fff
 8004e14:	fffffcff 	.word	0xfffffcff
 8004e18:	40012c00 	.word	0x40012c00
 8004e1c:	40014000 	.word	0x40014000
 8004e20:	40014400 	.word	0x40014400
 8004e24:	40014800 	.word	0x40014800
 8004e28:	fffffbff 	.word	0xfffffbff
 8004e2c:	fffff7ff 	.word	0xfffff7ff

08004e30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b086      	sub	sp, #24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	4a35      	ldr	r2, [pc, #212]	; (8004f14 <TIM_OC3_SetConfig+0xe4>)
 8004e40:	401a      	ands	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	4a2f      	ldr	r2, [pc, #188]	; (8004f18 <TIM_OC3_SetConfig+0xe8>)
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2203      	movs	r2, #3
 8004e64:	4393      	bics	r3, r2
 8004e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	4a29      	ldr	r2, [pc, #164]	; (8004f1c <TIM_OC3_SetConfig+0xec>)
 8004e76:	4013      	ands	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	021b      	lsls	r3, r3, #8
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a25      	ldr	r2, [pc, #148]	; (8004f20 <TIM_OC3_SetConfig+0xf0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d10d      	bne.n	8004eaa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	4a24      	ldr	r2, [pc, #144]	; (8004f24 <TIM_OC3_SetConfig+0xf4>)
 8004e92:	4013      	ands	r3, r2
 8004e94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	021b      	lsls	r3, r3, #8
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	4a20      	ldr	r2, [pc, #128]	; (8004f28 <TIM_OC3_SetConfig+0xf8>)
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a1c      	ldr	r2, [pc, #112]	; (8004f20 <TIM_OC3_SetConfig+0xf0>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d00b      	beq.n	8004eca <TIM_OC3_SetConfig+0x9a>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a1d      	ldr	r2, [pc, #116]	; (8004f2c <TIM_OC3_SetConfig+0xfc>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d007      	beq.n	8004eca <TIM_OC3_SetConfig+0x9a>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a1c      	ldr	r2, [pc, #112]	; (8004f30 <TIM_OC3_SetConfig+0x100>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d003      	beq.n	8004eca <TIM_OC3_SetConfig+0x9a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a1b      	ldr	r2, [pc, #108]	; (8004f34 <TIM_OC3_SetConfig+0x104>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d113      	bne.n	8004ef2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	4a1a      	ldr	r2, [pc, #104]	; (8004f38 <TIM_OC3_SetConfig+0x108>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	4a19      	ldr	r2, [pc, #100]	; (8004f3c <TIM_OC3_SetConfig+0x10c>)
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	011b      	lsls	r3, r3, #4
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	621a      	str	r2, [r3, #32]
}
 8004f0c:	46c0      	nop			; (mov r8, r8)
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	b006      	add	sp, #24
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	fffffeff 	.word	0xfffffeff
 8004f18:	fffeff8f 	.word	0xfffeff8f
 8004f1c:	fffffdff 	.word	0xfffffdff
 8004f20:	40012c00 	.word	0x40012c00
 8004f24:	fffff7ff 	.word	0xfffff7ff
 8004f28:	fffffbff 	.word	0xfffffbff
 8004f2c:	40014000 	.word	0x40014000
 8004f30:	40014400 	.word	0x40014400
 8004f34:	40014800 	.word	0x40014800
 8004f38:	ffffefff 	.word	0xffffefff
 8004f3c:	ffffdfff 	.word	0xffffdfff

08004f40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	4a28      	ldr	r2, [pc, #160]	; (8004ff0 <TIM_OC4_SetConfig+0xb0>)
 8004f50:	401a      	ands	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4a22      	ldr	r2, [pc, #136]	; (8004ff4 <TIM_OC4_SetConfig+0xb4>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4a21      	ldr	r2, [pc, #132]	; (8004ff8 <TIM_OC4_SetConfig+0xb8>)
 8004f74:	4013      	ands	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	021b      	lsls	r3, r3, #8
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	4a1d      	ldr	r2, [pc, #116]	; (8004ffc <TIM_OC4_SetConfig+0xbc>)
 8004f88:	4013      	ands	r3, r2
 8004f8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	031b      	lsls	r3, r3, #12
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a19      	ldr	r2, [pc, #100]	; (8005000 <TIM_OC4_SetConfig+0xc0>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d00b      	beq.n	8004fb8 <TIM_OC4_SetConfig+0x78>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a18      	ldr	r2, [pc, #96]	; (8005004 <TIM_OC4_SetConfig+0xc4>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d007      	beq.n	8004fb8 <TIM_OC4_SetConfig+0x78>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a17      	ldr	r2, [pc, #92]	; (8005008 <TIM_OC4_SetConfig+0xc8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d003      	beq.n	8004fb8 <TIM_OC4_SetConfig+0x78>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a16      	ldr	r2, [pc, #88]	; (800500c <TIM_OC4_SetConfig+0xcc>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d109      	bne.n	8004fcc <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	4a15      	ldr	r2, [pc, #84]	; (8005010 <TIM_OC4_SetConfig+0xd0>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	019b      	lsls	r3, r3, #6
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	621a      	str	r2, [r3, #32]
}
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	b006      	add	sp, #24
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	46c0      	nop			; (mov r8, r8)
 8004ff0:	ffffefff 	.word	0xffffefff
 8004ff4:	feff8fff 	.word	0xfeff8fff
 8004ff8:	fffffcff 	.word	0xfffffcff
 8004ffc:	ffffdfff 	.word	0xffffdfff
 8005000:	40012c00 	.word	0x40012c00
 8005004:	40014000 	.word	0x40014000
 8005008:	40014400 	.word	0x40014400
 800500c:	40014800 	.word	0x40014800
 8005010:	ffffbfff 	.word	0xffffbfff

08005014 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	4a25      	ldr	r2, [pc, #148]	; (80050b8 <TIM_OC5_SetConfig+0xa4>)
 8005024:	401a      	ands	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800503a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	4a1f      	ldr	r2, [pc, #124]	; (80050bc <TIM_OC5_SetConfig+0xa8>)
 8005040:	4013      	ands	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	4a1b      	ldr	r2, [pc, #108]	; (80050c0 <TIM_OC5_SetConfig+0xac>)
 8005052:	4013      	ands	r3, r2
 8005054:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	041b      	lsls	r3, r3, #16
 800505c:	693a      	ldr	r2, [r7, #16]
 800505e:	4313      	orrs	r3, r2
 8005060:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a17      	ldr	r2, [pc, #92]	; (80050c4 <TIM_OC5_SetConfig+0xb0>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00b      	beq.n	8005082 <TIM_OC5_SetConfig+0x6e>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a16      	ldr	r2, [pc, #88]	; (80050c8 <TIM_OC5_SetConfig+0xb4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d007      	beq.n	8005082 <TIM_OC5_SetConfig+0x6e>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a15      	ldr	r2, [pc, #84]	; (80050cc <TIM_OC5_SetConfig+0xb8>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d003      	beq.n	8005082 <TIM_OC5_SetConfig+0x6e>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a14      	ldr	r2, [pc, #80]	; (80050d0 <TIM_OC5_SetConfig+0xbc>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d109      	bne.n	8005096 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	4a0c      	ldr	r2, [pc, #48]	; (80050b8 <TIM_OC5_SetConfig+0xa4>)
 8005086:	4013      	ands	r3, r2
 8005088:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	021b      	lsls	r3, r3, #8
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	4313      	orrs	r3, r2
 8005094:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	621a      	str	r2, [r3, #32]
}
 80050b0:	46c0      	nop			; (mov r8, r8)
 80050b2:	46bd      	mov	sp, r7
 80050b4:	b006      	add	sp, #24
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	fffeffff 	.word	0xfffeffff
 80050bc:	fffeff8f 	.word	0xfffeff8f
 80050c0:	fffdffff 	.word	0xfffdffff
 80050c4:	40012c00 	.word	0x40012c00
 80050c8:	40014000 	.word	0x40014000
 80050cc:	40014400 	.word	0x40014400
 80050d0:	40014800 	.word	0x40014800

080050d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	4a26      	ldr	r2, [pc, #152]	; (800517c <TIM_OC6_SetConfig+0xa8>)
 80050e4:	401a      	ands	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4a20      	ldr	r2, [pc, #128]	; (8005180 <TIM_OC6_SetConfig+0xac>)
 8005100:	4013      	ands	r3, r2
 8005102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	021b      	lsls	r3, r3, #8
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	4313      	orrs	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	4a1c      	ldr	r2, [pc, #112]	; (8005184 <TIM_OC6_SetConfig+0xb0>)
 8005114:	4013      	ands	r3, r2
 8005116:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	051b      	lsls	r3, r3, #20
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	4313      	orrs	r3, r2
 8005122:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a18      	ldr	r2, [pc, #96]	; (8005188 <TIM_OC6_SetConfig+0xb4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d00b      	beq.n	8005144 <TIM_OC6_SetConfig+0x70>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a17      	ldr	r2, [pc, #92]	; (800518c <TIM_OC6_SetConfig+0xb8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d007      	beq.n	8005144 <TIM_OC6_SetConfig+0x70>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a16      	ldr	r2, [pc, #88]	; (8005190 <TIM_OC6_SetConfig+0xbc>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d003      	beq.n	8005144 <TIM_OC6_SetConfig+0x70>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a15      	ldr	r2, [pc, #84]	; (8005194 <TIM_OC6_SetConfig+0xc0>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d109      	bne.n	8005158 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	4a14      	ldr	r2, [pc, #80]	; (8005198 <TIM_OC6_SetConfig+0xc4>)
 8005148:	4013      	ands	r3, r2
 800514a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	029b      	lsls	r3, r3, #10
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685a      	ldr	r2, [r3, #4]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	621a      	str	r2, [r3, #32]
}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	46bd      	mov	sp, r7
 8005176:	b006      	add	sp, #24
 8005178:	bd80      	pop	{r7, pc}
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	ffefffff 	.word	0xffefffff
 8005180:	feff8fff 	.word	0xfeff8fff
 8005184:	ffdfffff 	.word	0xffdfffff
 8005188:	40012c00 	.word	0x40012c00
 800518c:	40014000 	.word	0x40014000
 8005190:	40014400 	.word	0x40014400
 8005194:	40014800 	.word	0x40014800
 8005198:	fffbffff 	.word	0xfffbffff

0800519c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	2201      	movs	r2, #1
 80051b4:	4393      	bics	r3, r2
 80051b6:	001a      	movs	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	22f0      	movs	r2, #240	; 0xf0
 80051c6:	4393      	bics	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	011b      	lsls	r3, r3, #4
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	220a      	movs	r2, #10
 80051d8:	4393      	bics	r3, r2
 80051da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	693a      	ldr	r2, [r7, #16]
 80051e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	621a      	str	r2, [r3, #32]
}
 80051f0:	46c0      	nop			; (mov r8, r8)
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b006      	add	sp, #24
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	2210      	movs	r2, #16
 800520a:	4393      	bics	r3, r2
 800520c:	001a      	movs	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	4a0d      	ldr	r2, [pc, #52]	; (8005258 <TIM_TI2_ConfigInputStage+0x60>)
 8005222:	4013      	ands	r3, r2
 8005224:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	031b      	lsls	r3, r3, #12
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	4313      	orrs	r3, r2
 800522e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	22a0      	movs	r2, #160	; 0xa0
 8005234:	4393      	bics	r3, r2
 8005236:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	4313      	orrs	r3, r2
 8005240:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	621a      	str	r2, [r3, #32]
}
 800524e:	46c0      	nop			; (mov r8, r8)
 8005250:	46bd      	mov	sp, r7
 8005252:	b006      	add	sp, #24
 8005254:	bd80      	pop	{r7, pc}
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	ffff0fff 	.word	0xffff0fff

0800525c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b084      	sub	sp, #16
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	4a08      	ldr	r2, [pc, #32]	; (8005290 <TIM_ITRx_SetConfig+0x34>)
 8005270:	4013      	ands	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4313      	orrs	r3, r2
 800527a:	2207      	movs	r2, #7
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	609a      	str	r2, [r3, #8]
}
 8005286:	46c0      	nop			; (mov r8, r8)
 8005288:	46bd      	mov	sp, r7
 800528a:	b004      	add	sp, #16
 800528c:	bd80      	pop	{r7, pc}
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	ffcfff8f 	.word	0xffcfff8f

08005294 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
 80052a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	4a09      	ldr	r2, [pc, #36]	; (80052d0 <TIM_ETR_SetConfig+0x3c>)
 80052ac:	4013      	ands	r3, r2
 80052ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	021a      	lsls	r2, r3, #8
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	431a      	orrs	r2, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	4313      	orrs	r3, r2
 80052c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	609a      	str	r2, [r3, #8]
}
 80052c8:	46c0      	nop			; (mov r8, r8)
 80052ca:	46bd      	mov	sp, r7
 80052cc:	b006      	add	sp, #24
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	ffff00ff 	.word	0xffff00ff

080052d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b086      	sub	sp, #24
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	221f      	movs	r2, #31
 80052e4:	4013      	ands	r3, r2
 80052e6:	2201      	movs	r2, #1
 80052e8:	409a      	lsls	r2, r3
 80052ea:	0013      	movs	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	43d2      	mvns	r2, r2
 80052f6:	401a      	ands	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6a1a      	ldr	r2, [r3, #32]
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	211f      	movs	r1, #31
 8005304:	400b      	ands	r3, r1
 8005306:	6879      	ldr	r1, [r7, #4]
 8005308:	4099      	lsls	r1, r3
 800530a:	000b      	movs	r3, r1
 800530c:	431a      	orrs	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	621a      	str	r2, [r3, #32]
}
 8005312:	46c0      	nop			; (mov r8, r8)
 8005314:	46bd      	mov	sp, r7
 8005316:	b006      	add	sp, #24
 8005318:	bd80      	pop	{r7, pc}
	...

0800531c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	223c      	movs	r2, #60	; 0x3c
 800532a:	5c9b      	ldrb	r3, [r3, r2]
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005330:	2302      	movs	r3, #2
 8005332:	e040      	b.n	80053b6 <HAL_TIMEx_MasterConfigSynchronization+0x9a>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	223c      	movs	r2, #60	; 0x3c
 8005338:	2101      	movs	r1, #1
 800533a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	223d      	movs	r2, #61	; 0x3d
 8005340:	2102      	movs	r1, #2
 8005342:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a19      	ldr	r2, [pc, #100]	; (80053c0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d108      	bne.n	8005370 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	4a18      	ldr	r2, [pc, #96]	; (80053c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005362:	4013      	ands	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4313      	orrs	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2270      	movs	r2, #112	; 0x70
 8005374:	4393      	bics	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4313      	orrs	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	2280      	movs	r2, #128	; 0x80
 8005386:	4393      	bics	r3, r2
 8005388:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	4313      	orrs	r3, r2
 8005392:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	223d      	movs	r2, #61	; 0x3d
 80053a8:	2101      	movs	r1, #1
 80053aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	223c      	movs	r2, #60	; 0x3c
 80053b0:	2100      	movs	r1, #0
 80053b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	0018      	movs	r0, r3
 80053b8:	46bd      	mov	sp, r7
 80053ba:	b004      	add	sp, #16
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	40012c00 	.word	0x40012c00
 80053c4:	ff0fffff 	.word	0xff0fffff

080053c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053d0:	46c0      	nop			; (mov r8, r8)
 80053d2:	46bd      	mov	sp, r7
 80053d4:	b002      	add	sp, #8
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053e0:	46c0      	nop			; (mov r8, r8)
 80053e2:	46bd      	mov	sp, r7
 80053e4:	b002      	add	sp, #8
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053f0:	46c0      	nop			; (mov r8, r8)
 80053f2:	46bd      	mov	sp, r7
 80053f4:	b002      	add	sp, #8
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <LL_EXTI_EnableIT_0_31>:
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005400:	4a05      	ldr	r2, [pc, #20]	; (8005418 <LL_EXTI_EnableIT_0_31+0x20>)
 8005402:	2380      	movs	r3, #128	; 0x80
 8005404:	58d2      	ldr	r2, [r2, r3]
 8005406:	4904      	ldr	r1, [pc, #16]	; (8005418 <LL_EXTI_EnableIT_0_31+0x20>)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4313      	orrs	r3, r2
 800540c:	2280      	movs	r2, #128	; 0x80
 800540e:	508b      	str	r3, [r1, r2]
}
 8005410:	46c0      	nop			; (mov r8, r8)
 8005412:	46bd      	mov	sp, r7
 8005414:	b002      	add	sp, #8
 8005416:	bd80      	pop	{r7, pc}
 8005418:	40021800 	.word	0x40021800

0800541c <LL_EXTI_EnableIT_32_63>:
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b082      	sub	sp, #8
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8005424:	4a05      	ldr	r2, [pc, #20]	; (800543c <LL_EXTI_EnableIT_32_63+0x20>)
 8005426:	2390      	movs	r3, #144	; 0x90
 8005428:	58d2      	ldr	r2, [r2, r3]
 800542a:	4904      	ldr	r1, [pc, #16]	; (800543c <LL_EXTI_EnableIT_32_63+0x20>)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4313      	orrs	r3, r2
 8005430:	2290      	movs	r2, #144	; 0x90
 8005432:	508b      	str	r3, [r1, r2]
}
 8005434:	46c0      	nop			; (mov r8, r8)
 8005436:	46bd      	mov	sp, r7
 8005438:	b002      	add	sp, #8
 800543a:	bd80      	pop	{r7, pc}
 800543c:	40021800 	.word	0x40021800

08005440 <LL_EXTI_DisableIT_0_31>:
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8005448:	4a06      	ldr	r2, [pc, #24]	; (8005464 <LL_EXTI_DisableIT_0_31+0x24>)
 800544a:	2380      	movs	r3, #128	; 0x80
 800544c:	58d3      	ldr	r3, [r2, r3]
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	43d2      	mvns	r2, r2
 8005452:	4904      	ldr	r1, [pc, #16]	; (8005464 <LL_EXTI_DisableIT_0_31+0x24>)
 8005454:	4013      	ands	r3, r2
 8005456:	2280      	movs	r2, #128	; 0x80
 8005458:	508b      	str	r3, [r1, r2]
}
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	46bd      	mov	sp, r7
 800545e:	b002      	add	sp, #8
 8005460:	bd80      	pop	{r7, pc}
 8005462:	46c0      	nop			; (mov r8, r8)
 8005464:	40021800 	.word	0x40021800

08005468 <LL_EXTI_DisableIT_32_63>:
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b082      	sub	sp, #8
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8005470:	4a06      	ldr	r2, [pc, #24]	; (800548c <LL_EXTI_DisableIT_32_63+0x24>)
 8005472:	2390      	movs	r3, #144	; 0x90
 8005474:	58d3      	ldr	r3, [r2, r3]
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	43d2      	mvns	r2, r2
 800547a:	4904      	ldr	r1, [pc, #16]	; (800548c <LL_EXTI_DisableIT_32_63+0x24>)
 800547c:	4013      	ands	r3, r2
 800547e:	2290      	movs	r2, #144	; 0x90
 8005480:	508b      	str	r3, [r1, r2]
}
 8005482:	46c0      	nop			; (mov r8, r8)
 8005484:	46bd      	mov	sp, r7
 8005486:	b002      	add	sp, #8
 8005488:	bd80      	pop	{r7, pc}
 800548a:	46c0      	nop			; (mov r8, r8)
 800548c:	40021800 	.word	0x40021800

08005490 <LL_EXTI_EnableEvent_0_31>:
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005498:	4a05      	ldr	r2, [pc, #20]	; (80054b0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800549a:	2384      	movs	r3, #132	; 0x84
 800549c:	58d2      	ldr	r2, [r2, r3]
 800549e:	4904      	ldr	r1, [pc, #16]	; (80054b0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	2284      	movs	r2, #132	; 0x84
 80054a6:	508b      	str	r3, [r1, r2]
}
 80054a8:	46c0      	nop			; (mov r8, r8)
 80054aa:	46bd      	mov	sp, r7
 80054ac:	b002      	add	sp, #8
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40021800 	.word	0x40021800

080054b4 <LL_EXTI_EnableEvent_32_63>:
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80054bc:	4a05      	ldr	r2, [pc, #20]	; (80054d4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80054be:	2394      	movs	r3, #148	; 0x94
 80054c0:	58d2      	ldr	r2, [r2, r3]
 80054c2:	4904      	ldr	r1, [pc, #16]	; (80054d4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	2294      	movs	r2, #148	; 0x94
 80054ca:	508b      	str	r3, [r1, r2]
}
 80054cc:	46c0      	nop			; (mov r8, r8)
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b002      	add	sp, #8
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	40021800 	.word	0x40021800

080054d8 <LL_EXTI_DisableEvent_0_31>:
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80054e0:	4a06      	ldr	r2, [pc, #24]	; (80054fc <LL_EXTI_DisableEvent_0_31+0x24>)
 80054e2:	2384      	movs	r3, #132	; 0x84
 80054e4:	58d3      	ldr	r3, [r2, r3]
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	43d2      	mvns	r2, r2
 80054ea:	4904      	ldr	r1, [pc, #16]	; (80054fc <LL_EXTI_DisableEvent_0_31+0x24>)
 80054ec:	4013      	ands	r3, r2
 80054ee:	2284      	movs	r2, #132	; 0x84
 80054f0:	508b      	str	r3, [r1, r2]
}
 80054f2:	46c0      	nop			; (mov r8, r8)
 80054f4:	46bd      	mov	sp, r7
 80054f6:	b002      	add	sp, #8
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	46c0      	nop			; (mov r8, r8)
 80054fc:	40021800 	.word	0x40021800

08005500 <LL_EXTI_DisableEvent_32_63>:
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8005508:	4a06      	ldr	r2, [pc, #24]	; (8005524 <LL_EXTI_DisableEvent_32_63+0x24>)
 800550a:	2394      	movs	r3, #148	; 0x94
 800550c:	58d3      	ldr	r3, [r2, r3]
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	43d2      	mvns	r2, r2
 8005512:	4904      	ldr	r1, [pc, #16]	; (8005524 <LL_EXTI_DisableEvent_32_63+0x24>)
 8005514:	4013      	ands	r3, r2
 8005516:	2294      	movs	r2, #148	; 0x94
 8005518:	508b      	str	r3, [r1, r2]
}
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	46bd      	mov	sp, r7
 800551e:	b002      	add	sp, #8
 8005520:	bd80      	pop	{r7, pc}
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	40021800 	.word	0x40021800

08005528 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005530:	4b04      	ldr	r3, [pc, #16]	; (8005544 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005532:	6819      	ldr	r1, [r3, #0]
 8005534:	4b03      	ldr	r3, [pc, #12]	; (8005544 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	430a      	orrs	r2, r1
 800553a:	601a      	str	r2, [r3, #0]
}
 800553c:	46c0      	nop			; (mov r8, r8)
 800553e:	46bd      	mov	sp, r7
 8005540:	b002      	add	sp, #8
 8005542:	bd80      	pop	{r7, pc}
 8005544:	40021800 	.word	0x40021800

08005548 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005550:	4b05      	ldr	r3, [pc, #20]	; (8005568 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	43d9      	mvns	r1, r3
 8005558:	4b03      	ldr	r3, [pc, #12]	; (8005568 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800555a:	400a      	ands	r2, r1
 800555c:	601a      	str	r2, [r3, #0]
}
 800555e:	46c0      	nop			; (mov r8, r8)
 8005560:	46bd      	mov	sp, r7
 8005562:	b002      	add	sp, #8
 8005564:	bd80      	pop	{r7, pc}
 8005566:	46c0      	nop			; (mov r8, r8)
 8005568:	40021800 	.word	0x40021800

0800556c <LL_EXTI_EnableFallingTrig_0_31>:
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b082      	sub	sp, #8
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005574:	4b04      	ldr	r3, [pc, #16]	; (8005588 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8005576:	6859      	ldr	r1, [r3, #4]
 8005578:	4b03      	ldr	r3, [pc, #12]	; (8005588 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	430a      	orrs	r2, r1
 800557e:	605a      	str	r2, [r3, #4]
}
 8005580:	46c0      	nop			; (mov r8, r8)
 8005582:	46bd      	mov	sp, r7
 8005584:	b002      	add	sp, #8
 8005586:	bd80      	pop	{r7, pc}
 8005588:	40021800 	.word	0x40021800

0800558c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005594:	4b05      	ldr	r3, [pc, #20]	; (80055ac <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	43d9      	mvns	r1, r3
 800559c:	4b03      	ldr	r3, [pc, #12]	; (80055ac <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800559e:	400a      	ands	r2, r1
 80055a0:	605a      	str	r2, [r3, #4]
}
 80055a2:	46c0      	nop			; (mov r8, r8)
 80055a4:	46bd      	mov	sp, r7
 80055a6:	b002      	add	sp, #8
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	46c0      	nop			; (mov r8, r8)
 80055ac:	40021800 	.word	0x40021800

080055b0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80055b8:	2300      	movs	r3, #0
 80055ba:	60fb      	str	r3, [r7, #12]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	7a1b      	ldrb	r3, [r3, #8]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d100      	bne.n	80055c6 <LL_EXTI_Init+0x16>
 80055c4:	e095      	b.n	80056f2 <LL_EXTI_Init+0x142>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d05d      	beq.n	800568a <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	7a5b      	ldrb	r3, [r3, #9]
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d00e      	beq.n	80055f4 <LL_EXTI_Init+0x44>
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d017      	beq.n	800560a <LL_EXTI_Init+0x5a>
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d120      	bne.n	8005620 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	0018      	movs	r0, r3
 80055e4:	f7ff ff78 	bl	80054d8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	0018      	movs	r0, r3
 80055ee:	f7ff ff03 	bl	80053f8 <LL_EXTI_EnableIT_0_31>
          break;
 80055f2:	e018      	b.n	8005626 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	0018      	movs	r0, r3
 80055fa:	f7ff ff21 	bl	8005440 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	0018      	movs	r0, r3
 8005604:	f7ff ff44 	bl	8005490 <LL_EXTI_EnableEvent_0_31>
          break;
 8005608:	e00d      	b.n	8005626 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	0018      	movs	r0, r3
 8005610:	f7ff fef2 	bl	80053f8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	0018      	movs	r0, r3
 800561a:	f7ff ff39 	bl	8005490 <LL_EXTI_EnableEvent_0_31>
          break;
 800561e:	e002      	b.n	8005626 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8005620:	2301      	movs	r3, #1
 8005622:	60fb      	str	r3, [r7, #12]
          break;
 8005624:	46c0      	nop			; (mov r8, r8)
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	7a9b      	ldrb	r3, [r3, #10]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d02d      	beq.n	800568a <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	7a9b      	ldrb	r3, [r3, #10]
 8005632:	2b02      	cmp	r3, #2
 8005634:	d00e      	beq.n	8005654 <LL_EXTI_Init+0xa4>
 8005636:	2b03      	cmp	r3, #3
 8005638:	d017      	beq.n	800566a <LL_EXTI_Init+0xba>
 800563a:	2b01      	cmp	r3, #1
 800563c:	d120      	bne.n	8005680 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	0018      	movs	r0, r3
 8005644:	f7ff ffa2 	bl	800558c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	0018      	movs	r0, r3
 800564e:	f7ff ff6b 	bl	8005528 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8005652:	e01b      	b.n	800568c <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	0018      	movs	r0, r3
 800565a:	f7ff ff75 	bl	8005548 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	0018      	movs	r0, r3
 8005664:	f7ff ff82 	bl	800556c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8005668:	e010      	b.n	800568c <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	0018      	movs	r0, r3
 8005670:	f7ff ff5a 	bl	8005528 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	0018      	movs	r0, r3
 800567a:	f7ff ff77 	bl	800556c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800567e:	e005      	b.n	800568c <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2202      	movs	r2, #2
 8005684:	4313      	orrs	r3, r2
 8005686:	60fb      	str	r3, [r7, #12]
            break;
 8005688:	e000      	b.n	800568c <LL_EXTI_Init+0xdc>
        }
      }
 800568a:	46c0      	nop			; (mov r8, r8)
    }
#if defined(STM32G081xx) || defined(STM32G071xx)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d043      	beq.n	800571c <LL_EXTI_Init+0x16c>
    {
      switch (EXTI_InitStruct->Mode)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	7a5b      	ldrb	r3, [r3, #9]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d00e      	beq.n	80056ba <LL_EXTI_Init+0x10a>
 800569c:	2b02      	cmp	r3, #2
 800569e:	d017      	beq.n	80056d0 <LL_EXTI_Init+0x120>
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d120      	bne.n	80056e6 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	0018      	movs	r0, r3
 80056aa:	f7ff ff29 	bl	8005500 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	0018      	movs	r0, r3
 80056b4:	f7ff feb2 	bl	800541c <LL_EXTI_EnableIT_32_63>
          break;
 80056b8:	e031      	b.n	800571e <LL_EXTI_Init+0x16e>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	0018      	movs	r0, r3
 80056c0:	f7ff fed2 	bl	8005468 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7ff fef3 	bl	80054b4 <LL_EXTI_EnableEvent_32_63>
          break;
 80056ce:	e026      	b.n	800571e <LL_EXTI_Init+0x16e>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	0018      	movs	r0, r3
 80056d6:	f7ff fea1 	bl	800541c <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	0018      	movs	r0, r3
 80056e0:	f7ff fee8 	bl	80054b4 <LL_EXTI_EnableEvent_32_63>
          break;
 80056e4:	e01b      	b.n	800571e <LL_EXTI_Init+0x16e>
        default:
          status |= 0x04u;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2204      	movs	r2, #4
 80056ea:	4313      	orrs	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]
          break;
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	e015      	b.n	800571e <LL_EXTI_Init+0x16e>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	0018      	movs	r0, r3
 80056f8:	f7ff fea2 	bl	8005440 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	0018      	movs	r0, r3
 8005702:	f7ff fee9 	bl	80054d8 <LL_EXTI_DisableEvent_0_31>
#if defined(STM32G081xx) || defined(STM32G071xx)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	0018      	movs	r0, r3
 800570c:	f7ff feac 	bl	8005468 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	0018      	movs	r0, r3
 8005716:	f7ff fef3 	bl	8005500 <LL_EXTI_DisableEvent_32_63>
 800571a:	e000      	b.n	800571e <LL_EXTI_Init+0x16e>
    }
 800571c:	46c0      	nop			; (mov r8, r8)
#endif
  }

  return status;
 800571e:	68fb      	ldr	r3, [r7, #12]
}
 8005720:	0018      	movs	r0, r3
 8005722:	46bd      	mov	sp, r7
 8005724:	b004      	add	sp, #16
 8005726:	bd80      	pop	{r7, pc}

08005728 <LL_GPIO_SetPinMode>:
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6819      	ldr	r1, [r3, #0]
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	435a      	muls	r2, r3
 800573e:	0013      	movs	r3, r2
 8005740:	005b      	lsls	r3, r3, #1
 8005742:	189b      	adds	r3, r3, r2
 8005744:	43db      	mvns	r3, r3
 8005746:	400b      	ands	r3, r1
 8005748:	001a      	movs	r2, r3
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	434b      	muls	r3, r1
 8005750:	6879      	ldr	r1, [r7, #4]
 8005752:	434b      	muls	r3, r1
 8005754:	431a      	orrs	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	601a      	str	r2, [r3, #0]
}
 800575a:	46c0      	nop			; (mov r8, r8)
 800575c:	46bd      	mov	sp, r7
 800575e:	b004      	add	sp, #16
 8005760:	bd80      	pop	{r7, pc}

08005762 <LL_GPIO_SetPinOutputType>:
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b084      	sub	sp, #16
 8005766:	af00      	add	r7, sp, #0
 8005768:	60f8      	str	r0, [r7, #12]
 800576a:	60b9      	str	r1, [r7, #8]
 800576c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	43d2      	mvns	r2, r2
 8005776:	401a      	ands	r2, r3
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	6879      	ldr	r1, [r7, #4]
 800577c:	434b      	muls	r3, r1
 800577e:	431a      	orrs	r2, r3
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	605a      	str	r2, [r3, #4]
}
 8005784:	46c0      	nop			; (mov r8, r8)
 8005786:	46bd      	mov	sp, r7
 8005788:	b004      	add	sp, #16
 800578a:	bd80      	pop	{r7, pc}

0800578c <LL_GPIO_SetPinSpeed>:
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6899      	ldr	r1, [r3, #8]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	435a      	muls	r2, r3
 80057a2:	0013      	movs	r3, r2
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	189b      	adds	r3, r3, r2
 80057a8:	43db      	mvns	r3, r3
 80057aa:	400b      	ands	r3, r1
 80057ac:	001a      	movs	r2, r3
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	434b      	muls	r3, r1
 80057b4:	6879      	ldr	r1, [r7, #4]
 80057b6:	434b      	muls	r3, r1
 80057b8:	431a      	orrs	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	609a      	str	r2, [r3, #8]
}
 80057be:	46c0      	nop			; (mov r8, r8)
 80057c0:	46bd      	mov	sp, r7
 80057c2:	b004      	add	sp, #16
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <LL_GPIO_SetPinPull>:
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b084      	sub	sp, #16
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	68d9      	ldr	r1, [r3, #12]
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	68ba      	ldr	r2, [r7, #8]
 80057da:	435a      	muls	r2, r3
 80057dc:	0013      	movs	r3, r2
 80057de:	005b      	lsls	r3, r3, #1
 80057e0:	189b      	adds	r3, r3, r2
 80057e2:	43db      	mvns	r3, r3
 80057e4:	400b      	ands	r3, r1
 80057e6:	001a      	movs	r2, r3
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	68b9      	ldr	r1, [r7, #8]
 80057ec:	434b      	muls	r3, r1
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	434b      	muls	r3, r1
 80057f2:	431a      	orrs	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	60da      	str	r2, [r3, #12]
}
 80057f8:	46c0      	nop			; (mov r8, r8)
 80057fa:	46bd      	mov	sp, r7
 80057fc:	b004      	add	sp, #16
 80057fe:	bd80      	pop	{r7, pc}

08005800 <LL_GPIO_SetAFPin_0_7>:
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6a19      	ldr	r1, [r3, #32]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	68ba      	ldr	r2, [r7, #8]
 8005814:	4353      	muls	r3, r2
 8005816:	68ba      	ldr	r2, [r7, #8]
 8005818:	4353      	muls	r3, r2
 800581a:	68ba      	ldr	r2, [r7, #8]
 800581c:	435a      	muls	r2, r3
 800581e:	0013      	movs	r3, r2
 8005820:	011b      	lsls	r3, r3, #4
 8005822:	1a9b      	subs	r3, r3, r2
 8005824:	43db      	mvns	r3, r3
 8005826:	400b      	ands	r3, r1
 8005828:	001a      	movs	r2, r3
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	68b9      	ldr	r1, [r7, #8]
 800582e:	434b      	muls	r3, r1
 8005830:	68b9      	ldr	r1, [r7, #8]
 8005832:	434b      	muls	r3, r1
 8005834:	68b9      	ldr	r1, [r7, #8]
 8005836:	434b      	muls	r3, r1
 8005838:	6879      	ldr	r1, [r7, #4]
 800583a:	434b      	muls	r3, r1
 800583c:	431a      	orrs	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	621a      	str	r2, [r3, #32]
}
 8005842:	46c0      	nop			; (mov r8, r8)
 8005844:	46bd      	mov	sp, r7
 8005846:	b004      	add	sp, #16
 8005848:	bd80      	pop	{r7, pc}

0800584a <LL_GPIO_SetAFPin_8_15>:
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b084      	sub	sp, #16
 800584e:	af00      	add	r7, sp, #0
 8005850:	60f8      	str	r0, [r7, #12]
 8005852:	60b9      	str	r1, [r7, #8]
 8005854:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	0a1b      	lsrs	r3, r3, #8
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	0a12      	lsrs	r2, r2, #8
 8005862:	4353      	muls	r3, r2
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	0a12      	lsrs	r2, r2, #8
 8005868:	4353      	muls	r3, r2
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	0a12      	lsrs	r2, r2, #8
 800586e:	435a      	muls	r2, r3
 8005870:	0013      	movs	r3, r2
 8005872:	011b      	lsls	r3, r3, #4
 8005874:	1a9b      	subs	r3, r3, r2
 8005876:	43db      	mvns	r3, r3
 8005878:	400b      	ands	r3, r1
 800587a:	001a      	movs	r2, r3
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	0a1b      	lsrs	r3, r3, #8
 8005880:	68b9      	ldr	r1, [r7, #8]
 8005882:	0a09      	lsrs	r1, r1, #8
 8005884:	434b      	muls	r3, r1
 8005886:	68b9      	ldr	r1, [r7, #8]
 8005888:	0a09      	lsrs	r1, r1, #8
 800588a:	434b      	muls	r3, r1
 800588c:	68b9      	ldr	r1, [r7, #8]
 800588e:	0a09      	lsrs	r1, r1, #8
 8005890:	434b      	muls	r3, r1
 8005892:	6879      	ldr	r1, [r7, #4]
 8005894:	434b      	muls	r3, r1
 8005896:	431a      	orrs	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800589c:	46c0      	nop			; (mov r8, r8)
 800589e:	46bd      	mov	sp, r7
 80058a0:	b004      	add	sp, #16
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80058ae:	2300      	movs	r3, #0
 80058b0:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80058b2:	e040      	b.n	8005936 <LL_GPIO_Init+0x92>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2101      	movs	r1, #1
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	4091      	lsls	r1, r2
 80058be:	000a      	movs	r2, r1
 80058c0:	4013      	ands	r3, r2
 80058c2:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d032      	beq.n	8005930 <LL_GPIO_Init+0x8c>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	68b9      	ldr	r1, [r7, #8]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	0018      	movs	r0, r3
 80058d4:	f7ff ff28 	bl	8005728 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d003      	beq.n	80058e8 <LL_GPIO_Init+0x44>
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d106      	bne.n	80058f6 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	0018      	movs	r0, r3
 80058f2:	f7ff ff4b 	bl	800578c <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	691a      	ldr	r2, [r3, #16]
 80058fa:	68b9      	ldr	r1, [r7, #8]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	0018      	movs	r0, r3
 8005900:	f7ff ff61 	bl	80057c6 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b02      	cmp	r3, #2
 800590a:	d111      	bne.n	8005930 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2bff      	cmp	r3, #255	; 0xff
 8005910:	d807      	bhi.n	8005922 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	695a      	ldr	r2, [r3, #20]
 8005916:	68b9      	ldr	r1, [r7, #8]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	0018      	movs	r0, r3
 800591c:	f7ff ff70 	bl	8005800 <LL_GPIO_SetAFPin_0_7>
 8005920:	e006      	b.n	8005930 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	695a      	ldr	r2, [r3, #20]
 8005926:	68b9      	ldr	r1, [r7, #8]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	0018      	movs	r0, r3
 800592c:	f7ff ff8d 	bl	800584a <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	3301      	adds	r3, #1
 8005934:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	40da      	lsrs	r2, r3
 800593e:	1e13      	subs	r3, r2, #0
 8005940:	d1b8      	bne.n	80058b4 <LL_GPIO_Init+0x10>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d003      	beq.n	8005952 <LL_GPIO_Init+0xae>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	2b02      	cmp	r3, #2
 8005950:	d107      	bne.n	8005962 <LL_GPIO_Init+0xbe>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	6819      	ldr	r1, [r3, #0]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	0018      	movs	r0, r3
 800595e:	f7ff ff00 	bl	8005762 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8005962:	2300      	movs	r3, #0
}
 8005964:	0018      	movs	r0, r3
 8005966:	46bd      	mov	sp, r7
 8005968:	b004      	add	sp, #16
 800596a:	bd80      	pop	{r7, pc}

0800596c <__libc_init_array>:
 800596c:	b570      	push	{r4, r5, r6, lr}
 800596e:	2600      	movs	r6, #0
 8005970:	4d0c      	ldr	r5, [pc, #48]	; (80059a4 <__libc_init_array+0x38>)
 8005972:	4c0d      	ldr	r4, [pc, #52]	; (80059a8 <__libc_init_array+0x3c>)
 8005974:	1b64      	subs	r4, r4, r5
 8005976:	10a4      	asrs	r4, r4, #2
 8005978:	42a6      	cmp	r6, r4
 800597a:	d109      	bne.n	8005990 <__libc_init_array+0x24>
 800597c:	2600      	movs	r6, #0
 800597e:	f000 f821 	bl	80059c4 <_init>
 8005982:	4d0a      	ldr	r5, [pc, #40]	; (80059ac <__libc_init_array+0x40>)
 8005984:	4c0a      	ldr	r4, [pc, #40]	; (80059b0 <__libc_init_array+0x44>)
 8005986:	1b64      	subs	r4, r4, r5
 8005988:	10a4      	asrs	r4, r4, #2
 800598a:	42a6      	cmp	r6, r4
 800598c:	d105      	bne.n	800599a <__libc_init_array+0x2e>
 800598e:	bd70      	pop	{r4, r5, r6, pc}
 8005990:	00b3      	lsls	r3, r6, #2
 8005992:	58eb      	ldr	r3, [r5, r3]
 8005994:	4798      	blx	r3
 8005996:	3601      	adds	r6, #1
 8005998:	e7ee      	b.n	8005978 <__libc_init_array+0xc>
 800599a:	00b3      	lsls	r3, r6, #2
 800599c:	58eb      	ldr	r3, [r5, r3]
 800599e:	4798      	blx	r3
 80059a0:	3601      	adds	r6, #1
 80059a2:	e7f2      	b.n	800598a <__libc_init_array+0x1e>
 80059a4:	08005aac 	.word	0x08005aac
 80059a8:	08005aac 	.word	0x08005aac
 80059ac:	08005aac 	.word	0x08005aac
 80059b0:	08005ab0 	.word	0x08005ab0

080059b4 <memset>:
 80059b4:	0003      	movs	r3, r0
 80059b6:	1812      	adds	r2, r2, r0
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d100      	bne.n	80059be <memset+0xa>
 80059bc:	4770      	bx	lr
 80059be:	7019      	strb	r1, [r3, #0]
 80059c0:	3301      	adds	r3, #1
 80059c2:	e7f9      	b.n	80059b8 <memset+0x4>

080059c4 <_init>:
 80059c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059c6:	46c0      	nop			; (mov r8, r8)
 80059c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ca:	bc08      	pop	{r3}
 80059cc:	469e      	mov	lr, r3
 80059ce:	4770      	bx	lr

080059d0 <_fini>:
 80059d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059d6:	bc08      	pop	{r3}
 80059d8:	469e      	mov	lr, r3
 80059da:	4770      	bx	lr
