// Seed: 2691370477
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3
);
  wire [-1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd24,
    parameter id_19 = 32'd72
) (
    input tri id_0,
    output wor id_1,
    input uwire id_2,
    output wand id_3,
    output tri1 id_4,
    output tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wire id_8,
    input uwire id_9,
    input wand _id_10,
    output wire id_11,
    input wor id_12,
    input uwire id_13,
    input tri0 id_14,
    input wire id_15,
    output tri1 id_16,
    input tri1 id_17,
    output wor id_18,
    input wor _id_19,
    output tri id_20,
    output wire id_21,
    output wor id_22,
    output wor id_23,
    input supply1 id_24,
    output wor id_25,
    input uwire id_26,
    input wor id_27,
    input uwire id_28,
    input tri0 id_29,
    input wor id_30,
    input wand id_31,
    input wand id_32,
    output supply0 id_33,
    input tri1 id_34,
    output wor id_35,
    input supply0 id_36,
    output supply1 id_37,
    output supply1 id_38,
    input tri1 id_39,
    output tri1 id_40,
    output tri1 id_41
);
  assign id_4 = -1;
  logic [id_10 : id_19] id_43;
  assign id_25 = -1;
  and primCall (
      id_11,
      id_12,
      id_29,
      id_15,
      id_9,
      id_43,
      id_28,
      id_34,
      id_26,
      id_0,
      id_17,
      id_30,
      id_27,
      id_39,
      id_44,
      id_13,
      id_31,
      id_32,
      id_36,
      id_14
  );
  logic [1  &  -1 : -1] id_44;
  module_0 modCall_1 (
      id_41,
      id_25,
      id_34,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
