Fitter report for Kvazaar_IP_acc_Camera
Sun Apr 11 12:10:03 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sun Apr 11 12:10:02 2021           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; Kvazaar_IP_acc_Camera                           ;
; Top-level Entity Name           ; Kvazaar_IP_acc_Camera                           ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSXFC6D6F31C6                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 16,471 / 41,910 ( 39 % )                        ;
; Total registers                 ; 21465                                           ;
; Total pins                      ; 206 / 499 ( 41 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,894,864 / 5,662,720 ( 33 % )                  ;
; Total RAM Blocks                ; 301 / 553 ( 54 % )                              ;
; Total DSP Blocks                ; 68 / 112 ( 61 % )                               ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.1%      ;
;     Processor 3            ;   8.6%      ;
;     Processor 4            ;   8.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; LCD_B[0]         ; Missing drive strength and slew rate ;
; LCD_B[1]         ; Missing drive strength and slew rate ;
; LCD_B[2]         ; Missing drive strength and slew rate ;
; LCD_B[3]         ; Missing drive strength and slew rate ;
; LCD_B[4]         ; Missing drive strength and slew rate ;
; LCD_B[5]         ; Missing drive strength and slew rate ;
; LCD_B[6]         ; Missing drive strength and slew rate ;
; LCD_B[7]         ; Missing drive strength and slew rate ;
; LCD_DCLK         ; Missing drive strength and slew rate ;
; LCD_G[0]         ; Missing drive strength and slew rate ;
; LCD_G[1]         ; Missing drive strength and slew rate ;
; LCD_G[2]         ; Missing drive strength and slew rate ;
; LCD_G[3]         ; Missing drive strength and slew rate ;
; LCD_G[4]         ; Missing drive strength and slew rate ;
; LCD_G[5]         ; Missing drive strength and slew rate ;
; LCD_G[6]         ; Missing drive strength and slew rate ;
; LCD_G[7]         ; Missing drive strength and slew rate ;
; LCD_HSD          ; Missing drive strength and slew rate ;
; LCD_R[0]         ; Missing drive strength and slew rate ;
; LCD_R[1]         ; Missing drive strength and slew rate ;
; LCD_R[2]         ; Missing drive strength and slew rate ;
; LCD_R[3]         ; Missing drive strength and slew rate ;
; LCD_R[4]         ; Missing drive strength and slew rate ;
; LCD_R[5]         ; Missing drive strength and slew rate ;
; LCD_R[6]         ; Missing drive strength and slew rate ;
; LCD_R[7]         ; Missing drive strength and slew rate ;
; LCD_VSD          ; Missing drive strength and slew rate ;
; CAMERA_XCLKIN    ; Missing drive strength and slew rate ;
; CAMERA_RESET_n   ; Missing drive strength and slew rate ;
; CAMERA_SCLK      ; Missing drive strength and slew rate ;
; can_0_tx         ; Missing drive strength and slew rate ;
; ddr3_hps_a[0]    ; Missing slew rate                    ;
; ddr3_hps_a[1]    ; Missing slew rate                    ;
; ddr3_hps_a[2]    ; Missing slew rate                    ;
; ddr3_hps_a[3]    ; Missing slew rate                    ;
; ddr3_hps_a[4]    ; Missing slew rate                    ;
; ddr3_hps_a[5]    ; Missing slew rate                    ;
; ddr3_hps_a[6]    ; Missing slew rate                    ;
; ddr3_hps_a[7]    ; Missing slew rate                    ;
; ddr3_hps_a[8]    ; Missing slew rate                    ;
; ddr3_hps_a[9]    ; Missing slew rate                    ;
; ddr3_hps_a[10]   ; Missing slew rate                    ;
; ddr3_hps_a[11]   ; Missing slew rate                    ;
; ddr3_hps_a[12]   ; Missing slew rate                    ;
; ddr3_hps_a[13]   ; Missing slew rate                    ;
; ddr3_hps_a[14]   ; Missing slew rate                    ;
; ddr3_hps_ba[0]   ; Missing slew rate                    ;
; ddr3_hps_ba[1]   ; Missing slew rate                    ;
; ddr3_hps_ba[2]   ; Missing slew rate                    ;
; ddr3_hps_casn    ; Missing slew rate                    ;
; ddr3_hps_cke     ; Missing slew rate                    ;
; ddr3_hps_csn     ; Missing slew rate                    ;
; ddr3_hps_odt     ; Missing slew rate                    ;
; ddr3_hps_rasn    ; Missing slew rate                    ;
; ddr3_hps_resetn  ; Missing slew rate                    ;
; ddr3_hps_wen     ; Missing slew rate                    ;
; enet_hps_gtx_clk ; Missing drive strength and slew rate ;
; enet_hps_mdc     ; Missing drive strength and slew rate ;
; enet_hps_tx_en   ; Missing drive strength and slew rate ;
; enet_hps_txd[0]  ; Missing drive strength and slew rate ;
; enet_hps_txd[1]  ; Missing drive strength and slew rate ;
; enet_hps_txd[2]  ; Missing drive strength and slew rate ;
; enet_hps_txd[3]  ; Missing drive strength and slew rate ;
; qspi_clk         ; Missing drive strength and slew rate ;
; qspi_ss0         ; Missing drive strength and slew rate ;
; sd_clk           ; Missing drive strength and slew rate ;
; spi_csn          ; Missing drive strength and slew rate ;
; spi_mosi         ; Missing drive strength and slew rate ;
; spi_sck          ; Missing drive strength and slew rate ;
; trace_clk_mic    ; Missing drive strength and slew rate ;
; trace_data[0]    ; Missing drive strength and slew rate ;
; trace_data[1]    ; Missing drive strength and slew rate ;
; trace_data[2]    ; Missing drive strength and slew rate ;
; trace_data[3]    ; Missing drive strength and slew rate ;
; trace_data[4]    ; Missing drive strength and slew rate ;
; trace_data[5]    ; Missing drive strength and slew rate ;
; trace_data[6]    ; Missing drive strength and slew rate ;
; trace_data[7]    ; Missing drive strength and slew rate ;
; uart_tx          ; Missing drive strength and slew rate ;
; usb_stp          ; Missing drive strength and slew rate ;
; LCD_DIM          ; Missing drive strength and slew rate ;
; LCD_MODE         ; Missing drive strength and slew rate ;
; LCD_POWER_CTL    ; Missing drive strength and slew rate ;
; LCD_RSTB         ; Missing drive strength and slew rate ;
; LCD_SHLR         ; Missing drive strength and slew rate ;
; LCD_UPDN         ; Missing drive strength and slew rate ;
; CAMERA_TRIGGER   ; Missing drive strength and slew rate ;
; CAMERA_SDATA     ; Missing drive strength and slew rate ;
; enet_hps_intn    ; Missing drive strength and slew rate ;
; enet_hps_mdio    ; Missing drive strength and slew rate ;
; gpio09           ; Missing drive strength and slew rate ;
; i2c_scl_hps      ; Missing drive strength and slew rate ;
; i2c_sda_hps      ; Missing drive strength and slew rate ;
; qspi_io[0]       ; Missing drive strength and slew rate ;
; qspi_io[1]       ; Missing drive strength and slew rate ;
; qspi_io[2]       ; Missing drive strength and slew rate ;
; qspi_io[3]       ; Missing drive strength and slew rate ;
; sd_cmd           ; Missing drive strength and slew rate ;
; sd_dat[0]        ; Missing drive strength and slew rate ;
; sd_dat[1]        ; Missing drive strength and slew rate ;
; sd_dat[2]        ; Missing drive strength and slew rate ;
; sd_dat[3]        ; Missing drive strength and slew rate ;
; usb_data[0]      ; Missing drive strength and slew rate ;
; usb_data[1]      ; Missing drive strength and slew rate ;
; usb_data[2]      ; Missing drive strength and slew rate ;
; usb_data[3]      ; Missing drive strength and slew rate ;
; usb_data[4]      ; Missing drive strength and slew rate ;
; usb_data[5]      ; Missing drive strength and slew rate ;
; usb_data[6]      ; Missing drive strength and slew rate ;
; usb_data[7]      ; Missing drive strength and slew rate ;
; user_led_hps[0]  ; Missing drive strength and slew rate ;
; user_led_hps[1]  ; Missing drive strength and slew rate ;
; user_led_hps[2]  ; Missing drive strength and slew rate ;
; user_led_hps[3]  ; Missing drive strength and slew rate ;
+------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                              ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                  ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; ddr3_hps_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dm[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[32]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[33]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[34]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[35]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[36]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[37]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[38]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dq[39]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_n[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_hps_dqs_p[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_hps_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; CAMERA_PIXCLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Clock_Reset:Clock_Reset|rst_n_0~CLKENA0                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_0g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[0]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_1g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[1]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_2g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[2]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_3g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[3]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_4g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[4]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_5g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[5]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_6g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[6]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init1_rsci_data_out_d_oreg_7g_                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|rd_data1[7]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_0g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[0]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_1g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[1]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_2g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[2]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_3g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[3]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_4g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[4]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_5g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[5]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_6g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[6]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init2_3g_rsci_data_out_d_oreg_7g_                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|rd_data1[7]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_0g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[0]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_1g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[1]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_2g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[2]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_3g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[3]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_4g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[4]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_5g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[5]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_6g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[6]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_cost_init_rsci_data_out_d_oreg_7g_                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|rd_data1[7]                                                                                                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; CCD_Capture:CCD_Capture|X_Cont[1]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Capture:CCD_Capture|X_Cont[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CCD_Capture:CCD_Capture|X_Cont[3]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Capture:CCD_Capture|X_Cont[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CCD_Capture:CCD_Capture|X_Cont[5]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Capture:CCD_Capture|X_Cont[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CCD_Capture:CCD_Capture|X_Cont[7]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Capture:CCD_Capture|X_Cont[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CCD_Capture:CCD_Capture|start_delay[8]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Capture:CCD_Capture|start_delay[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; CCD_Configer:CCD_Configer|clk_div_counter[7]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|clk_div_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; CCD_Configer:CCD_Configer|clk_div_counter[10]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|clk_div_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CCD_Configer:CCD_Configer|clk_div_counter[12]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|clk_div_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; CCD_Configer:CCD_Configer|config_iter[2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|config_iter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CCD_Configer:CCD_Configer|config_iter[3]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|config_iter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; CCD_Configer:CCD_Configer|exposure_less_reg[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|exposure_less_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[5]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[6]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[7]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[11]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[13]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[14]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[17]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; CCD_Configer:CCD_Configer|sensor_exposure_s[18]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer:CCD_Configer|sensor_exposure_s[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SDO~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SD_COUNTER[6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SD_COUNTER[6]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CCD_Configer_I2C:CCD_Configer_I2C|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer_I2C:CCD_Configer_I2C|mI2C_CLK_DIV[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; CCD_Configer_I2C:CCD_Configer_I2C|mSetup_ST.0001                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; CCD_Configer_I2C:CCD_Configer_I2C|mSetup_ST.0001~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_main_ip_config_core_core_fsm_inst_reg_state_var_2h_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_main_ip_config_core_core_fsm_inst_reg_state_var_2h_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_main_ip_config_core_core_fsm_inst_reg_state_var_3h_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_main_ip_config_core_core_fsm_inst_reg_state_var_3h_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_ctrl_config_rsci_d_1h_1h_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_ctrl_config_rsci_d_1h_1h_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_ctrl_config_rsci_d_1h_4h_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_ctrl_config_rsci_d_1h_4h_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_reg_ctrl_config_rsci_ld_core_psct_cse                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_reg_ctrl_config_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_reg_sad_config_rsci_ld_core_psct_cse                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_reg_reg_sad_config_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_config_rsci_inst_main_ip_ctrl_core_config_rsci_config_wait_ctrl_inst_reg_config_rsci_icwt                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_config_rsci_inst_main_ip_ctrl_core_config_rsci_config_wait_ctrl_inst_reg_config_rsci_icwt~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_core_fsm_inst_reg_state_var_1a__repl                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_core_fsm_inst_reg_state_var_1a__repl~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out5_rsci_inst_main_ip_ctrl_core_out5_rsci_out5_wait_dp_inst_reg_out5_rsci_bcwt                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out5_rsci_inst_main_ip_ctrl_core_out5_rsci_out5_wait_dp_inst_reg_out5_rsci_bcwt~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out8_rsci_inst_main_ip_ctrl_core_out8_rsci_out8_wait_dp_inst_reg_out8_rsci_bcwt                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out8_rsci_inst_main_ip_ctrl_core_out8_rsci_out8_wait_dp_inst_reg_out8_rsci_bcwt~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out9_rsci_inst_main_ip_ctrl_core_out9_rsci_out9_wait_ctrl_inst_reg_out9_rsci_icwt                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out9_rsci_inst_main_ip_ctrl_core_out9_rsci_out9_wait_ctrl_inst_reg_out9_rsci_icwt~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out10_rsci_inst_main_ip_ctrl_core_out10_rsci_out10_wait_ctrl_inst_reg_out10_rsci_icwt                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out10_rsci_inst_main_ip_ctrl_core_out10_rsci_out10_wait_ctrl_inst_reg_out10_rsci_icwt~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out16_rsci_inst_main_ip_ctrl_core_out16_rsci_out16_wait_ctrl_inst_reg_out16_rsci_icwt                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out16_rsci_inst_main_ip_ctrl_core_out16_rsci_out16_wait_ctrl_inst_reg_out16_rsci_icwt~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out17_rsci_inst_main_ip_ctrl_core_out17_rsci_out17_wait_dp_inst_reg_out17_rsci_bcwt                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out17_rsci_inst_main_ip_ctrl_core_out17_rsci_out17_wait_dp_inst_reg_out17_rsci_bcwt~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out21_rsci_inst_main_ip_ctrl_core_out21_rsci_out21_wait_ctrl_inst_reg_out21_rsci_icwt                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out21_rsci_inst_main_ip_ctrl_core_out21_rsci_out21_wait_ctrl_inst_reg_out21_rsci_icwt~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out22_rsci_inst_main_ip_ctrl_core_out22_rsci_out22_wait_dp_inst_reg_out22_rsci_bcwt                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_out22_rsci_inst_main_ip_ctrl_core_out22_rsci_out22_wait_dp_inst_reg_out22_rsci_bcwt~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_staller_inst_reg_core_wten                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_staller_inst_reg_core_wten~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_a_sg1_1a_sva_3a_                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_a_sg1_1a_sva_3a_~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_a_sg1_1a_sva_4a_                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_a_sg1_1a_sva_4a_~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_a_sg1_1a_sva_5a_                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_a_sg1_1a_sva_5a_~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_if_for_2a_mux_1a5_itm_2a_0a_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_if_for_2a_mux_1a5_itm_2a_0a_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_if_for_2a_stage_0a_2a                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_if_for_2a_stage_0a_2a~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_reg_if_for_2a_and_7a_itm_1a_cse                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_reg_if_for_2a_and_7a_itm_1a_cse~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt1_d_1a_sva_0a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt1_d_1a_sva_0a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt1_d_1a_sva_1a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt1_d_1a_sva_1a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt1_d_1a_sva_2a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt1_d_1a_sva_2a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_1a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_1a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_3a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_3a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_4a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_4a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_5a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_5a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_6a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_6a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_7a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_1a_sva_7a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_2a_sva_4a_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_2a_sva_4a_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_3a_1a_sva_1a_3a_                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_3a_1a_sva_1a_3a_~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_3a_1a_sva_1a_4a_                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_3a_1a_sva_1a_4a_~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_3a_1a_sva_1a_5a_                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_unfilt2_d_3a_1a_sva_1a_5a_~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_2b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_2b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_7b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_7b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_2b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_2b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_reg_data_out_rsci_ld_core_psct_cse                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_reg_data_out_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_3b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_3b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_6b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_6b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_2b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_2b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_4b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_4b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_3b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_3b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_loops_sva_3b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_loops_sva_3b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_3b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_3b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_loops_sva_0b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_loops_sva_0b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_unequal_tmp_5b                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_unequal_tmp_5b~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_7b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_7b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_0b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_0b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b1_                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b1_~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_2b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_2b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_8b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_8b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_2b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_2b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_5b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_5b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b1_                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b1_~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_4b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_4b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_1b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_1b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_2b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_2b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_3b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_3b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_1b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_1b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|reg_addr1_2b__pbrt_0b                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|reg_addr1_2b__pbrt_0b~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_2b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_2b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_3b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_3b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_ref_main_index_sva_itm_5b                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_ref_main_index_sva_itm_5b~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_4b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_4b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_1b_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_1b_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_0b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_0b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_3b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_loops_sva_2b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_loops_sva_2b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_loops_sva_3b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_loops_sva_3b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_6b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_6b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_7b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_7b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_3b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_3b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_9b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_9b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_4b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_4b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_8b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_3b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_3b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_0b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_0b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_2b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_2b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_3b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_3b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_7b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_7b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_7b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_7b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_3b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_3b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_2b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_3b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_3b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_4b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_4b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_1b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_unequal_tmp_5b                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_unequal_tmp_5b~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_4b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_4b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_5b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_5b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_4b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_4b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_7b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_for_stage_0b                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_for_stage_0b~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_loops_sva_2b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_loops_sva_2b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_3b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_3b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|reg_addr1_3b__pbrt_0b                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|reg_addr1_3b__pbrt_0b~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_3b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_4b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_4b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_3b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_3b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_2b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_1b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_3b:mem_2b|reg_src4_rsci_data_out_d_oreg_1b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|reg_addr1_3b__pbrt_0b                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|reg_addr1_3b__pbrt_0b~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_4b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_0b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b1_                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b1_~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_delta_pos_sva_3b_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_for_1b_for_slc_config_temp_data_in_tmp_1b_sva_itm_5b~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_loops_sva_0b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_loops_sva_0b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_3b_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_2b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b0_                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b0_~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_5b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_7b_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_7b_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_delta_int_lpi_3b_0b_                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_delta_int_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_4b_itm_5b                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_for_1b_for_and_4b_itm_5b~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_for_1b_stage_0b_2b~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_0b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_k_sva_3b_1b_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_l_1b_sg1_lpi_3b_0b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_loops_sva_1b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_loops_sva_4b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_loops_sva_5b_~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_unequal_tmp_5b                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_unequal_tmp_5b~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_1b_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_0b:mem|reg_src1_rsci_data_out_d_oreg_1b_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_7b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_1b:mem_0b|reg_src2_rsci_data_out_d_oreg_7b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_1b_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_2b:mem_1b|reg_src3_rsci_data_out_d_oreg_1b_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_0c_                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_0c_~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt~DUPLICATE                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_5c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_5c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_0c_                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_0c_~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_1c_                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_1c_~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_9c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_9c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_for_stage_0c                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_for_stage_0c~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_2c_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_2c_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_1c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_1c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_1c:mem_0c|reg_nx727_pbrt_0c                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_1c:mem_0c|reg_nx727_pbrt_0c~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_reg_core_wten                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_reg_core_wten~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_1c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_1c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_3c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_3c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_5c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_5c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_8c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_8c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_exit_for_1c_for_sva                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_exit_for_1c_for_sva~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_2c                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_2c~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_0c_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_0c_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_loops_sva_4c_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_reg_loops_sva_4c_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|reg_addr2_0c__pbrt_0c_dup_1c9                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|reg_addr2_0c__pbrt_0c_dup_1c9~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt~DUPLICATE                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_4c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_4c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_5c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_5c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_exit_for_1c_for_sva                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_exit_for_1c_for_sva~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_2c                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_2c~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_0c_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_0c_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt~DUPLICATE                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_1c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_1c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_2c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_2c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_4c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_4c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_1c_                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_1c_~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_9c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_9c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_for_stage_0c                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_for_stage_0c~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_hor_rsci_inst_main_ip_get_ang_pos_core_data_out_hor_rsci_data_out_hor_wait_dp_inst_reg_data_out_hor_rsci_bcwt                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_hor_rsci_inst_main_ip_get_ang_pos_core_data_out_hor_rsci_data_out_hor_wait_dp_inst_reg_data_out_hor_rsci_bcwt~DUPLICATE                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_0c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_0c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_4c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_4c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_1c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_1c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_inst_main_ip_get_ang_pos_core_data_out_ver_rsci_data_out_ver_wait_dp_inst_reg_data_out_ver_rsci_bcwt~DUPLICATE                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_0c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_0c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_2c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_2c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_8c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_8c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_1c_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_1c_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_3c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_loops_sva_5c_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_reg_loops_sva_5c_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|reg_addr1_0c__pbrt_0c_dup_2c2                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|reg_addr1_0c__pbrt_0c_dup_2c2~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_0c_                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_0c_~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_0c_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_0c_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_0c_                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_0c_~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_1c0_~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_5c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_5c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_6c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_7c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_8c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_8c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_9c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_9c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_exit_for_1c_for_sva                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_exit_for_1c_for_sva~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_for_stage_0c                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_for_stage_0c~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_3c_~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_2c_                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_2c_~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_for_1c_stage_0c_3c~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_1c_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_1c_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_2c_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_k_sva_3c_2c_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_1c_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_1c_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_reg_l_1c_sg1_lpi_3c_2c_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_0d_                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_0d_~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_3d_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_3d_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_bytes_1d_lpi_1d_dfm_5d                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_bytes_1d_lpi_1d_dfm_5d~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_config_temp_data_in_tmp_1d_sva_0d_                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_config_temp_data_in_tmp_1d_sva_0d_~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_exit_for_1d_for_sva                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_exit_for_1d_for_sva~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_for_1d_stage_0d_3d                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_for_1d_stage_0d_3d~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_1d_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_1d_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_3d_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_3d_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_4d_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_4d_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_0d_                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_0d_~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_1d_                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_1d_~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_data_in_rsci_inst_main_ip_get_ang_zero_core_data_in_rsci_data_in_wait_ctrl_inst_reg_data_in_rsci_icwt                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_data_in_rsci_inst_main_ip_get_ang_zero_core_data_in_rsci_data_in_wait_ctrl_inst_reg_data_in_rsci_icwt~DUPLICATE                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_0d_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_0d_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_3d_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_3d_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_4d_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_4d_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_5d_                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_5d_~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_config_temp_data_in_tmp_1d_sva_0d_                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_config_temp_data_in_tmp_1d_sva_0d_~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_config_temp_data_in_tmp_1d_sva_4d_                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_config_temp_data_in_tmp_1d_sva_4d_~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_exit_for_1d_for_sva                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_exit_for_1d_for_sva~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_k_sva_1d_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_k_sva_1d_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_l_1d_sg1_lpi_3d_2d_                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_l_1d_sg1_lpi_3d_2d_~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_reg_data_out_rsci_ld_core_psct_cse                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|main_ip_get_ang_zero_core_inst_reg_reg_data_out_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_0e_                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_0e_~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_2e_                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_2e_~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_4e_                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_4e_~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_5e_                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_5e_~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_0e_                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_0e_~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_bytes_sg1_lpi_1e_dfm_5e_2e_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_bytes_sg1_lpi_1e_dfm_5e_2e_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_c_sva_2e_0e_                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_c_sva_2e_0e_~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_c_sva_2e_2e_                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_c_sva_2e_2e_~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_c_sva_2e_4e_                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_c_sva_2e_4e_~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_config_temp_1e_sva_0e_                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_config_temp_1e_sva_0e_~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_config_temp_1e_sva_2e_                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_config_temp_1e_sva_2e_~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_dc_value_sva_6e_                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_dc_value_sva_6e_~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_and_1e_itm_4e                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_and_1e_itm_4e~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_1e_                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_1e_~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_2e_                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_2e_~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_4e_                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_4e_~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_6e_                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_6e_~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_8e_                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_if_2e_for_for_if_else_acc_7e_psp_sva_4e_8e_~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_0e_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_0e_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_3e_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_3e_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_sum_4e_sva_0e_                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_sum_4e_sva_0e_~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_sum_4e_sva_4e_                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_sum_4e_sva_4e_~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ix655_ix442_ix28_main_ip_get_planar_core_inst_reg_for_else_if_slc_for_temp_2f_itm_6f_1f_                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ix655_ix442_ix28_main_ip_get_planar_core_inst_reg_for_else_if_slc_for_temp_2f_itm_6f_1f_~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_a_sg1_sva_1f_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_a_sg1_sva_1f_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_a_sg1_sva_2f_                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_a_sg1_sva_2f_~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_and_1f_itm_2f                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_and_1f_itm_2f~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_exit_for_1f_for_sva                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_exit_for_1f_for_sva~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_for_1f_stage_0f_3f                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_for_1f_stage_0f_3f~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_for_else_if_slc_for_temp_itm_4f_1f_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_for_else_if_slc_for_temp_itm_4f_1f_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_for_else_if_slc_for_temp_itm_4f_4f_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_for_else_if_slc_for_temp_itm_4f_4f_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_k_sva_2f_1f_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_k_sva_2f_1f_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_k_sva_2f_2f_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_k_sva_2f_2f_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_reg_data_in_rsci_ld_core_psct_cse~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_reg_shift_1fd_lpi_1f_dfm_3f_tmp_0f_                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_reg_shift_1fd_lpi_1f_dfm_3f_tmp_0f_~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ram_dq_8f_1f:mem_0f|reg_src2_rsci_data_out_d_oreg_0f_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ram_dq_8f_1f:mem_0f|reg_src2_rsci_data_out_d_oreg_0f_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|reg_pipe_cyclonev_mac_2f_ax_0f_                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|reg_pipe_cyclonev_mac_2f_ax_0f_~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|reg_pipe_cyclonev_mac_2f_ax_1f_                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|reg_pipe_cyclonev_mac_2f_ax_1f_~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_ctrl_inst_reg_config_rsci_icwt                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_ctrl_inst_reg_config_rsci_icwt~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_0g_                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_0g_~DUPLICATE                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_1g0_                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_1g0_~DUPLICATE                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_1g8_                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_1g8_~DUPLICATE                                                                                                                                             ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_8g_                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_d_bfwt_8g_~DUPLICATE                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_0g_                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_0g_~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_1g0_                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_1g0_~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_2g_                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_2g_~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in6_rsci_inst_main_sad_parallel_core_in6_rsci_in6_wait_ctrl_inst_reg_in6_rsci_icwt                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in6_rsci_inst_main_sad_parallel_core_in6_rsci_in6_wait_ctrl_inst_reg_in6_rsci_icwt~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in22_rsci_inst_main_sad_parallel_core_in22_rsci_in22_wait_ctrl_inst_reg_in22_rsci_icwt                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in22_rsci_inst_main_sad_parallel_core_in22_rsci_in22_wait_ctrl_inst_reg_in22_rsci_icwt~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in24_rsci_inst_main_sad_parallel_core_in24_rsci_in24_wait_ctrl_inst_reg_in24_rsci_icwt                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in24_rsci_inst_main_sad_parallel_core_in24_rsci_in24_wait_ctrl_inst_reg_in24_rsci_icwt~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in25_rsci_inst_main_sad_parallel_core_in25_rsci_in25_wait_ctrl_inst_reg_in25_rsci_icwt                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in25_rsci_inst_main_sad_parallel_core_in25_rsci_in25_wait_ctrl_inst_reg_in25_rsci_icwt~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_byte_pos_hor_1g_sva_0g_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_byte_pos_hor_1g_sva_0g_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_byte_pos_hor_1g_sva_1g_                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_byte_pos_hor_1g_sva_1g_~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_config_data_in_1g_sg1_sva_2g_0g_                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_config_data_in_1g_sg1_sva_2g_0g_~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_cost_init2_3g_vinit_ndx_1g_sva_0g_                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_cost_init2_3g_vinit_ndx_1g_sva_0g_~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_cost_init2_3g_vinit_ndx_1g_sva_2g_                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_cost_init2_3g_vinit_ndx_1g_sva_2g_~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_and_3g5_itm_2g                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_and_3g5_itm_2g~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_and_5g7_itm_2g                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_and_5g7_itm_2g~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g0_else_slc_else_else_for_1g_for_for_data_itm_5g_1g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g0_else_slc_else_else_for_1g_for_for_data_itm_5g_1g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g0_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g0_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g0_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g0_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_itm_5g_5g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g1_else_slc_else_else_for_1g_for_for_data_itm_5g_5g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g2_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g3_else_slc_else_else_for_1g_for_for_data_itm_5g_1g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g3_else_slc_else_else_for_1g_for_for_data_itm_5g_1g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g3_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g3_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g6_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g7_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g8_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g8_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_1g_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_itm_5g_1g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g0_if_slc_else_else_for_1g_for_for_data_itm_5g_1g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g1_if_slc_else_else_for_1g_for_for_data_itm_5g_1g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g1_if_slc_else_else_for_1g_for_for_data_itm_5g_1g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g2_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g2_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g3_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g3_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_itm_5g_6g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g5_if_slc_else_else_for_1g_for_for_data_itm_5g_6g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_itm_5g_2g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g6_if_slc_else_else_for_1g_for_for_data_itm_5g_2g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g8_if_slc_else_else_for_1g_for_for_data_itm_5g_7g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g8_if_slc_else_else_for_1g_for_for_data_itm_5g_7g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_itm_5g_1g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_itm_5g_1g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_itm_5g_7g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g9_if_slc_else_else_for_1g_for_for_data_itm_5g_7g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_2g_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g0_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g1_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g1_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g1_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g1_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g2_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g2_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g2_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_6g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g2_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_6g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g3_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g3_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g3_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g3_if_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g4_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g4_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g4_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g4_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g4_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g4_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g5_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g5_if_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g5_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g5_if_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_1g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_1g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_3g_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_4g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_4g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_4g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_4g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_4g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_4g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_6g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_6g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_5g_else_slc_else_else_for_1g_for_for_data_itm_5g_7g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_1g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_2g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_7g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_6g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_7g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_6g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_7g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_6g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_0g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_4g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_5g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_3g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_4g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_5g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_8g_else_slc_else_else_for_1g_for_for_data_itm_5g_5g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_9g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_9g_else_slc_else_else_for_1g_for_for_data_1g_itm_5g_3g_~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_9g_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_9g_else_slc_else_else_for_1g_for_for_data_itm_5g_0g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_9g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_for_1g_for_for_9g_else_slc_else_else_for_1g_for_for_data_itm_5g_2g_~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_nor_6g6_itm_2g                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_nor_6g6_itm_2g~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_nor_7g1_itm_2g                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_nor_7g1_itm_2g~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_or_1g9_itm_2g                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_or_1g9_itm_2g~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_or_3g3_itm_2g                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_else_or_3g3_itm_2g~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_if_for_stage_0g                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_else_if_for_stage_0g~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_exit_else_else_for_1g_for_sva                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_exit_else_else_for_1g_for_sva~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_hor_offset_1g_pc2_sva_0g_                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_hor_offset_1g_pc2_sva_0g_~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_hor_offset_1g_pc3_sva_0g_                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_hor_offset_1g_pc3_sva_0g_~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_if_q_sva_4g_2g_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_if_q_sva_4g_2g_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_if_q_sva_4g_4g_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_if_q_sva_4g_4g_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_if_q_sva_4g_5g_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_if_q_sva_4g_5g_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_min_s_1g8_min_ac_int_1g8_false_min_s_1g8_min_ac_int_1g8_false_return_sad_lpi_1g_dfm_1g_1g5_                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_min_s_1g8_min_ac_int_1g8_false_min_s_1g8_min_ac_int_1g8_false_return_sad_lpi_1g_dfm_1g_1g5_~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_0g_                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_0g_~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_2g_                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_2g_~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_4g_                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_4g_~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_8g_                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_orig_block1_vinit_ndx_1g_sva_8g_~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_reg_else_else_for_1g_for_asn_2g3_itm_2g_cse                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_reg_else_else_for_1g_for_asn_2g3_itm_2g_cse~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_reg_else_else_for_1g_for_asn_2g8_itm_2g_cse_0g_                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_reg_else_else_for_1g_for_asn_2g8_itm_2g_cse_0g_~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_reg_else_else_for_1g_for_asn_2g8_itm_2g_cse_1g_                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_reg_else_else_for_1g_for_asn_2g8_itm_2g_cse_1g_~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_0g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_0g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_1g0_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_1g0_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_1g5_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_1g5_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_2g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_2g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_3g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_3g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_6g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_6g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_8g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g2_sva_3g_8g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_0g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_0g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_2g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_2g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_4g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_4g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_8g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_8g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_9g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_1g3_sva_3g_9g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g1_sva_3g_1g0_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g1_sva_3g_1g0_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g1_sva_3g_1g1_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g1_sva_3g_1g1_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_0g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_0g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_1g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_1g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_2g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_2g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_4g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_4g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_8g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_2g2_sva_3g_8g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_3g1_sva_3g_1g2_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_3g1_sva_3g_1g2_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_3g1_sva_3g_1g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_sad_3g1_sva_3g_1g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_ver_offset_sva_0g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_ver_offset_sva_0g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_ver_offset_sva_2g_                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_ver_offset_sva_2g_~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_x_2g_sg1_lpi_5g_3g_                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_x_2g_sg1_lpi_5g_3g_~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_x_3g_sva_3g_3g_                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_x_3g_sva_3g_3g_~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_yy_sva_3g_1g_                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_yy_sva_3g_1g_~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_yy_sva_3g_2g_                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_yy_sva_3g_2g_~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn225659_pfrt_0g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn225659_pfrt_0g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn225869_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn225869_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn226235_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn226235_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn226655_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn226655_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn227021_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn227021_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn227075_pfrt_4g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn227075_pfrt_4g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn227495_pfrt_0g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn227495_pfrt_0g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn228071_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn228071_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn228864_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn228864_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn228918_pfrt_3g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn228918_pfrt_3g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn229392_pfrt_0g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn229392_pfrt_0g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn229602_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn229602_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn229968_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn229968_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn230388_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn230388_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn230754_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn230754_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn230808_pfrt_3g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn230808_pfrt_3g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn231228_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn231228_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn231594_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn231594_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn231648_pfrt_3g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn231648_pfrt_3g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn232014_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn232014_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn232068_pfrt_1g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn232068_pfrt_1g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn232122_pfrt_3g                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_main_sad_parallel_core_inst_rtlcn232122_pfrt_3g~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_0g_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_0g_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_1g6_                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_1g6_~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_1g7_                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_1g7_~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_1g_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_1g_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_2g5_                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_2g5_~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_8g_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_8g_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_9g_                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|reg_orig_block1_rsci_data_out_d_oreg_9g_~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem[0][1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem[0][10]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem[0][14]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem[0][55]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem[0][79]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem[0][129]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][38]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][90]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][126]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][126]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][130]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem[0][130]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|mem[0][38]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|mem[0][130]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|mem[0][130]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:acc_config_altera_axi_slave_agent|address_taken                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:acc_config_altera_axi_slave_agent|address_taken~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|address_taken                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|address_taken~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][79]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][79]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][82]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][82]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][89]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|address_taken                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|address_taken~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][38]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][38]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][38]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][38]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][78]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~DUPLICATE                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]~DUPLICATE                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_passthru_reg                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_passthru_reg~DUPLICATE                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]~DUPLICATE                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]~DUPLICATE                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lcu_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lcu_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lcu_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lcu_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_high_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_high_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_high_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_high_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:configure_camera_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:configure_camera_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:configure_camera_s1_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:configure_camera_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:lcu_loaded_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:lcu_loaded_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_high_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_high_s1_translator|av_readdata_pre[26]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_status_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_status_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:acc_config_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:acc_config_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[3]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter|byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_wr_cmd_width_adapter|count[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_wr_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter|address_reg[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[12]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[13]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[16]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|d1_data_in[16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|edge_capture[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high|edge_capture[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[15]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[25]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low|d1_data_in[25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_yuv_ctrl:yuv_ctrl|data_out[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_yuv_ctrl:yuv_ctrl|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_one_left_s                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_one_left_s~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[2]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[3]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[4]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[4]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][4]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][7]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][8]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][8]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][10]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][15]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][15]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][17]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][17]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][19]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][19]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][22]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][24]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][25]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][25]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][29]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][29]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][31]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][31]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][27]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][30]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][30]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][31]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][31]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|wready_r                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|wready_r~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|write_address_s[3]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|write_address_s[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|awready_r                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|awready_r~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_empty_s                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_empty_s~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_full_s                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_full_s~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_one_left_s                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_one_left_s~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_read_index_s[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_read_index_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_read_index_s[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_read_index_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_write_index_s[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_write_index_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_write_index_s[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_write_index_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][11]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][11]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][12]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][25]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][25]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|arready_r                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|arready_r~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_one_left_s                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_one_left_s~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_write_index_s[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_write_index_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|read_len_s[0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|read_len_s[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|read_len_s[2]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|read_len_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][6]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][6]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][20]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][20]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][22]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][24]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][26]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][16]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][16]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][23]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][23]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][24]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][24]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][27]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][28]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][28]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|write_address_s[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|write_address_s[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|arready_r                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|arready_r~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[4]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[5]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a0                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a3                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a6                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|rdptr_g[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|wrptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter10a[4]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a0                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a2                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a6                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|wrptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|parity8                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p|parity8~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|wrptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|master_write_state.idle                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|master_write_state.idle~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|read_len_s[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|read_len_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|read_len_s[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|read_len_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][4]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][6]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][7]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][25]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][27]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][27]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][29]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][29]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][11]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][12]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][14]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][16]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[5][0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[5][0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][9]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][9]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][14]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|rvalid_r                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|rvalid_r~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|turn.Y                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|turn.Y~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_offset_s[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_offset_s[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_writes_s[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_writes_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_writes_s[8]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_writes_s[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_writes_s[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_writes_s[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_channel_lz_r                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_channel_lz_r~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_offset_s[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_offset_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_offset_s[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_offset_s[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_offset_s[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_offset_s[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_writes_s[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_writes_s[10]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_writes_s[12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_writes_s[12]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a11                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a12                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a12~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a10                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a11                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a14                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a14~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|rs_dgwp_reg[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|rs_dgwp_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|rs_dgwp_reg[10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|rs_dgwp_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|rs_dgwp_reg[12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|rs_dgwp_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|wrptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_smf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_smf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; RAW_to_RGB:RAW_to_RGB|wData0_d1[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RAW_to_RGB:RAW_to_RGB|wData0_d1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; RAW_to_RGB:RAW_to_RGB|wData0_d1[6]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RAW_to_RGB:RAW_to_RGB|wData0_d1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; RAW_to_RGB:RAW_to_RGB|wData0_d1[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RAW_to_RGB:RAW_to_RGB|wData0_d1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|address_reg_a[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|address_reg_a[2]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:r_data|altsyncram_si04:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RGB_to_YUV:RGB_to_YUV|altsyncram:r_data|altsyncram_si04:auto_generated|address_reg_a[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|rgb_to_yuv_4k00_2k40_core_inst_rgb_to_yuv_4k00_2k40_core_B_rsci_1k_inst_rgb_to_yuv_4k00_2k40_core_B_rsci_1k_B_rsc_wait_dp_inst_reg_B_rsci_data_out_d_bfwt_1k_                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|rgb_to_yuv_4k00_2k40_core_inst_rgb_to_yuv_4k00_2k40_core_B_rsci_1k_inst_rgb_to_yuv_4k00_2k40_core_B_rsci_1k_B_rsc_wait_dp_inst_reg_B_rsci_data_out_d_bfwt_1k_~DUPLICATE                                                                                                                                                             ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                             ; Ignored Value ; Ignored Source                                                                                                                                                       ;
+-----------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Location                    ;                                             ;              ; CAMERA_STROBE                                                                                          ; PIN_D6        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; GSENSOR_ALT_ADDR                                                                                       ; PIN_E1        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; GSENSOR_CS_n                                                                                           ; PIN_D4        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; GSENSOR_INT1                                                                                           ; PIN_E3        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; GSENSOR_INT2                                                                                           ; PIN_E2        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; GSENSOR_SCL_SCLK                                                                                       ; PIN_D2        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; GSENSOR_SDA_SDI_SDIO                                                                                   ; PIN_D1        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; LCD_DE                                                                                                 ; PIN_C3        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; LCD_DITH                                                                                               ; PIN_H8        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; LSENSOR_ADDR_SEL                                                                                       ; PIN_A6        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; LSENSOR_INT                                                                                            ; PIN_B7        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; LSENSOR_SCL                                                                                            ; PIN_A5        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; LSENSOR_SDA                                                                                            ; PIN_C7        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; TOUCH_I2C_SCL                                                                                          ; PIN_F14       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; TOUCH_I2C_SDA                                                                                          ; PIN_F15       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; TOUCH_INT_n                                                                                            ; PIN_B12       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_100m_fpga                                                                                          ; PIN_AB27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_148_n                                                                                              ; PIN_T8        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_148_p                                                                                              ; PIN_T9        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_25m_fpga                                                                                           ; PIN_AA16      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_bot1                                                                                               ; PIN_AF14      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_enet_fpga_n                                                                                        ; PIN_Y27       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_enet_fpga_p                                                                                        ; PIN_Y26       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_osc1                                                                                               ; PIN_D25       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_osc2                                                                                               ; PIN_F25       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; clk_top1                                                                                               ; PIN_AA26      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; cpu_resetn                                                                                             ; PIN_AD27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[0]                                                                                         ; PIN_AJ14      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[10]                                                                                        ; PIN_AJ9       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[11]                                                                                        ; PIN_AK9       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[12]                                                                                        ; PIN_AK7       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[13]                                                                                        ; PIN_AK8       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[14]                                                                                        ; PIN_AG12      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[1]                                                                                         ; PIN_AK14      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[2]                                                                                         ; PIN_AH12      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[3]                                                                                         ; PIN_AJ12      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[4]                                                                                         ; PIN_AG15      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[5]                                                                                         ; PIN_AH15      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[6]                                                                                         ; PIN_AK12      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[7]                                                                                         ; PIN_AK13      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[8]                                                                                         ; PIN_AH13      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_a[9]                                                                                         ; PIN_AH14      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_ba[0]                                                                                        ; PIN_AH10      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_ba[1]                                                                                        ; PIN_AJ11      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_ba[2]                                                                                        ; PIN_AK11      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_casn                                                                                         ; PIN_AH7       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_cke                                                                                          ; PIN_AJ21      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_clk_n                                                                                        ; PIN_AA15      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_clk_p                                                                                        ; PIN_AA14      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_csn                                                                                          ; PIN_AB15      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dm[0]                                                                                        ; PIN_AH17      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dm[1]                                                                                        ; PIN_AG23      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dm[2]                                                                                        ; PIN_AK23      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dm[3]                                                                                        ; PIN_AJ27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[0]                                                                                        ; PIN_AF18      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[10]                                                                                       ; PIN_AG18      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[11]                                                                                       ; PIN_AK19      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[12]                                                                                       ; PIN_AG20      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[13]                                                                                       ; PIN_AF19      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[14]                                                                                       ; PIN_AJ20      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[15]                                                                                       ; PIN_AH24      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[16]                                                                                       ; PIN_AE19      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[17]                                                                                       ; PIN_AE18      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[18]                                                                                       ; PIN_AG22      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[19]                                                                                       ; PIN_AK22      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[1]                                                                                        ; PIN_AE17      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[20]                                                                                       ; PIN_AF21      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[21]                                                                                       ; PIN_AF20      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[22]                                                                                       ; PIN_AH23      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[23]                                                                                       ; PIN_AK24      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[24]                                                                                       ; PIN_AF24      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[25]                                                                                       ; PIN_AF23      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[26]                                                                                       ; PIN_AJ24      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[27]                                                                                       ; PIN_AK26      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[28]                                                                                       ; PIN_AE23      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[29]                                                                                       ; PIN_AE22      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[2]                                                                                        ; PIN_AG16      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[30]                                                                                       ; PIN_AG25      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[31]                                                                                       ; PIN_AK27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[3]                                                                                        ; PIN_AF16      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[4]                                                                                        ; PIN_AH20      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[5]                                                                                        ; PIN_AG21      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[6]                                                                                        ; PIN_AJ16      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[7]                                                                                        ; PIN_AH18      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[8]                                                                                        ; PIN_AK18      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dq[9]                                                                                        ; PIN_AJ17      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_n[0]                                                                                     ; PIN_W16       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_n[1]                                                                                     ; PIN_W17       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_n[2]                                                                                     ; PIN_AA18      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_n[3]                                                                                     ; PIN_AD19      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_p[0]                                                                                     ; PIN_V16       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_p[1]                                                                                     ; PIN_V17       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_p[2]                                                                                     ; PIN_Y17       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_dqs_p[3]                                                                                     ; PIN_AC20      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_odt                                                                                          ; PIN_AE16      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_rasn                                                                                         ; PIN_AH8       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_resetn                                                                                       ; PIN_AK21      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_rzq                                                                                          ; PIN_AG17      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; ddr3_fpga_wen                                                                                          ; PIN_AJ6       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_rx_clk                                                                                           ; PIN_Y24       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_rx_d[0]                                                                                          ; PIN_AB23      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_rx_d[1]                                                                                          ; PIN_AA24      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_rx_d[2]                                                                                          ; PIN_AB25      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_rx_d[3]                                                                                          ; PIN_AE27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_rx_dv                                                                                            ; PIN_Y23       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_rx_error                                                                                         ; PIN_AE28      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_tx_clk_fb                                                                                        ; PIN_W25       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_tx_d[0]                                                                                          ; PIN_W20       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_tx_d[1]                                                                                          ; PIN_Y21       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_tx_d[2]                                                                                          ; PIN_AA25      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_tx_d[3]                                                                                          ; PIN_AB26      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_tx_en                                                                                            ; PIN_AB22      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet1_tx_error                                                                                         ; PIN_AG5       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_rx_clk                                                                                           ; PIN_AH30      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_rx_d[0]                                                                                          ; PIN_AF29      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_rx_d[1]                                                                                          ; PIN_AF30      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_rx_d[2]                                                                                          ; PIN_AD26      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_rx_d[3]                                                                                          ; PIN_AC27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_rx_dv                                                                                            ; PIN_AC28      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_rx_error                                                                                         ; PIN_V25       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_tx_clk_fb                                                                                        ; PIN_AG30      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_tx_d[0]                                                                                          ; PIN_AG27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_tx_d[1]                                                                                          ; PIN_AG28      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_tx_d[2]                                                                                          ; PIN_AF28      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_tx_d[3]                                                                                          ; PIN_V23       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_tx_en                                                                                            ; PIN_W24       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet2_tx_error                                                                                         ; PIN_AH5       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet_dual_resetn                                                                                       ; PIN_AJ1       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet_fpga_mdc                                                                                          ; PIN_H12       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; enet_fpga_mdio                                                                                         ; PIN_H13       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; gxb_rx_l4_n                                                                                            ; PIN_U1        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; gxb_rx_l4_p                                                                                            ; PIN_U2        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; gxb_tx_l4_n                                                                                            ; PIN_T3        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; gxb_tx_l4_p                                                                                            ; PIN_T4        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; hps_resetn                                                                                             ; PIN_F23       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; i2c_scl_fpga                                                                                           ; PIN_G7        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; i2c_sda_fpga                                                                                           ; PIN_F6        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; max_fpga_miso                                                                                          ; PIN_AD25      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; max_fpga_mosi                                                                                          ; PIN_AE26      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; max_fpga_sck                                                                                           ; PIN_AJ29      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; max_fpga_ssel                                                                                          ; PIN_AC25      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; mictor_rstn                                                                                            ; PIN_C27       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_perstn_in                                                                                         ; PIN_W21       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_perstn_out                                                                                        ; PIN_AG6       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_prsnt2_x1                                                                                         ; PIN_AD29      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_prsnt2_x4                                                                                         ; PIN_A11       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_refclk_n                                                                                          ; PIN_W7        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_refclk_p                                                                                          ; PIN_W8        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_n[0]                                                                                           ; PIN_AE1       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_n[1]                                                                                           ; PIN_AC1       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_n[2]                                                                                           ; PIN_AA1       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_n[3]                                                                                           ; PIN_W1        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_p[0]                                                                                           ; PIN_AE2       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_p[1]                                                                                           ; PIN_AC2       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_p[2]                                                                                           ; PIN_AA2       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_rx_p[3]                                                                                           ; PIN_W2        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_smbclk                                                                                            ; PIN_AE29      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_smbdat                                                                                            ; PIN_J14       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_n[0]                                                                                           ; PIN_AD3       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_n[1]                                                                                           ; PIN_AB3       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_n[2]                                                                                           ; PIN_Y3        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_n[3]                                                                                           ; PIN_V3        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_p[0]                                                                                           ; PIN_AD4       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_p[1]                                                                                           ; PIN_AB4       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_p[2]                                                                                           ; PIN_Y4        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_tx_p[3]                                                                                           ; PIN_V4        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; pcie_waken                                                                                             ; PIN_W22       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; refclk_ql2_n                                                                                           ; PIN_P8        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; refclk_ql2_p                                                                                           ; PIN_P9        ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sd_pwren                                                                                               ; PIN_B17       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_clk148_dn                                                                                          ; PIN_AF6       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_clk148_up                                                                                          ; PIN_AB12      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_fault                                                                                              ; PIN_AD30      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_rsti                                                                                               ; PIN_AB30      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_rx_bypass                                                                                          ; PIN_AB28      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_rx_en                                                                                              ; PIN_AA28      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_tx_en                                                                                              ; PIN_AA30      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; sdi_tx_sd_hdn                                                                                          ; PIN_AC29      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_clk                                                                                             ; PIN_AF13      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[0]                                                                                         ; PIN_AK28      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[1]                                                                                         ; PIN_AD20      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[2]                                                                                         ; PIN_AD21      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[3]                                                                                         ; PIN_Y19       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[4]                                                                                         ; PIN_AA20      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[5]                                                                                         ; PIN_AH27      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[6]                                                                                         ; PIN_AF25      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_b2_data[7]                                                                                         ; PIN_AC22      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_empty                                                                                              ; PIN_AJ4       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_full                                                                                               ; PIN_AK3       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_oen                                                                                                ; PIN_AE14      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_rdn                                                                                                ; PIN_AJ5       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_resetn                                                                                             ; PIN_AD14      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_scl                                                                                                ; PIN_AK4       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_sda                                                                                                ; PIN_AE13      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; usb_wrn                                                                                                ; PIN_AK6       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_dipsw_hps[0]                                                                                      ; PIN_N30       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_dipsw_hps[1]                                                                                      ; PIN_P29       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_dipsw_hps[2]                                                                                      ; PIN_P22       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_dipsw_hps[3]                                                                                      ; PIN_V20       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_led_fpga[0]                                                                                       ; PIN_AK2       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_led_fpga[1]                                                                                       ; PIN_Y16       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_led_fpga[2]                                                                                       ; PIN_W15       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_led_fpga[3]                                                                                       ; PIN_AB17      ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_pb_hps[0]                                                                                         ; PIN_T30       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_pb_hps[1]                                                                                         ; PIN_U28       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_pb_hps[2]                                                                                         ; PIN_T21       ; QSF Assignment                                                                                                                                                       ;
; Location                    ;                                             ;              ; user_pb_hps[3]                                                                                         ; PIN_U20       ; QSF Assignment                                                                                                                                                       ;
; PLL Compensation Mode       ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]    ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]   ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                                                                                                                                                       ;
; Global Signal               ; Kvazaar_IP_acc_Camera                       ;              ; Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                                                                                                                                                       ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_can0_inst_RX[0]                                                                   ; PIN_P17B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_can0_inst_TX[0]                                                                   ; PIN_P17A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                                 ; PIN_P20B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                                ; PIN_P20A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                                ; PIN_P20B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                                ; PIN_P21B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                                ; PIN_P22A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                                ; PIN_P22B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                              ; PIN_P21A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                              ; PIN_P21A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                                ; PIN_P19B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                                ; PIN_P19A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                                ; PIN_P19B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                                ; PIN_P20A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                              ; PIN_P19A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                              ; PIN_P21B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO09[0]                                                               ; PIN_P30B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO35[0]                                                               ; PIN_P24B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO41[0]                                                               ; PIN_P26B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO42[0]                                                               ; PIN_P26A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO43[0]                                                               ; PIN_P26B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_gpio_inst_GPIO44[0]                                                               ; PIN_P27A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_i2c0_inst_SCL[0]                                                                  ; PIN_P18A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_i2c0_inst_SDA[0]                                                                  ; PIN_P17B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_qspi_inst_CLK[0]                                                                  ; PIN_P24A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_qspi_inst_IO0[0]                                                                  ; PIN_P22B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_qspi_inst_IO1[0]                                                                  ; PIN_P23A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_qspi_inst_IO2[0]                                                                  ; PIN_P23B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_qspi_inst_IO3[0]                                                                  ; PIN_P23A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_qspi_inst_SS0[0]                                                                  ; PIN_P23B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                                  ; PIN_P27B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                                  ; PIN_P25A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                                   ; PIN_P25A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                                   ; PIN_P25B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                                   ; PIN_P27A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                                   ; PIN_P27B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_spim0_inst_CLK[0]                                                                 ; PIN_P16B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_spim0_inst_MISO[0]                                                                ; PIN_P16B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_spim0_inst_MOSI[0]                                                                ; PIN_P16A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_spim0_inst_SS0[0]                                                                 ; PIN_P17A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_CLK[0]                                                                 ; PIN_P14A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D0[0]                                                                  ; PIN_P14B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D1[0]                                                                  ; PIN_P14A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D2[0]                                                                  ; PIN_P14B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D3[0]                                                                  ; PIN_P15A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D4[0]                                                                  ; PIN_P15B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D5[0]                                                                  ; PIN_P15A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D6[0]                                                                  ; PIN_P15B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_trace_inst_D7[0]                                                                  ; PIN_P16A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                                  ; PIN_P18B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                                  ; PIN_P18A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_CLK[0]                                                                  ; PIN_P30A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D0[0]                                                                   ; PIN_P28B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D1[0]                                                                   ; PIN_P28A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D2[0]                                                                   ; PIN_P28B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D3[0]                                                                   ; PIN_P29A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D4[0]                                                                   ; PIN_P29B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D5[0]                                                                   ; PIN_P29A1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D6[0]                                                                   ; PIN_P29B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_D7[0]                                                                   ; PIN_P30A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_DIR[0]                                                                  ; PIN_P31A0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_NXT[0]                                                                  ; PIN_P31B0T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; HPS_LOCATION                ; Kvazaar_QSYS_hps_0                          ;              ; hps_io|border|hps_io_usb1_inst_STP[0]                                                                  ; PIN_P30B1T    ; P:/system_device/5/TUNI.fi/ip.hw/Kvazaar_QSYS/1.0_student/../../../product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/Kvazaar_QSYS.qip ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                              ; on            ; Compiler or HDL Assignment                                                                                                                                           ;
+-----------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 48801 ) ; 0.00 % ( 0 / 48801 )       ; 0.00 % ( 0 / 48801 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 48801 ) ; 0.00 % ( 0 / 48801 )       ; 0.00 % ( 0 / 48801 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                    ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                             ;
; Kvazaar_QSYS_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst          ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                              ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                              ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                          ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                     ; 0.00 % ( 0 / 47770 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; Kvazaar_QSYS_hps_0_hps_io_border:border ; 0.00 % ( 0 / 995 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst          ; 0.00 % ( 0 / 36 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 16,471 / 41,910       ; 39 %  ;
; ALMs needed [=A-B+C]                                        ; 16,471                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 19,127 / 41,910       ; 46 %  ;
;         [a] ALMs used for LUT logic and registers           ; 6,478                 ;       ;
;         [b] ALMs used for LUT logic                         ; 9,269                 ;       ;
;         [c] ALMs used for registers                         ; 3,380                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,819 / 41,910        ; 7 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 163 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ;       ;
;         [c] Due to LAB input limits                         ; 158                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,380 / 4,191         ; 57 %  ;
;     -- Logic LABs                                           ; 2,380                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 26,923                ;       ;
;     -- 7 input functions                                    ; 355                   ;       ;
;     -- 6 input functions                                    ; 5,358                 ;       ;
;     -- 5 input functions                                    ; 5,082                 ;       ;
;     -- 4 input functions                                    ; 4,983                 ;       ;
;     -- <=3 input functions                                  ; 11,145                ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,750                 ;       ;
; Dedicated logic registers                                   ; 21,195                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 19,714 / 83,820       ; 24 %  ;
;         -- Secondary logic registers                        ; 1,481 / 83,820        ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 20,184                ;       ;
;         -- Routing optimization registers                   ; 1,011                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 206 / 499             ; 41 %  ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 0 / 39                ; 0 %   ;
; I/O registers                                               ; 270                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 1 / 2 ( 50 % )        ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 7                     ;       ;
; M10K blocks                                                 ; 301 / 553             ; 54 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,894,864 / 5,662,720 ; 33 %  ;
; Total block memory implementation bits                      ; 3,082,240 / 5,662,720 ; 54 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 68 / 112              ; 61 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 7 / 16                ; 44 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 15.8% / 16.1% / 14.7% ;       ;
; Peak interconnect usage (total/H/V)                         ; 36.9% / 36.6% / 38.2% ;       ;
; Maximum fan-out                                             ; 20538                 ;       ;
; Highest non-global fan-out                                  ; 1628                  ;       ;
; Total fan-out                                               ; 207605                ;       ;
; Average fan-out                                             ; 3.95                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                     ;
+-------------------------------------------------------------+------------------------+-----------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; Kvazaar_QSYS_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 17708 / 41910 ( 42 % ) ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 17708                  ; 0                                       ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 19127 / 41910 ( 46 % ) ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 6478                   ; 0                                       ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 9269                   ; 0                                       ; 0                              ;
;         [c] ALMs used for registers                         ; 3380                   ; 0                                       ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1582 / 41910 ( 4 % )   ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 163 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                       ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 5                      ; 0                                       ; 0                              ;
;         [c] Due to LAB input limits                         ; 158                    ; 0                                       ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                                       ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                                     ; Low                            ;
;                                                             ;                        ;                                         ;                                ;
; Total LABs:  partially or completely used                   ; 2380 / 4191 ( 57 % )   ; 0 / 4191 ( 0 % )                        ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2380                   ; 0                                       ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                                       ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; Combinational ALUT usage for logic                          ; 26923                  ; 0                                       ; 0                              ;
;     -- 7 input functions                                    ; 355                    ; 0                                       ; 0                              ;
;     -- 6 input functions                                    ; 5358                   ; 0                                       ; 0                              ;
;     -- 5 input functions                                    ; 5082                   ; 0                                       ; 0                              ;
;     -- 4 input functions                                    ; 4983                   ; 0                                       ; 0                              ;
;     -- <=3 input functions                                  ; 11145                  ; 0                                       ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2750                   ; 0                                       ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                                       ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                                       ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                                       ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                                       ; 0                              ;
;     -- By type:                                             ;                        ;                                         ;                                ;
;         -- Primary logic registers                          ; 19714 / 83820 ( 24 % ) ; 0 / 83820 ( 0 % )                       ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1481 / 83820 ( 2 % )   ; 0 / 83820 ( 0 % )                       ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                         ;                                ;
;         -- Design implementation registers                  ; 20184                  ; 0                                       ; 0                              ;
;         -- Routing optimization registers                   ; 1011                   ; 0                                       ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
;                                                             ;                        ;                                         ;                                ;
; Virtual pins                                                ; 0                      ; 0                                       ; 0                              ;
; I/O pins                                                    ; 114                    ; 84                                      ; 8                              ;
; I/O registers                                               ; 50                     ; 220                                     ; 0                              ;
; Total block memory bits                                     ; 1894864                ; 0                                       ; 0                              ;
; Total block memory implementation bits                      ; 3082240                ; 0                                       ; 0                              ;
; M10K block                                                  ; 301 / 553 ( 54 % )     ; 0 / 553 ( 0 % )                         ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 68 / 112 ( 60 % )      ; 0 / 112 ( 0 % )                         ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 3 / 116 ( 2 % )        ; 0 / 116 ( 0 % )                         ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 220 / 1325 ( 16 % )                     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )                       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 76 / 400 ( 19 % )                       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 50 / 425 ( 11 % )                       ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                          ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 5 / 25 ( 20 % )                         ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 5 / 25 ( 20 % )                         ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 155 / 1300 ( 11 % )                     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 50 / 400 ( 12 % )                       ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 5 / 25 ( 20 % )                         ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 6 / 400 ( 1 % )                         ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                         ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 31 / 175 ( 17 % )                       ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )                       ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 5 / 25 ( 20 % )                         ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS CAN peripheral                                          ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS peripheral TPIU TRACE                                   ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                           ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )                       ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )                          ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                           ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                           ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 5 / 25 ( 20 % )                         ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                                         ;                                ;
; Connections                                                 ;                        ;                                         ;                                ;
;     -- Input Connections                                    ; 23154                  ; 89                                      ; 304                            ;
;     -- Registered Input Connections                         ; 20947                  ; 0                                       ; 0                              ;
;     -- Output Connections                                   ; 318                    ; 125                                     ; 23104                          ;
;     -- Registered Output Connections                        ; 159                    ; 0                                       ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; Internal Connections                                        ;                        ;                                         ;                                ;
;     -- Total Connections                                    ; 208447                 ; 6297                                    ; 23498                          ;
;     -- Registered Connections                               ; 91311                  ; 125                                     ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; External Connections                                        ;                        ;                                         ;                                ;
;     -- Top                                                  ; 2                      ; 62                                      ; 23408                          ;
;     -- Kvazaar_QSYS_hps_0_hps_io_border:border              ; 62                     ; 152                                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 23408                  ; 0                                       ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; Partition Interface                                         ;                        ;                                         ;                                ;
;     -- Input Ports                                          ; 35                     ; 13                                      ; 313                            ;
;     -- Output Ports                                         ; 94                     ; 57                                      ; 315                            ;
;     -- Bidir Ports                                          ; 77                     ; 76                                      ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; Registered Ports                                            ;                        ;                                         ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                                       ; 0                              ;
;                                                             ;                        ;                                         ;                                ;
; Port Connectivity                                           ;                        ;                                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                                       ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                                       ; 12                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                                       ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                           ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CAMERA_D[0]        ; H14   ; 8A       ; 28           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[10]       ; J7    ; 8A       ; 16           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[11]       ; H7    ; 8A       ; 16           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[1]        ; G13   ; 8A       ; 28           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[2]        ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[3]        ; J12   ; 8A       ; 12           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[4]        ; J10   ; 8A       ; 4            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[5]        ; J9    ; 8A       ; 4            ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[6]        ; K7    ; 8A       ; 8            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[7]        ; K8    ; 8A       ; 8            ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[8]        ; G12   ; 8A       ; 10           ; 81           ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_D[9]        ; G11   ; 8A       ; 10           ; 81           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_FVAL        ; E8    ; 8A       ; 18           ; 81           ; 74           ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_LVAL        ; D7    ; 8A       ; 18           ; 81           ; 91           ; 13                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CAMERA_PIXCLK      ; AG2   ; 3A       ; 16           ; 0            ; 34           ; 811                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; can_0_rx           ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; clk_50m_fpga       ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; ddr3_hps_rzq       ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; enet_hps_rx_clk    ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; enet_hps_rx_dv     ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; enet_hps_rxd[0]    ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; enet_hps_rxd[1]    ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; enet_hps_rxd[2]    ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; enet_hps_rxd[3]    ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; spi_miso           ; B23   ; 7A       ; 77           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; uart_rx            ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; usb_clk            ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; usb_dir            ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; usb_nxt            ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; user_dipsw_fpga[0] ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; user_dipsw_fpga[1] ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; user_dipsw_fpga[2] ; AF11  ; 3B       ; 18           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; user_dipsw_fpga[3] ; AG11  ; 3B       ; 18           ; 0            ; 57           ; 15                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; user_pb_fpga[0]    ; AA13  ; 3B       ; 20           ; 0            ; 0            ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; user_pb_fpga[1]    ; AB13  ; 3B       ; 20           ; 0            ; 17           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                  ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; CAMERA_RESET_n   ; E4    ; 8A       ; 10           ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CAMERA_SCLK      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CAMERA_TRIGGER   ; C5    ; 8A       ; 22           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CAMERA_XCLKIN    ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[0]         ; C4    ; 8A       ; 20           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[1]         ; D5    ; 8A       ; 20           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[2]         ; A3    ; 8A       ; 24           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[3]         ; A4    ; 8A       ; 24           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[4]         ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[5]         ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[6]         ; F8    ; 8A       ; 2            ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_B[7]         ; F9    ; 8A       ; 2            ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_DCLK         ; E6    ; 8A       ; 4            ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_DIM          ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[0]         ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[1]         ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[2]         ; D10   ; 8A       ; 34           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[3]         ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[4]         ; D9    ; 8A       ; 30           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[5]         ; E9    ; 8A       ; 30           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[6]         ; B5    ; 8A       ; 14           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_G[7]         ; B6    ; 8A       ; 14           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_HSD          ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_MODE         ; G8    ; 8A       ; 24           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_POWER_CTL    ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_RSTB         ; B1    ; 8A       ; 16           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[0]         ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[1]         ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[2]         ; C9    ; 8A       ; 28           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[3]         ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[4]         ; B8    ; 8A       ; 30           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[5]         ; C8    ; 8A       ; 30           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[6]         ; A8    ; 8A       ; 34           ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_R[7]         ; A9    ; 8A       ; 34           ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_SHLR         ; B3    ; 8A       ; 14           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_UPDN         ; B2    ; 8A       ; 16           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LCD_VSD          ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; can_0_tx         ; G22   ; 7A       ; 76           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_casn    ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_clk_n   ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_clk_p   ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_csn     ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_dm[0]   ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_dm[1]   ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_dm[2]   ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_dm[3]   ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_dm[4]   ; W27   ; 6B       ; 89           ; 36           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_rasn    ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_resetn  ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_hps_wen     ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; enet_hps_gtx_clk ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; enet_hps_mdc     ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; enet_hps_tx_en   ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; enet_hps_txd[0]  ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; enet_hps_txd[1]  ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; enet_hps_txd[2]  ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; enet_hps_txd[3]  ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; qspi_clk         ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; qspi_ss0         ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sd_clk           ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_csn          ; H20   ; 7A       ; 76           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_mosi         ; C22   ; 7A       ; 77           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spi_sck          ; A23   ; 7A       ; 77           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_clk_mic    ; B26   ; 7A       ; 79           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[0]    ; B25   ; 7A       ; 79           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[1]    ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[2]    ; A25   ; 7A       ; 79           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[3]    ; H23   ; 7A       ; 78           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[4]    ; A24   ; 7A       ; 78           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[5]    ; G21   ; 7A       ; 78           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[6]    ; C24   ; 7A       ; 78           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; trace_data[7]    ; E23   ; 7A       ; 77           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_tx          ; D24   ; 7A       ; 74           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; usb_stp          ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                  ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAMERA_SDATA      ; AG7   ; 3A       ; 10           ; 0            ; 91           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SDO~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;
; ddr3_hps_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_hps_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_hps_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_hps_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_hps_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_hps_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_hps_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_hps_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_hps_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_hps_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_hps_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_hps_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_hps_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_hps_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_hps_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_hps_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_hps_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_hps_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_hps_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_hps_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_hps_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_hps_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_hps_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_hps_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_hps_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_hps_dq[32]   ; W26   ; 6B       ; 89           ; 39           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_hps_dq[33]   ; R24   ; 6B       ; 89           ; 39           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_hps_dq[34]   ; U27   ; 6B       ; 89           ; 39           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_hps_dq[35]   ; V28   ; 6B       ; 89           ; 38           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_hps_dq[36]   ; T25   ; 6B       ; 89           ; 37           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_hps_dq[37]   ; U25   ; 6B       ; 89           ; 37           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_hps_dq[38]   ; V27   ; 6B       ; 89           ; 37           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_hps_dq[39]   ; Y29   ; 6B       ; 89           ; 36           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_hps_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_hps_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_hps_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_hps_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_hps_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_hps_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_hps_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_hps_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_hps_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_hps_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_hps_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_hps_dqs_n[4] ; T23   ; 6B       ; 89           ; 38           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_hps_dqs_p[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; ddr3_hps_dqs_p[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; ddr3_hps_dqs_p[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; ddr3_hps_dqs_p[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; ddr3_hps_dqs_p[4] ; T24   ; 6B       ; 89           ; 38           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; enet_hps_intn     ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; enet_hps_mdio     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; gpio09            ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; i2c_scl_hps       ; D22   ; 7A       ; 74           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; i2c_sda_hps       ; C23   ; 7A       ; 76           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; qspi_io[0]        ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; qspi_io[1]        ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; qspi_io[2]        ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; qspi_io[3]        ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; sd_cmd            ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; sd_dat[0]         ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; sd_dat[1]         ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; sd_dat[2]         ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; sd_dat[3]         ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; usb_data[0]       ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; usb_data[1]       ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; usb_data[2]       ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; usb_data[3]       ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; usb_data[4]       ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; usb_data[5]       ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; usb_data[6]       ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; usb_data[7]       ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; user_led_hps[0]   ; E17   ; 7C       ; 55           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; user_led_hps[1]   ; E18   ; 7C       ; 57           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; user_led_hps[2]   ; G17   ; 7C       ; 57           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; user_led_hps[3]   ; C18   ; 7C       ; 57           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 4 / 32 ( 13 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 6 / 48 ( 13 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 1 / 80 ( 1 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 34 / 44 ( 77 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 19 / 19 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 10 / 12 ( 83 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 49 / 80 ( 61 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; LCD_B[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; LCD_B[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; LCD_R[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 471        ; 8A             ; LCD_R[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; LCD_R[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; usb_nxt                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; usb_data[4]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; sd_clk                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; qspi_ss0                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; qspi_io[2]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; enet_hps_tx_en                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; enet_hps_rxd[0]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; spi_sck                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A24      ; 391        ; 7A             ; trace_data[4]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; trace_data[2]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; user_pb_fpga[0]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; user_pb_fpga[1]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; clk_50m_fpga                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; CAMERA_SCLK                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; user_dipsw_fpga[2]              ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; CAMERA_PIXCLK                   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; CAMERA_SDATA                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; user_dipsw_fpga[0]              ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; user_dipsw_fpga[3]              ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; user_dipsw_fpga[1]              ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; CAMERA_XCLKIN                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; LCD_RSTB                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; LCD_UPDN                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; LCD_SHLR                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; LCD_G[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B6       ; 510        ; 8A             ; LCD_G[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; LCD_R[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; LCD_VSD                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; LCD_R[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; gpio09                          ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; sd_dat[3]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; enet_hps_rxd[2]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; enet_hps_rxd[1]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; enet_hps_mdc                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; can_0_rx                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; spi_miso                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; trace_data[0]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; trace_clk_mic                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; ddr3_hps_a[12]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; LCD_B[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 497        ; 8A             ; CAMERA_TRIGGER                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; LCD_R[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 485        ; 8A             ; LCD_R[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 483        ; 8A             ; LCD_R[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; LCD_HSD                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; usb_data[5]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; usb_stp                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; sd_dat[1]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; user_led_hps[3]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 427        ; 7B             ; enet_hps_intn                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; qspi_io[0]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; spi_mosi                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C23      ; 401        ; 7A             ; i2c_sda_hps                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; trace_data[6]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; trace_data[1]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; ddr3_hps_wen                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; ddr3_hps_a[13]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; ddr3_hps_a[11]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; LCD_B[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; CAMERA_LVAL                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; LCD_G[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D10      ; 472        ; 8A             ; LCD_G[2]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D11      ; 470        ; 8A             ; LCD_G[3]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; LCD_G[0]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; usb_data[3]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; usb_data[6]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; usb_data[2]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; sd_dat[2]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; qspi_clk                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; enet_hps_rxd[3]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; i2c_scl_hps                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; uart_tx                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; ddr3_hps_rzq                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; ddr3_hps_a[10]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; ddr3_hps_rasn                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; CAMERA_RESET_n                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; LCD_DCLK                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; CAMERA_FVAL                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8A             ; LCD_G[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; LCD_B[4]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; LCD_G[1]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; usb_dir                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; usb_data[0]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; user_led_hps[0]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E18      ; 437        ; 7C             ; user_led_hps[1]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E19      ; 424        ; 7B             ; qspi_io[3]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; enet_hps_mdio                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; trace_data[7]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; uart_rx                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; ddr3_hps_casn                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; ddr3_hps_a[7]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; ddr3_hps_ba[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; LCD_B[6]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F9       ; 534        ; 8A             ; LCD_B[7]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; LCD_B[5]                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; LCD_DIM                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; sd_cmd                          ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; enet_hps_txd[3]                 ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; enet_hps_txd[0]                 ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; enet_hps_txd[2]                 ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; ddr3_hps_a[0]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; ddr3_hps_a[2]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; ddr3_hps_a[6]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; ddr3_hps_a[3]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; LCD_MODE                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; LCD_POWER_CTL                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; CAMERA_D[9]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; CAMERA_D[8]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; CAMERA_D[1]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; usb_data[1]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; user_led_hps[2]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G18      ; 432        ; 7C             ; sd_dat[0]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; enet_hps_rx_clk                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; trace_data[5]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; can_0_tx                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; ddr3_hps_a[9]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; ddr3_hps_dq[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; ddr3_hps_a[1]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; CAMERA_D[11]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; CAMERA_D[0]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; qspi_io[1]                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; enet_hps_gtx_clk                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; spi_csn                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; trace_data[3]                   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; ddr3_hps_csn                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; ddr3_hps_a[14]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; ddr3_hps_a[8]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; ddr3_hps_odt                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; ddr3_hps_dq[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ; 3          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; CAMERA_D[10]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; CAMERA_D[5]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; CAMERA_D[4]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; CAMERA_D[3]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; enet_hps_txd[1]                 ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; ddr3_hps_ba[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; ddr3_hps_ba[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; ddr3_hps_a[4]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; ddr3_hps_a[5]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; ddr3_hps_dq[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; ddr3_hps_dq[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; CAMERA_D[6]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; CAMERA_D[7]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; CAMERA_D[2]                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; enet_hps_rx_dv                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; ddr3_hps_dq[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; ddr3_hps_dq[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; ddr3_hps_dq[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; ddr3_hps_dq[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; ddr3_hps_dm[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; ddr3_hps_dq[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; ddr3_hps_clk_n                  ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; ddr3_hps_dq[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; ddr3_hps_dq[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; ddr3_hps_dq[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; ddr3_hps_dq[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; ddr3_hps_cke                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; usb_data[7]                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; ddr3_hps_dqs_n[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; ddr3_hps_clk_p                  ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; ddr3_hps_dq[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; ddr3_hps_dq[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; ddr3_hps_dm[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; ddr3_hps_dq[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ; 11         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; usb_clk                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; ddr3_hps_dqs_p[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; ddr3_hps_dqs_n[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; ddr3_hps_dqs_p[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; ddr3_hps_dq[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; ddr3_hps_dq[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; ddr3_hps_dq[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; ddr3_hps_dq[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; ddr3_hps_dq[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; ddr3_hps_dq[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; ddr3_hps_dq[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; ddr3_hps_resetn                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ; 19         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; ddr3_hps_dqs_n[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; ddr3_hps_dqs_p[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; ddr3_hps_dqs_n[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; ddr3_hps_dqs_p[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; ddr3_hps_dq[33]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; ddr3_hps_dq[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; ddr3_hps_dq[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; ddr3_hps_dm[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; ddr3_hps_dq[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; ddr3_hps_dqs_n[4]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T24      ; 268        ; 6B             ; ddr3_hps_dqs_p[4]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ; 266        ; 6B             ; ddr3_hps_dq[36]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T26      ; 304        ; 6B             ; ddr3_hps_dq[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; ddr3_hps_dq[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; ddr3_hps_dq[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; ddr3_hps_dq[37]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U26      ; 306        ; 6B             ; ddr3_hps_dq[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; ddr3_hps_dq[34]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; ddr3_hps_dq[38]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V28      ; 271        ; 6B             ; ddr3_hps_dq[35]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; ddr3_hps_dq[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ; 27         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; ddr3_hps_dq[32]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W27      ; 261        ; 6B             ; ddr3_hps_dm[4]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; ddr3_hps_dq[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; ddr3_hps_dm[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; ddr3_hps_dq[39]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                           ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                                ; Integer PLL               ;
;     -- PLL Location                                                                                                            ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                 ; none                      ;
;     -- PLL Bandwidth                                                                                                           ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                 ; 800000 to 400000 Hz       ;
;     -- Reference Clock Frequency                                                                                               ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                              ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                       ; 825.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                      ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                       ; 36.363637 MHz             ;
;     -- PLL Freq Max Lock                                                                                                       ; 96.969696 MHz             ;
;     -- PLL Enable                                                                                                              ; On                        ;
;     -- PLL Fractional Division                                                                                                 ; N/A                       ;
;     -- M Counter                                                                                                               ; 33                        ;
;     -- N Counter                                                                                                               ; 2                         ;
;     -- PLL Refclk Select                                                                                                       ;                           ;
;             -- PLL Refclk Select Location                                                                                      ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                              ; clk_3                     ;
;             -- PLL Reference Clock Input 1 source                                                                              ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                 ; N/A                       ;
;             -- CORECLKIN source                                                                                                ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                              ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                               ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                ; N/A                       ;
;             -- CLKIN(0) source                                                                                                 ; N/A                       ;
;             -- CLKIN(1) source                                                                                                 ; N/A                       ;
;             -- CLKIN(2) source                                                                                                 ; N/A                       ;
;             -- CLKIN(3) source                                                                                                 ; clk_50m_fpga~input        ;
;     -- PLL Output Counter                                                                                                      ;                           ;
;         -- Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                          ; 25.0 MHz                  ;
;             -- Output Clock Location                                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                          ; On                        ;
;             -- Duty Cycle                                                                                                      ; 50.0000                   ;
;             -- Phase Shift                                                                                                     ; 0.000000 degrees          ;
;             -- C Counter                                                                                                       ; 33                        ;
;             -- C Counter PH Mux PRST                                                                                           ; 0                         ;
;             -- C Counter PRST                                                                                                  ; 1                         ;
;         -- Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                          ; 33.0 MHz                  ;
;             -- Output Clock Location                                                                                           ; PLLOUTPUTCOUNTER_X0_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                          ; On                        ;
;             -- Duty Cycle                                                                                                      ; 50.0000                   ;
;             -- Phase Shift                                                                                                     ; 0.000000 degrees          ;
;             -- C Counter                                                                                                       ; 25                        ;
;             -- C Counter PH Mux PRST                                                                                           ; 0                         ;
;             -- C Counter PRST                                                                                                  ; 1                         ;
;         -- Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                          ; 75.0 MHz                  ;
;             -- Output Clock Location                                                                                           ; PLLOUTPUTCOUNTER_X0_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                          ; On                        ;
;             -- Duty Cycle                                                                                                      ; 50.0000                   ;
;             -- Phase Shift                                                                                                     ; 0.000000 degrees          ;
;             -- C Counter                                                                                                       ; 11                        ;
;             -- C Counter PH Mux PRST                                                                                           ; 0                         ;
;             -- C Counter PRST                                                                                                  ; 1                         ;
;                                                                                                                                ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                       ; Library Name ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |Kvazaar_IP_acc_Camera                                                                           ; 16470.4 (0.5)        ; 19125.5 (0.5)                    ; 2817.0 (0.0)                                      ; 162.0 (0.0)                      ; 0.0 (0.0)            ; 26923 (1)           ; 21195 (0)                 ; 270 (270)     ; 1894864           ; 301   ; 68         ; 206  ; 0            ; |Kvazaar_IP_acc_Camera                                                                                                                                                                                                                                                                                                                                                                               ; Kvazaar_IP_acc_Camera                             ; work         ;
;    |CCD_Capture:CCD_Capture|                                                                     ; 42.3 (42.3)          ; 50.5 (50.5)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|CCD_Capture:CCD_Capture                                                                                                                                                                                                                                                                                                                                                       ; CCD_Capture                                       ; work         ;
;    |CCD_Configer:CCD_Configer|                                                                   ; 124.4 (124.4)        ; 159.3 (159.3)                    ; 34.9 (34.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (217)           ; 259 (259)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|CCD_Configer:CCD_Configer                                                                                                                                                                                                                                                                                                                                                     ; CCD_Configer                                      ; work         ;
;    |CCD_Configer_I2C:CCD_Configer_I2C|                                                           ; 116.4 (80.4)         ; 123.7 (82.5)                     ; 7.2 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 179 (124)           ; 92 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|CCD_Configer_I2C:CCD_Configer_I2C                                                                                                                                                                                                                                                                                                                                             ; CCD_Configer_I2C                                  ; work         ;
;       |I2C_Controller:u0|                                                                        ; 36.0 (36.0)          ; 41.2 (41.2)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                           ; I2C_Controller                                    ; work         ;
;    |Clock_Reset:Clock_Reset|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Clock_Reset:Clock_Reset                                                                                                                                                                                                                                                                                                                                                       ; Clock_Reset                                       ; work         ;
;       |alterapll_module:alterapll2_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst                                                                                                                                                                                                                                                                                                                      ; alterapll_module                                  ; work         ;
;          |altera_pll:altera_pll_i|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                              ; altera_pll                                        ; work         ;
;    |IP_SAD_Accelerator:IP_SAD_Accelerator|                                                       ; 9918.1 (0.5)         ; 10939.4 (0.5)                    ; 1133.3 (0.0)                                      ; 112.0 (0.0)                      ; 0.0 (0.0)            ; 16667 (1)           ; 10992 (0)                 ; 0 (0)         ; 221184            ; 87    ; 68         ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator                                                                                                                                                                                                                                                                                                                                         ; IP_SAD_Accelerator                                ; work         ;
;       |main_ip_config:ip_config|                                                                 ; 36.3 (36.3)          ; 44.7 (44.7)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config                                                                                                                                                                                                                                                                                                                ; main_ip_config                                    ; work         ;
;       |main_ip_ctrl:ip_control|                                                                  ; 505.1 (485.1)        ; 540.8 (520.8)                    ; 41.2 (41.2)                                       ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 738 (698)           ; 527 (527)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control                                                                                                                                                                                                                                                                                                                 ; main_ip_ctrl                                      ; work         ;
;          |modgen_adderblock_3a_0a:main_ip_ctrl_core_inst_modgen_adderblock|                      ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|modgen_adderblock_3a_0a:main_ip_ctrl_core_inst_modgen_adderblock                                                                                                                                                                                                                                                ; modgen_adderblock_3a_0a                           ; work         ;
;          |modgen_adderblock_3a_1a:main_ip_ctrl_core_inst_modgen_adderblock_dup_0a|               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|modgen_adderblock_3a_1a:main_ip_ctrl_core_inst_modgen_adderblock_dup_0a                                                                                                                                                                                                                                         ; modgen_adderblock_3a_1a                           ; work         ;
;          |modgen_adderblock_3a_2a:main_ip_ctrl_core_inst_modgen_adderblock_dup_1a|               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|modgen_adderblock_3a_2a:main_ip_ctrl_core_inst_modgen_adderblock_dup_1a                                                                                                                                                                                                                                         ; modgen_adderblock_3a_2a                           ; work         ;
;          |modgen_adderblock_3a_3a:main_ip_ctrl_core_inst_modgen_adderblock_dup_2a|               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|modgen_adderblock_3a_3a:main_ip_ctrl_core_inst_modgen_adderblock_dup_2a                                                                                                                                                                                                                                         ; modgen_adderblock_3a_3a                           ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang12|                                                         ; 241.7 (193.8)        ; 254.5 (204.3)                    ; 12.8 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 242 (138)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.1 (8.1)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.9 (7.9)            ; 8.5 (8.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.8 (7.8)            ; 9.2 (9.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.0 (8.0)            ; 8.6 (8.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang13|                                                         ; 240.7 (193.5)        ; 263.5 (207.7)                    ; 22.8 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 242 (140)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 8.2 (8.2)            ; 9.3 (9.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 7.7 (7.7)            ; 9.7 (9.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.8 (7.8)            ; 9.3 (9.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.7 (7.7)            ; 9.6 (9.6)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 7.8 (7.8)            ; 9.5 (9.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang14|                                                         ; 242.0 (194.4)        ; 263.5 (208.5)                    ; 21.5 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 243 (140)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.1 (8.1)            ; 8.8 (8.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.7 (7.7)            ; 9.0 (9.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.2 (8.2)            ; 9.2 (9.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.7 (7.7)            ; 10.1 (10.1)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 7.5 (7.5)            ; 9.3 (9.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang15|                                                         ; 241.3 (193.1)        ; 265.7 (210.2)                    ; 24.3 (17.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 242 (139)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 8.2 (8.2)            ; 9.3 (9.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 8.0 (8.0)            ; 9.7 (9.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.0 (8.0)            ; 9.1 (9.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 8.1 (8.1)            ; 9.6 (9.6)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 7.9 (7.9)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang16|                                                         ; 240.7 (193.5)        ; 262.1 (207.7)                    ; 21.4 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 244 (142)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.9 (7.9)            ; 9.0 (9.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 7.8 (7.8)            ; 9.5 (9.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.9 (7.9)            ; 8.8 (8.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.0 (8.0)            ; 9.8 (9.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 7.7 (7.7)            ; 8.6 (8.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang17|                                                         ; 241.7 (193.6)        ; 257.4 (202.4)                    ; 15.8 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 240 (138)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.9 (7.9)            ; 8.9 (8.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.0 (8.0)            ; 9.2 (9.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 8.1 (8.1)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.2 (8.2)            ; 9.1 (9.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.9 (7.9)            ; 9.7 (9.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.0 (8.0)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang18|                                                         ; 241.2 (193.4)        ; 262.2 (207.6)                    ; 21.1 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 240 (137)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 8.2 (8.2)            ; 8.9 (8.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 7.8 (7.8)            ; 8.6 (8.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 8.1 (8.1)            ; 9.2 (9.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 7.7 (7.7)            ; 9.7 (9.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 8.1 (8.1)            ; 9.0 (9.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.0 (8.0)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang19|                                                         ; 236.0 (188.1)        ; 258.3 (210.6)                    ; 22.3 (22.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 239 (135)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.7 (7.7)            ; 7.8 (7.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.1 (8.1)            ; 8.2 (8.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.1 (8.1)            ; 9.1 (9.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang20|                                                         ; 241.3 (193.8)        ; 255.9 (204.1)                    ; 14.6 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 248 (144)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 8.1 (8.1)            ; 8.5 (8.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 7.8 (7.8)            ; 8.4 (8.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 8.0 (8.0)            ; 8.2 (8.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 7.9 (7.9)            ; 8.2 (8.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.9 (7.9)            ; 9.0 (9.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 7.9 (7.9)            ; 9.5 (9.5)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang21|                                                         ; 236.2 (189.1)        ; 263.3 (211.7)                    ; 27.2 (22.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 253 (149)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 7.8 (7.8)            ; 8.1 (8.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 8.1 (8.1)            ; 9.3 (9.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 7.8 (7.8)            ; 8.8 (8.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.7 (7.7)            ; 9.0 (9.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 7.6 (7.6)            ; 8.7 (8.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang22|                                                         ; 239.2 (191.8)        ; 268.2 (211.8)                    ; 29.1 (20.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 244 (139)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 8.0 (8.0)            ; 9.2 (9.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.0 (8.0)            ; 9.7 (9.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 8.0 (8.0)            ; 8.9 (8.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 7.9 (7.9)            ; 8.8 (8.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.8 (7.8)            ; 10.3 (10.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 7.8 (7.8)            ; 9.5 (9.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang23|                                                         ; 239.2 (190.5)        ; 262.4 (210.0)                    ; 23.8 (19.6)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 242 (137)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.9 (7.9)            ; 7.9 (7.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 8.1 (8.1)            ; 8.7 (8.7)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.3 (8.3)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 8.1 (8.1)            ; 10.0 (10.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.1 (8.1)            ; 8.7 (8.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang24|                                                         ; 243.2 (193.9)        ; 266.5 (211.8)                    ; 24.8 (17.9)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 240 (137)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.9 (7.9)            ; 8.9 (8.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.0 (8.0)            ; 8.8 (8.8)                        ; 0.9 (0.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.9 (7.9)            ; 8.4 (8.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.0 (8.0)            ; 8.9 (8.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 8.6 (8.6)            ; 10.2 (10.2)                      ; 2.2 (2.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.9 (8.9)            ; 9.5 (9.5)                        ; 1.3 (1.3)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang25|                                                         ; 241.3 (193.1)        ; 259.3 (207.0)                    ; 18.0 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 239 (137)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.9 (7.9)            ; 8.1 (8.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.2 (8.2)            ; 8.6 (8.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.8 (7.8)            ; 8.4 (8.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.2 (8.2)            ; 9.0 (9.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 7.9 (7.9)            ; 9.4 (9.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.3 (8.3)            ; 8.8 (8.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_neg:ip_get_ang26|                                                         ; 242.3 (193.9)        ; 249.5 (200.7)                    ; 7.2 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 394 (328)           ; 247 (142)                 ; 0 (0)         ; 3072              ; 3     ; 2          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_neg                               ; work         ;
;          |ram_dq_8b_0b:mem|                                                                      ; 7.9 (7.9)            ; 7.9 (7.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_0b:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8b_0b                                      ; work         ;
;          |ram_dq_8b_1b:mem_0b|                                                                   ; 8.1 (8.1)            ; 8.3 (8.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_1b:mem_0b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_1b                                      ; work         ;
;          |ram_dq_8b_2b:mem_1b|                                                                   ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_2b:mem_1b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_2b                                      ; work         ;
;          |ram_dq_8b_3b:mem_2b|                                                                   ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_3b:mem_2b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_3b                                      ; work         ;
;          |ram_dq_8b_4b:mem_3b|                                                                   ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_4b:mem_3b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_4b                                      ; work         ;
;          |ram_dq_8b_5b:mem_4b|                                                                   ; 8.0 (8.0)            ; 8.6 (8.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_5b:mem_4b                                                                                                                                                                                                                                                                                    ; ram_dq_8b_5b                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang10|                                                         ; 240.8 (191.0)        ; 266.3 (216.2)                    ; 26.5 (25.3)                                       ; 1.0 (0.1)                        ; 0.0 (0.0)            ; 420 (328)           ; 265 (189)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10                                                                                                                                                                                                                                                                                                        ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 9.7 (9.7)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                    ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 15.7 (15.7)          ; 15.2 (15.2)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                    ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 11.8 (11.8)          ; 15.8 (15.8)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                    ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang3|                                                          ; 239.5 (188.5)        ; 258.5 (208.0)                    ; 19.0 (19.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 420 (328)           ; 271 (194)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3                                                                                                                                                                                                                                                                                                         ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                        ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 12 (12)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 13.8 (13.8)          ; 16.5 (16.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang4|                                                          ; 239.3 (189.1)        ; 256.0 (207.2)                    ; 16.7 (18.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 420 (328)           ; 272 (196)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4                                                                                                                                                                                                                                                                                                         ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 9.4 (9.4)            ; 9.4 (9.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                        ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 14.1 (14.1)          ; 14.1 (14.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 13.5 (13.5)          ; 15.8 (15.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang5|                                                          ; 242.5 (189.9)        ; 262.0 (214.6)                    ; 22.5 (25.2)                                       ; 3.0 (0.6)                        ; 0.0 (0.0)            ; 420 (328)           ; 269 (193)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5                                                                                                                                                                                                                                                                                                         ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 9.9 (9.9)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                        ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 14.6 (14.6)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 14.1 (14.1)          ; 14.8 (14.8)                      ; 1.5 (1.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang6|                                                          ; 240.0 (189.9)        ; 267.0 (219.1)                    ; 27.5 (29.2)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 420 (328)           ; 267 (191)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6                                                                                                                                                                                                                                                                                                         ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                        ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 15.2 (15.2)          ; 15.2 (15.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 13.5 (13.5)          ; 14.3 (14.3)                      ; 1.3 (1.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang7|                                                          ; 240.0 (191.0)        ; 260.7 (212.1)                    ; 21.2 (21.2)                                       ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 420 (328)           ; 268 (192)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7                                                                                                                                                                                                                                                                                                         ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 9.5 (9.5)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                        ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 14.6 (14.6)          ; 14.4 (14.4)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 12.0 (12.0)          ; 15.3 (15.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang8|                                                          ; 240.0 (188.8)        ; 258.5 (210.2)                    ; 18.5 (21.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 420 (328)           ; 273 (197)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8                                                                                                                                                                                                                                                                                                         ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                        ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 14.9 (14.9)          ; 14.9 (14.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 14.2 (14.2)          ; 14.5 (14.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_pos:ip_get_ang9|                                                          ; 239.0 (190.7)        ; 263.5 (214.9)                    ; 24.5 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 420 (328)           ; 272 (196)                 ; 0 (0)         ; 4096              ; 2     ; 4          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9                                                                                                                                                                                                                                                                                                         ; main_ip_get_ang_pos                               ; work         ;
;          |ram_dq_8c_0c:mem|                                                                      ; 9.8 (9.8)            ; 10.1 (10.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_0c:mem                                                                                                                                                                                                                                                                                        ; ram_dq_8c_0c                                      ; work         ;
;          |ram_dq_8c_1c:mem_0c|                                                                   ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_1c:mem_0c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_1c                                      ; work         ;
;          |ram_dq_8c_2c:mem_1c|                                                                   ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_2c:mem_1c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_2c                                      ; work         ;
;          |ram_dq_8c_3c:mem_2c|                                                                   ; 11.2 (11.2)          ; 13.8 (13.8)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_3c:mem_2c                                                                                                                                                                                                                                                                                     ; ram_dq_8c_3c                                      ; work         ;
;       |main_ip_get_ang_zero:ip_get_ang11|                                                        ; 115.0 (97.8)         ; 125.0 (107.4)                    ; 10.0 (9.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 199 (166)           ; 152 (125)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11                                                                                                                                                                                                                                                                                                       ; main_ip_get_ang_zero                              ; work         ;
;          |ram_dq_8d_0d:mem|                                                                      ; 11.0 (11.0)          ; 11.1 (11.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 18 (18)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_0d:mem                                                                                                                                                                                                                                                                                      ; ram_dq_8d_0d                                      ; work         ;
;          |ram_dq_8d_1d:mem_0d|                                                                   ; 6.2 (6.2)            ; 6.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d                                                                                                                                                                                                                                                                                   ; ram_dq_8d_1d                                      ; work         ;
;       |main_ip_get_ang_zero:ip_get_ang27|                                                        ; 115.9 (98.4)         ; 122.0 (104.8)                    ; 6.7 (6.6)                                         ; 0.6 (0.2)                        ; 0.0 (0.0)            ; 199 (166)           ; 157 (130)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27                                                                                                                                                                                                                                                                                                       ; main_ip_get_ang_zero                              ; work         ;
;          |ram_dq_8d_0d:mem|                                                                      ; 11.2 (11.2)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 22 (22)             ; 18 (18)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|ram_dq_8d_0d:mem                                                                                                                                                                                                                                                                                      ; ram_dq_8d_0d                                      ; work         ;
;          |ram_dq_8d_1d:mem_0d|                                                                   ; 6.4 (6.4)            ; 6.3 (6.3)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|ram_dq_8d_1d:mem_0d                                                                                                                                                                                                                                                                                   ; ram_dq_8d_1d                                      ; work         ;
;       |main_ip_get_dc:ip_get_dc|                                                                 ; 302.6 (252.1)        ; 318.3 (261.9)                    ; 19.7 (12.9)                                       ; 3.9 (3.1)                        ; 0.0 (0.0)            ; 495 (418)           ; 271 (186)                 ; 0 (0)         ; 3072              ; 3     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc                                                                                                                                                                                                                                                                                                                ; main_ip_get_dc                                    ; work         ;
;          |modgen_adderblock_3e_0e:main_ip_get_dc_core_inst_modgen_adderblock|                    ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|modgen_adderblock_3e_0e:main_ip_get_dc_core_inst_modgen_adderblock                                                                                                                                                                                                                                             ; modgen_adderblock_3e_0e                           ; work         ;
;          |modgen_adderblock_3e_1e:main_ip_get_dc_core_inst_modgen_adderblock_dup_0e|             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|modgen_adderblock_3e_1e:main_ip_get_dc_core_inst_modgen_adderblock_dup_0e                                                                                                                                                                                                                                      ; modgen_adderblock_3e_1e                           ; work         ;
;          |ram_dq_8e_0e:mem|                                                                      ; 8.0 (8.0)            ; 10.0 (10.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem                                                                                                                                                                                                                                                                                               ; ram_dq_8e_0e                                      ; work         ;
;          |ram_dq_8e_1e:mem_0e|                                                                   ; 16.9 (16.9)          ; 19.3 (19.3)                      ; 3.1 (3.1)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 23 (23)             ; 34 (34)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_1e:mem_0e                                                                                                                                                                                                                                                                                            ; ram_dq_8e_1e                                      ; work         ;
;          |ram_dq_8e_2e:mem_1e|                                                                   ; 15.5 (15.5)          ; 17.5 (17.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 34 (34)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_2e:mem_1e                                                                                                                                                                                                                                                                                            ; ram_dq_8e_2e                                      ; work         ;
;       |main_ip_get_planar:ip_get_planar|                                                         ; 236.5 (220.0)        ; 247.7 (230.0)                    ; 11.2 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 383 (351)           ; 277 (249)                 ; 0 (0)         ; 1024              ; 2     ; 3          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar                                                                                                                                                                                                                                                                                                        ; main_ip_get_planar                                ; work         ;
;          |ram_dq_8f_0f:mem|                                                                      ; 10.5 (10.5)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ram_dq_8f_0f:mem                                                                                                                                                                                                                                                                                       ; ram_dq_8f_0f                                      ; work         ;
;          |ram_dq_8f_1f:mem_0f|                                                                   ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ram_dq_8f_1f:mem_0f                                                                                                                                                                                                                                                                                    ; ram_dq_8f_1f                                      ; work         ;
;       |main_sad_parallel:sad_parallel|                                                           ; 3077.3 (2927.8)      ; 3535.5 (3354.7)                  ; 553.3 (521.9)                                     ; 95.0 (95.0)                      ; 0.0 (0.0)            ; 5324 (4730)         ; 3729 (3729)               ; 0 (0)         ; 134144            ; 17    ; 3          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel                                                                                                                                                                                                                                                                                                          ; main_sad_parallel                                 ; work         ;
;          |modgen_adderblock_3g_0g:main_sad_parallel_core_inst_modgen_adderblock|                 ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_0g:main_sad_parallel_core_inst_modgen_adderblock                                                                                                                                                                                                                                    ; modgen_adderblock_3g_0g                           ; work         ;
;          |modgen_adderblock_3g_1g0:main_sad_parallel_core_inst_modgen_adderblock_dup_9g|         ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g0:main_sad_parallel_core_inst_modgen_adderblock_dup_9g                                                                                                                                                                                                                            ; modgen_adderblock_3g_1g0                          ; work         ;
;          |modgen_adderblock_3g_1g1:main_sad_parallel_core_inst_modgen_adderblock_dup_1g0|        ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g1:main_sad_parallel_core_inst_modgen_adderblock_dup_1g0                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g1                          ; work         ;
;          |modgen_adderblock_3g_1g2:main_sad_parallel_core_inst_modgen_adderblock_dup_1g1|        ; 4.5 (4.5)            ; 6.0 (6.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g2:main_sad_parallel_core_inst_modgen_adderblock_dup_1g1                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g2                          ; work         ;
;          |modgen_adderblock_3g_1g3:main_sad_parallel_core_inst_modgen_adderblock_dup_1g2|        ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g3:main_sad_parallel_core_inst_modgen_adderblock_dup_1g2                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g3                          ; work         ;
;          |modgen_adderblock_3g_1g4:main_sad_parallel_core_inst_modgen_adderblock_dup_1g3|        ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g4:main_sad_parallel_core_inst_modgen_adderblock_dup_1g3                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g4                          ; work         ;
;          |modgen_adderblock_3g_1g5:main_sad_parallel_core_inst_modgen_adderblock_dup_1g4|        ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g5:main_sad_parallel_core_inst_modgen_adderblock_dup_1g4                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g5                          ; work         ;
;          |modgen_adderblock_3g_1g6:main_sad_parallel_core_inst_modgen_adderblock_dup_1g5|        ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g6:main_sad_parallel_core_inst_modgen_adderblock_dup_1g5                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g6                          ; work         ;
;          |modgen_adderblock_3g_1g7:main_sad_parallel_core_inst_modgen_adderblock_dup_1g6|        ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g7:main_sad_parallel_core_inst_modgen_adderblock_dup_1g6                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g7                          ; work         ;
;          |modgen_adderblock_3g_1g8:main_sad_parallel_core_inst_modgen_adderblock_dup_1g7|        ; 4.7 (4.7)            ; 5.2 (5.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g8:main_sad_parallel_core_inst_modgen_adderblock_dup_1g7                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g8                          ; work         ;
;          |modgen_adderblock_3g_1g9:main_sad_parallel_core_inst_modgen_adderblock_dup_1g8|        ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g9:main_sad_parallel_core_inst_modgen_adderblock_dup_1g8                                                                                                                                                                                                                           ; modgen_adderblock_3g_1g9                          ; work         ;
;          |modgen_adderblock_3g_1g:main_sad_parallel_core_inst_modgen_adderblock_dup_0g|          ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_1g:main_sad_parallel_core_inst_modgen_adderblock_dup_0g                                                                                                                                                                                                                             ; modgen_adderblock_3g_1g                           ; work         ;
;          |modgen_adderblock_3g_2g0:main_sad_parallel_core_inst_modgen_adderblock_dup_1g9|        ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g0:main_sad_parallel_core_inst_modgen_adderblock_dup_1g9                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g0                          ; work         ;
;          |modgen_adderblock_3g_2g1:main_sad_parallel_core_inst_modgen_adderblock_dup_2g0|        ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g1:main_sad_parallel_core_inst_modgen_adderblock_dup_2g0                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g1                          ; work         ;
;          |modgen_adderblock_3g_2g2:main_sad_parallel_core_inst_modgen_adderblock_dup_2g1|        ; 4.7 (4.7)            ; 5.8 (5.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g2:main_sad_parallel_core_inst_modgen_adderblock_dup_2g1                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g2                          ; work         ;
;          |modgen_adderblock_3g_2g3:main_sad_parallel_core_inst_modgen_adderblock_dup_2g2|        ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g3:main_sad_parallel_core_inst_modgen_adderblock_dup_2g2                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g3                          ; work         ;
;          |modgen_adderblock_3g_2g4:main_sad_parallel_core_inst_modgen_adderblock_dup_2g3|        ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g4:main_sad_parallel_core_inst_modgen_adderblock_dup_2g3                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g4                          ; work         ;
;          |modgen_adderblock_3g_2g5:main_sad_parallel_core_inst_modgen_adderblock_dup_2g4|        ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g5:main_sad_parallel_core_inst_modgen_adderblock_dup_2g4                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g5                          ; work         ;
;          |modgen_adderblock_3g_2g6:main_sad_parallel_core_inst_modgen_adderblock_dup_2g5|        ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g6:main_sad_parallel_core_inst_modgen_adderblock_dup_2g5                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g6                          ; work         ;
;          |modgen_adderblock_3g_2g7:main_sad_parallel_core_inst_modgen_adderblock_dup_2g6|        ; 4.5 (4.5)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g7:main_sad_parallel_core_inst_modgen_adderblock_dup_2g6                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g7                          ; work         ;
;          |modgen_adderblock_3g_2g8:main_sad_parallel_core_inst_modgen_adderblock_dup_2g7|        ; 4.5 (4.5)            ; 6.2 (6.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g8:main_sad_parallel_core_inst_modgen_adderblock_dup_2g7                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g8                          ; work         ;
;          |modgen_adderblock_3g_2g9:main_sad_parallel_core_inst_modgen_adderblock_dup_2g8|        ; 4.7 (4.7)            ; 5.7 (5.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g9:main_sad_parallel_core_inst_modgen_adderblock_dup_2g8                                                                                                                                                                                                                           ; modgen_adderblock_3g_2g9                          ; work         ;
;          |modgen_adderblock_3g_2g:main_sad_parallel_core_inst_modgen_adderblock_dup_1g|          ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_2g:main_sad_parallel_core_inst_modgen_adderblock_dup_1g                                                                                                                                                                                                                             ; modgen_adderblock_3g_2g                           ; work         ;
;          |modgen_adderblock_3g_3g0:main_sad_parallel_core_inst_modgen_adderblock_dup_2g9|        ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_3g0:main_sad_parallel_core_inst_modgen_adderblock_dup_2g9                                                                                                                                                                                                                           ; modgen_adderblock_3g_3g0                          ; work         ;
;          |modgen_adderblock_3g_3g1:main_sad_parallel_core_inst_modgen_adderblock_dup_3g0|        ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_3g1:main_sad_parallel_core_inst_modgen_adderblock_dup_3g0                                                                                                                                                                                                                           ; modgen_adderblock_3g_3g1                          ; work         ;
;          |modgen_adderblock_3g_3g2:main_sad_parallel_core_inst_modgen_adderblock_dup_3g1|        ; 4.5 (4.5)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_3g2:main_sad_parallel_core_inst_modgen_adderblock_dup_3g1                                                                                                                                                                                                                           ; modgen_adderblock_3g_3g2                          ; work         ;
;          |modgen_adderblock_3g_3g:main_sad_parallel_core_inst_modgen_adderblock_dup_2g|          ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_3g:main_sad_parallel_core_inst_modgen_adderblock_dup_2g                                                                                                                                                                                                                             ; modgen_adderblock_3g_3g                           ; work         ;
;          |modgen_adderblock_3g_4g:main_sad_parallel_core_inst_modgen_adderblock_dup_3g|          ; 4.5 (4.5)            ; 5.8 (5.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_4g:main_sad_parallel_core_inst_modgen_adderblock_dup_3g                                                                                                                                                                                                                             ; modgen_adderblock_3g_4g                           ; work         ;
;          |modgen_adderblock_3g_5g:main_sad_parallel_core_inst_modgen_adderblock_dup_4g|          ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_5g:main_sad_parallel_core_inst_modgen_adderblock_dup_4g                                                                                                                                                                                                                             ; modgen_adderblock_3g_5g                           ; work         ;
;          |modgen_adderblock_3g_6g:main_sad_parallel_core_inst_modgen_adderblock_dup_5g|          ; 4.5 (4.5)            ; 6.5 (6.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_6g:main_sad_parallel_core_inst_modgen_adderblock_dup_5g                                                                                                                                                                                                                             ; modgen_adderblock_3g_6g                           ; work         ;
;          |modgen_adderblock_3g_7g:main_sad_parallel_core_inst_modgen_adderblock_dup_6g|          ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_7g:main_sad_parallel_core_inst_modgen_adderblock_dup_6g                                                                                                                                                                                                                             ; modgen_adderblock_3g_7g                           ; work         ;
;          |modgen_adderblock_3g_8g:main_sad_parallel_core_inst_modgen_adderblock_dup_7g|          ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_8g:main_sad_parallel_core_inst_modgen_adderblock_dup_7g                                                                                                                                                                                                                             ; modgen_adderblock_3g_8g                           ; work         ;
;          |modgen_adderblock_3g_9g:main_sad_parallel_core_inst_modgen_adderblock_dup_8g|          ; 4.5 (4.5)            ; 5.2 (5.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|modgen_adderblock_3g_9g:main_sad_parallel_core_inst_modgen_adderblock_dup_8g                                                                                                                                                                                                                             ; modgen_adderblock_3g_9g                           ; work         ;
;          |ram_dq_3g2_0g:mem|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem                                                                                                                                                                                                                                                                                        ; ram_dq_3g2_0g                                     ; work         ;
;          |ram_dq_3g2_1g:mem_0g|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g                                                                                                                                                                                                                                                                                     ; ram_dq_3g2_1g                                     ; work         ;
;          |ram_dq_8g_0g:mem_1g|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g                                                                                                                                                                                                                                                                                      ; ram_dq_8g_0g                                      ; work         ;
;          |ram_dq_8g_1g:mem_2g|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g                                                                                                                                                                                                                                                                                      ; ram_dq_8g_1g                                      ; work         ;
;          |ram_dq_8g_2g:mem_3g|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g                                                                                                                                                                                                                                                                                      ; ram_dq_8g_2g                                      ; work         ;
;    |Kvazaar_QSYS:Kvazaar_QSYS|                                                                   ; 5814.7 (0.0)         ; 7339.0 (0.0)                     ; 1569.8 (0.0)                                      ; 45.5 (0.0)                       ; 0.0 (0.0)            ; 9035 (0)            ; 9231 (0)                  ; 0 (0)         ; 13312             ; 7     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS                                                                                                                                                                                                                                                                                                                                                     ; Kvazaar_QSYS                                      ; work         ;
;       |Kvazaar_QSYS_camera_control_oc:camera_control_oc|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_camera_control_oc:camera_control_oc                                                                                                                                                                                                                                                                                                    ; Kvazaar_QSYS_camera_control_oc                    ; Kvazaar_QSYS ;
;          |altsyncram:the_altsyncram|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_camera_control_oc:camera_control_oc|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;             |altsyncram_31a2:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_camera_control_oc:camera_control_oc|altsyncram:the_altsyncram|altsyncram_31a2:auto_generated                                                                                                                                                                                                                                           ; altsyncram_31a2                                   ; work         ;
;       |Kvazaar_QSYS_configure_camera:configure_camera|                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_configure_camera:configure_camera                                                                                                                                                                                                                                                                                                      ; Kvazaar_QSYS_configure_camera                     ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_hps_0:hps_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0                                                                                                                                                                                                                                                                                                                            ; Kvazaar_QSYS_hps_0                                ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                         ; Kvazaar_QSYS_hps_0_fpga_interfaces                ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_hps_0_hps_io:hps_io|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                           ; Kvazaar_QSYS_hps_0_hps_io                         ; Kvazaar_QSYS ;
;             |Kvazaar_QSYS_hps_0_hps_io_border:border|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border                                                                                                                                                                                                                                                   ; Kvazaar_QSYS_hps_0_hps_io_border                  ; Kvazaar_QSYS ;
;                |hps_sdram:hps_sdram_inst|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                          ; hps_sdram                                         ; Kvazaar_QSYS ;
;                   |altera_mem_if_dll_cyclonev:dll|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                           ; altera_mem_if_dll_cyclonev                        ; Kvazaar_QSYS ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                     ; altera_mem_if_hard_memory_controller_top_cyclonev ; Kvazaar_QSYS ;
;                   |altera_mem_if_oct_cyclonev:oct|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                           ; altera_mem_if_oct_cyclonev                        ; Kvazaar_QSYS ;
;                   |hps_sdram_p0:p0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                          ; hps_sdram_p0                                      ; Kvazaar_QSYS ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                     ; hps_sdram_p0_acv_hard_memphy                      ; Kvazaar_QSYS ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                              ; hps_sdram_p0_acv_hard_io_pads                     ; Kvazaar_QSYS ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                           ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; Kvazaar_QSYS ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                      ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated          ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                           ; hps_sdram_p0_acv_ldc                              ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                            ; hps_sdram_p0_acv_ldc                              ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator             ; hps_sdram_p0_clock_pair_generator                 ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                    ; hps_sdram_p0_generic_ddio                         ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                       ; hps_sdram_p0_generic_ddio                         ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                        ; hps_sdram_p0_generic_ddio                         ; Kvazaar_QSYS ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                    ; hps_sdram_p0_generic_ddio                         ; Kvazaar_QSYS ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; Kvazaar_QSYS ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Kvazaar_QSYS ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; Kvazaar_QSYS ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Kvazaar_QSYS ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; Kvazaar_QSYS ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Kvazaar_QSYS ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; Kvazaar_QSYS ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Kvazaar_QSYS ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs                                                                               ; hps_sdram_p0_altdqdqs                             ; Kvazaar_QSYS ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Kvazaar_QSYS ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                     ; hps_sdram_p0_acv_ldc                              ; Kvazaar_QSYS ;
;                   |hps_sdram_pll:pll|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                        ; hps_sdram_pll                                     ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_lambda_loaded:lambda_loaded|                                                 ; 3.3 (3.3)            ; 4.5 (4.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_lambda_loaded:lambda_loaded                                                                                                                                                                                                                                                                                                            ; Kvazaar_QSYS_lambda_loaded                        ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_lambda_loaded:lcu_loaded|                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_lambda_loaded:lcu_loaded                                                                                                                                                                                                                                                                                                               ; Kvazaar_QSYS_lambda_loaded                        ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_lambda_loaded:yuv_status|                                                    ; 3.2 (3.2)            ; 4.5 (4.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_lambda_loaded:yuv_status                                                                                                                                                                                                                                                                                                               ; Kvazaar_QSYS_lambda_loaded                        ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|                                         ; 95.8 (0.0)           ; 99.0 (0.0)                       ; 4.5 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 171 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                    ; Kvazaar_QSYS_mm_interconnect_1                    ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_001|                                    ; 24.0 (22.0)          ; 25.2 (22.2)                      ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (47)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|Kvazaar_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                 ; Kvazaar_QSYS_mm_interconnect_1_cmd_mux            ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|Kvazaar_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|Kvazaar_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_1_rsp_demux          ; Kvazaar_QSYS ;
;          |altera_merlin_axi_master_ni:axi_dma_orig_block_altera_axi_master_agent|                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:axi_dma_orig_block_altera_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; Kvazaar_QSYS ;
;          |altera_merlin_axi_master_ni:axi_dma_unfiltered2_altera_axi_master_agent|               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:axi_dma_unfiltered2_altera_axi_master_agent                                                                                                                                                                                                                            ; altera_merlin_axi_master_ni                       ; Kvazaar_QSYS ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|                                ; 70.3 (3.0)           ; 72.3 (3.7)                       ; 3.3 (0.7)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 117 (5)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent                                                                                                                                                                                                                                             ; altera_merlin_axi_slave_ni                        ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                ; 56.8 (56.8)          ; 58.2 (58.2)                      ; 2.7 (2.7)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 95 (95)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                           ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|                                         ; 3439.4 (0.0)         ; 3727.5 (0.0)                     ; 300.9 (0.0)                                       ; 12.8 (0.0)                       ; 0.0 (0.0)            ; 5727 (0)            ; 3543 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                                    ; Kvazaar_QSYS_mm_interconnect_3                    ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_demux:cmd_demux|                                    ; 32.4 (32.4)          ; 33.8 (33.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_demux:cmd_demux                                                                                                                                                                                                                                                 ; Kvazaar_QSYS_mm_interconnect_3_cmd_demux          ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_demux:cmd_demux_001|                                ; 25.5 (25.5)          ; 28.3 (28.3)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_demux          ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010|                                ; 15.7 (10.3)          ; 16.9 (11.9)                      ; 1.3 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (31)             ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 5.0 (4.7)            ; 5.0 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                  ; altera_merlin_arb_adder                           ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_011|                                ; 14.3 (10.9)          ; 15.1 (11.4)                      ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (31)             ; 5 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_011                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|                                ; 12.9 (10.3)          ; 15.2 (11.7)                      ; 2.4 (1.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 37 (31)             ; 5 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 2.7 (2.0)            ; 3.5 (2.5)                        ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                   ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                  ; altera_merlin_arb_adder                           ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|                                ; 15.1 (10.4)          ; 16.1 (11.1)                      ; 1.6 (1.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 37 (31)             ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 4.7 (3.7)            ; 5.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                  ; altera_merlin_arb_adder                           ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|                                ; 15.6 (11.1)          ; 17.4 (12.2)                      ; 1.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (31)             ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 4.5 (3.3)            ; 5.2 (3.7)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                   ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                  ; altera_merlin_arb_adder                           ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|                                ; 21.8 (18.9)          ; 23.4 (19.9)                      ; 1.8 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|                                ; 14.5 (10.7)          ; 15.2 (11.4)                      ; 1.3 (1.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 36 (31)             ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 3.8 (3.3)            ; 3.8 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                  ; altera_merlin_arb_adder                           ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|                                ; 13.5 (9.7)           ; 15.2 (10.3)                      ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (30)             ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 3.8 (2.7)            ; 4.8 (3.3)                        ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                   ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                  ; altera_merlin_arb_adder                           ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_018|                                ; 14.3 (11.0)          ; 16.3 (12.3)                      ; 1.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (31)             ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_018                                                                                                                                                                                                                                             ; Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010        ; Kvazaar_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                       ; 3.3 (3.0)            ; 4.0 (3.5)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Kvazaar_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                  ; altera_merlin_arb_adder                           ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_router:router|                                          ; 18.6 (18.6)          ; 25.2 (25.2)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_router:router                                                                                                                                                                                                                                                       ; Kvazaar_QSYS_mm_interconnect_3_router             ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_router_001:router_001|                                  ; 15.0 (15.0)          ; 16.0 (16.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_router_001:router_001                                                                                                                                                                                                                                               ; Kvazaar_QSYS_mm_interconnect_3_router_001         ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_010|                            ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_010                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_011|                            ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_011                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_012|                            ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_012                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_013|                            ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_013                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_014|                            ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_014                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_015|                            ; 1.7 (1.7)            ; 2.3 (2.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_015                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_016|                            ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_016                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_017|                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_017                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_018|                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010:rsp_demux_018                                                                                                                                                                                                                                         ; Kvazaar_QSYS_mm_interconnect_3_rsp_demux_010      ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_mux:rsp_mux|                                        ; 60.9 (60.9)          ; 64.2 (64.2)                      ; 5.3 (5.3)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 99 (99)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                                                                                                                                                     ; Kvazaar_QSYS_mm_interconnect_3_rsp_mux            ; Kvazaar_QSYS ;
;          |Kvazaar_QSYS_mm_interconnect_3_rsp_mux:rsp_mux_001|                                    ; 350.7 (350.7)        ; 381.0 (381.0)                    ; 34.6 (34.6)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 608 (608)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                 ; Kvazaar_QSYS_mm_interconnect_3_rsp_mux            ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|                           ; 23.5 (23.5)          ; 24.7 (24.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|                             ; 31.0 (31.0)          ; 32.4 (32.4)                      ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 41 (41)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:configure_camera_s1_agent_rdata_fifo|                            ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|                              ; 30.0 (30.0)          ; 31.6 (31.6)                      ; 1.9 (1.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 38 (38)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:lambda_loaded_s1_agent_rdata_fifo|                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:lambda_loaded_s1_agent_rsp_fifo|                                 ; 26.3 (26.3)          ; 32.5 (32.5)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:lcu_loaded_s1_agent_rdata_fifo|                                  ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|                                    ; 30.4 (30.4)          ; 33.0 (33.0)                      ; 2.7 (2.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 38 (38)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:result_ready_s1_agent_rdata_fifo|                                ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|                                  ; 29.9 (29.9)          ; 33.7 (33.7)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:sad_result_high_s1_agent_rdata_fifo|                             ; 26.0 (26.0)          ; 29.7 (29.7)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rdata_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|                               ; 28.4 (28.4)          ; 33.8 (33.8)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:sad_result_low_s1_agent_rdata_fifo|                              ; 24.3 (24.3)          ; 26.0 (26.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:sad_result_low_s1_agent_rsp_fifo|                                ; 30.0 (30.0)          ; 32.3 (32.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rdata_fifo|                                    ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rdata_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo|                                      ; 28.7 (28.7)          ; 30.6 (30.6)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:yuv_status_s1_agent_rdata_fifo|                                  ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|                                    ; 30.0 (30.0)          ; 30.7 (30.7)                      ; 1.1 (1.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 38 (38)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                ; 66.8 (38.1)          ; 73.0 (45.1)                      ; 6.2 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (79)            ; 23 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; Kvazaar_QSYS ;
;             |altera_merlin_address_alignment:align_address_to_size|                              ; 27.9 (27.9)          ; 27.9 (27.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                       ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_axi_slave_ni:acc_config_altera_axi_slave_agent|                          ; 7.2 (5.8)            ; 7.4 (6.0)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:acc_config_altera_axi_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_axi_slave_ni                        ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                               ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:acc_config_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;          |altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|                  ; 34.8 (6.0)           ; 39.2 (6.2)                       ; 4.7 (0.2)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 55 (12)             ; 46 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent                                                                                                                                                                                                                               ; altera_merlin_axi_slave_ni                        ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                ; 7.0 (7.0)            ; 9.9 (9.9)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                    ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                               ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                           ; 20.2 (20.2)          ; 20.8 (20.8)                      ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 34 (34)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|                 ; 33.6 (4.6)           ; 36.8 (5.8)                       ; 3.3 (1.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 53 (10)             ; 44 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent                                                                                                                                                                                                                              ; altera_merlin_axi_slave_ni                        ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                ; 6.9 (6.9)            ; 8.8 (8.8)                        ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                              ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                           ; 19.7 (19.7)          ; 19.8 (19.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|                 ; 35.4 (5.8)           ; 36.9 (6.1)                       ; 1.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (12)             ; 48 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent                                                                                                                                                                                                                              ; altera_merlin_axi_slave_ni                        ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                ; 7.2 (7.2)            ; 8.8 (8.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                               ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                              ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                           ; 19.6 (19.6)          ; 19.6 (19.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|                             ; 36.2 (5.8)           ; 38.9 (6.6)                       ; 2.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (11)             ; 45 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent                                                                                                                                                                                                                                          ; altera_merlin_axi_slave_ni                        ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                ; 7.7 (7.7)            ; 9.2 (9.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                               ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Kvazaar_QSYS ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                                          ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                           ; 20.2 (20.2)          ; 20.3 (20.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|              ; 4.0 (0.0)            ; 5.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 4.0 (4.0)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|              ; 103.1 (0.0)          ; 119.5 (0.0)                      ; 16.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 103.1 (87.9)         ; 119.5 (101.2)                    ; 16.4 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (119)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 15.2 (8.2)           ; 18.3 (10.0)                      ; 3.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                   ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                     ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract          ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 4.8 (0.0)            ; 6.0 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                     ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 4.8 (4.8)            ; 6.0 (6.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract          ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                     ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract          ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                     ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract          ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|      ; 111.7 (0.0)          ; 121.9 (0.0)                      ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 111.7 (85.7)         ; 121.9 (94.2)                     ; 10.2 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (136)           ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 24.2 (10.2)          ; 25.2 (10.8)                      ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                           ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 8.5 (0.0)            ; 8.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|      ; 117.3 (0.0)          ; 123.6 (0.0)                      ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 117.3 (100.4)        ; 123.6 (106.8)                    ; 6.3 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (125)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 16.8 (9.5)           ; 16.8 (9.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                           ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 5.4 (0.0)            ; 5.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 5.4 (5.4)            ; 5.4 (5.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                             ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract  ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|     ; 96.8 (0.0)           ; 112.7 (0.0)                      ; 15.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 96.8 (81.7)          ; 112.7 (96.0)                     ; 15.8 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (137)           ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 15.2 (9.3)           ; 16.7 (9.3)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|     ; 110.1 (0.0)          ; 126.1 (0.0)                      ; 16.6 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 151 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 110.1 (95.4)         ; 126.1 (108.6)                    ; 16.6 (13.7)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 151 (121)           ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 14.7 (8.3)           ; 17.5 (9.5)                       ; 2.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 4.8 (0.0)            ; 6.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 4.8 (4.8)            ; 6.3 (6.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|     ; 89.3 (0.0)           ; 102.9 (0.0)                      ; 13.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 89.3 (75.0)          ; 102.9 (87.8)                     ; 13.6 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (131)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 14.3 (8.5)           ; 15.2 (9.2)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|     ; 111.6 (0.0)          ; 123.8 (0.0)                      ; 12.7 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 154 (0)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 111.6 (96.8)         ; 123.8 (106.7)                    ; 12.7 (10.3)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 154 (124)           ; 121 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 14.8 (8.2)           ; 17.2 (9.5)                       ; 2.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 4.7 (0.0)            ; 6.2 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 4.7 (4.7)            ; 6.2 (6.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                            ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|                        ; 61.6 (0.0)           ; 65.2 (0.0)                       ; 3.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 61.6 (61.6)          ; 65.2 (65.2)                      ; 3.8 (3.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 89 (89)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|                         ; 47.7 (0.0)           ; 49.1 (0.0)                       ; 2.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 47.7 (47.5)          ; 49.1 (48.8)                      ; 2.0 (2.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 73 (72)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|                 ; 107.0 (0.0)          ; 123.6 (0.0)                      ; 16.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 182 (0)             ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 107.0 (83.3)         ; 123.6 (97.1)                     ; 16.6 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 182 (140)           ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                        ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 21.7 (9.0)           ; 24.8 (9.8)                       ; 3.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                      ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 7.5 (0.0)            ; 9.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 7.5 (7.5)            ; 9.0 (9.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 2.2 (0.0)            ; 3.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|                 ; 111.7 (0.0)          ; 126.0 (0.0)                      ; 14.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (0)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 111.7 (97.7)         ; 126.0 (110.2)                    ; 14.3 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (127)           ; 121 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_burst_adapter_min:the_min|                                         ; 14.0 (8.0)           ; 15.8 (9.0)                       ; 1.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                      ; altera_merlin_burst_adapter_min                   ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                ; 4.2 (0.0)            ; 4.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                        ; altera_merlin_burst_adapter_subtractor            ; Kvazaar_QSYS ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract             ; altera_merlin_burst_adapter_adder                 ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|                            ; 47.1 (0.0)           ; 49.1 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 47.1 (46.8)          ; 49.1 (48.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|                               ; 47.5 (0.0)           ; 49.5 (0.0)                       ; 2.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 47.5 (47.2)          ; 49.5 (49.2)                      ; 2.4 (2.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 73 (72)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                      ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:result_ready_s1_burst_adapter|                             ; 48.7 (0.0)           ; 52.4 (0.0)                       ; 4.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 48.7 (48.2)          ; 52.4 (52.1)                      ; 4.0 (4.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 74 (73)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                    ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|                          ; 48.4 (0.0)           ; 51.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 48.4 (47.8)          ; 51.0 (50.5)                      ; 2.6 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (73)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                 ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|                           ; 49.2 (0.0)           ; 51.2 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 49.2 (48.6)          ; 51.2 (50.5)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (73)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|                                 ; 48.3 (0.0)           ; 50.9 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 48.3 (48.1)          ; 50.9 (50.7)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                        ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|                               ; 46.3 (0.0)           ; 49.2 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; Kvazaar_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|    ; 46.3 (46.1)          ; 49.2 (48.6)                      ; 2.9 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; Kvazaar_QSYS ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                      ; altera_merlin_address_alignment                   ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:camera_control_oc_s1_agent|                                  ; 22.6 (1.5)           ; 22.6 (1.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (4)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:camera_control_oc_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 21.1 (21.1)          ; 21.1 (21.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:camera_control_oc_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:configure_camera_s1_agent|                                   ; 21.0 (4.1)           ; 21.0 (4.1)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (8)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 16.9 (16.9)          ; 16.9 (16.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:lambda_loaded_s1_agent|                                      ; 20.7 (4.2)           ; 20.7 (4.5)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (8)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:lcu_loaded_s1_agent|                                         ; 22.0 (4.2)           ; 22.1 (4.5)                       ; 0.1 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (8)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lcu_loaded_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 17.6 (17.6)          ; 17.6 (17.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lcu_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:result_ready_s1_agent|                                       ; 21.8 (3.7)           ; 22.1 (3.7)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (8)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 17.4 (17.4)          ; 18.4 (18.4)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:sad_result_high_s1_agent|                                    ; 23.2 (5.5)           ; 24.3 (5.5)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (9)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_high_s1_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 17.7 (17.7)          ; 18.8 (18.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_high_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:sad_result_low_s1_agent|                                     ; 22.1 (4.5)           ; 22.2 (4.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (8)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 17.2 (17.2)          ; 17.7 (17.7)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:yuv_ctrl_s1_agent|                                           ; 22.1 (4.8)           ; 22.1 (4.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (8)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 17.2 (17.2)          ; 17.2 (17.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_agent:yuv_status_s1_agent|                                         ; 21.1 (4.2)           ; 21.5 (4.2)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (8)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_status_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; Kvazaar_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                      ; 16.9 (16.9)          ; 17.3 (17.3)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:camera_control_oc_s1_translator|                        ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:camera_control_oc_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:configure_camera_s1_translator|                         ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:configure_camera_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:lambda_loaded_s1_translator|                            ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:lambda_loaded_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:lcu_loaded_s1_translator|                               ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:lcu_loaded_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:result_ready_s1_translator|                             ; 2.9 (2.9)            ; 3.4 (3.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:result_ready_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:sad_result_high_s1_translator|                          ; 10.6 (10.6)          ; 15.6 (15.6)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_high_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:sad_result_low_s1_translator|                           ; 10.8 (10.8)          ; 12.8 (12.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:sad_result_low_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:yuv_ctrl_s1_translator|                                 ; 3.6 (3.6)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_slave_translator:yuv_status_s1_translator|                               ; 3.1 (3.1)            ; 3.9 (3.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_status_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; Kvazaar_QSYS ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                         ; 13.5 (13.5)          ; 14.5 (14.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; Kvazaar_QSYS ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                         ; 11.2 (11.2)          ; 12.2 (12.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:acc_config_altera_axi_slave_wr_cmd_width_adapter|          ; 17.8 (17.8)          ; 18.5 (18.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:acc_config_altera_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_rd_rsp_width_adapter|  ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_wr_cmd_width_adapter|  ; 15.5 (15.5)          ; 15.9 (15.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_cmd_width_adapter| ; 3.3 (3.3)            ; 5.8 (5.8)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_rsp_width_adapter| ; 17.7 (17.7)          ; 17.7 (17.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter| ; 16.1 (16.1)          ; 17.5 (17.5)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_rsp_width_adapter| ; 15.1 (15.1)          ; 15.1 (15.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_cmd_width_adapter| ; 14.7 (14.7)          ; 16.7 (16.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:camera_control_oc_s1_cmd_width_adapter|                    ; 42.5 (42.5)          ; 45.2 (45.2)                      ; 2.7 (2.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 76 (76)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_cmd_width_adapter                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:camera_control_oc_s1_rsp_width_adapter|                    ; 37.2 (37.2)          ; 39.4 (39.4)                      ; 2.4 (2.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 67 (67)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_rsp_width_adapter                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:configure_camera_s1_cmd_width_adapter|                     ; 27.6 (27.6)          ; 28.7 (28.7)                      ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 51 (51)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_cmd_width_adapter                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:configure_camera_s1_rsp_width_adapter|                     ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_rsp_width_adapter                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:dma_yuv_altera_axi_slave_rd_cmd_width_adapter|             ; 5.0 (5.0)            ; 5.8 (5.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:dma_yuv_altera_axi_slave_rd_rsp_width_adapter|             ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:dma_yuv_altera_axi_slave_wr_cmd_width_adapter|             ; 23.1 (23.1)          ; 24.1 (24.1)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:lambda_loaded_s1_cmd_width_adapter|                        ; 25.8 (25.8)          ; 25.8 (25.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lambda_loaded_s1_cmd_width_adapter                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:lambda_loaded_s1_rsp_width_adapter|                        ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lambda_loaded_s1_rsp_width_adapter                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:lcu_loaded_s1_cmd_width_adapter|                           ; 25.9 (25.9)          ; 26.0 (26.0)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lcu_loaded_s1_cmd_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:lcu_loaded_s1_rsp_width_adapter|                           ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lcu_loaded_s1_rsp_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:result_ready_s1_cmd_width_adapter|                         ; 27.1 (27.1)          ; 27.5 (27.5)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 53 (53)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_cmd_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:result_ready_s1_rsp_width_adapter|                         ; 6.2 (6.2)            ; 6.7 (6.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_rsp_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter|                      ; 27.3 (27.3)          ; 27.3 (27.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:sad_result_high_s1_rsp_width_adapter|                      ; 22.3 (22.3)          ; 23.3 (23.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_rsp_width_adapter                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:sad_result_low_s1_cmd_width_adapter|                       ; 28.9 (28.9)          ; 29.5 (29.5)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_cmd_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:sad_result_low_s1_rsp_width_adapter|                       ; 30.6 (30.6)          ; 32.9 (32.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_rsp_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|                             ; 27.8 (27.8)          ; 28.3 (28.3)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:yuv_ctrl_s1_rsp_width_adapter|                             ; 6.8 (6.8)            ; 8.2 (8.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_rsp_width_adapter                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:yuv_status_s1_cmd_width_adapter|                           ; 26.8 (26.8)          ; 26.8 (26.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_cmd_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;          |altera_merlin_width_adapter:yuv_status_s1_rsp_width_adapter|                           ; 3.5 (3.5)            ; 4.6 (4.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_rsp_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_result_ready:result_ready|                                                   ; 5.3 (5.3)            ; 5.9 (5.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_result_ready:result_ready                                                                                                                                                                                                                                                                                                              ; Kvazaar_QSYS_result_ready                         ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_sad_result_high:sad_result_high|                                             ; 32.7 (32.7)          ; 56.2 (56.2)                      ; 23.4 (23.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_high                                                                                                                                                                                                                                                                                                        ; Kvazaar_QSYS_sad_result_high                      ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_sad_result_high:sad_result_low|                                              ; 32.7 (32.7)          ; 56.5 (56.5)                      ; 23.8 (23.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_sad_result_high:sad_result_low                                                                                                                                                                                                                                                                                                         ; Kvazaar_QSYS_sad_result_high                      ; Kvazaar_QSYS ;
;       |Kvazaar_QSYS_yuv_ctrl:yuv_ctrl|                                                           ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_yuv_ctrl:yuv_ctrl                                                                                                                                                                                                                                                                                                                      ; Kvazaar_QSYS_yuv_ctrl                             ; Kvazaar_QSYS ;
;       |altera_reset_controller:rst_controller|                                                   ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; Kvazaar_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                            ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Kvazaar_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                               ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; Kvazaar_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                            ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; Kvazaar_QSYS ;
;       |axi3_dma_read:axi_dma_orig_block|                                                         ; 977.8 (977.8)        ; 1624.4 (1624.4)                  ; 652.1 (652.1)                                     ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 1191 (1191)         ; 2485 (2485)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block                                                                                                                                                                                                                                                                                                                    ; axi3_dma_read                                     ; kvazaar_qsys ;
;       |axi3_dma_read:axi_dma_unfiltered1|                                                        ; 394.4 (394.4)        ; 569.4 (569.4)                    ; 178.1 (178.1)                                     ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 558 (558)           ; 915 (915)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1                                                                                                                                                                                                                                                                                                                   ; axi3_dma_read                                     ; kvazaar_qsys ;
;       |axi3_dma_read:axi_dma_unfiltered2|                                                        ; 390.6 (390.6)        ; 581.6 (581.6)                    ; 195.0 (195.0)                                     ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 557 (557)           ; 924 (924)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2                                                                                                                                                                                                                                                                                                                   ; axi3_dma_read                                     ; kvazaar_qsys ;
;       |axi3_dma_write_yuv:dma_yuv|                                                               ; 410.7 (321.5)        ; 567.2 (425.4)                    ; 175.0 (121.7)                                     ; 18.4 (17.9)                      ; 0.0 (0.0)            ; 643 (490)           ; 923 (650)                 ; 0 (0)         ; 12288             ; 6     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv                                                                                                                                                                                                                                                                                                                          ; axi3_dma_write_yuv                                ; kvazaar_qsys ;
;          |dcfifo_mixed_widths:chroma_u|                                                          ; 29.8 (0.0)           ; 46.3 (0.0)                       ; 16.6 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 93 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u                                                                                                                                                                                                                                                                                             ; dcfifo_mixed_widths                               ; work         ;
;             |dcfifo_jsp1:auto_generated|                                                         ; 29.8 (4.6)           ; 46.3 (14.0)                      ; 16.6 (9.4)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 51 (8)              ; 93 (32)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated                                                                                                                                                                                                                                                                  ; dcfifo_jsp1                                       ; work         ;
;                |a_graycounter_8cc:wrptr_g1p|                                                     ; 6.0 (6.0)            ; 6.3 (6.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_8cc                                 ; work         ;
;                |a_graycounter_du6:rdptr_g1p|                                                     ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_du6                                 ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|                                                      ; 1.8 (0.0)            ; 4.5 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|alt_synch_pipe_unl:rs_dgwp                                                                                                                                                                                                                                       ; alt_synch_pipe_unl                                ; work         ;
;                   |dffpipe_fd9:dffpipe12|                                                        ; 1.8 (1.8)            ; 4.5 (4.5)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12                                                                                                                                                                                                                 ; dffpipe_fd9                                       ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|                                                      ; 2.0 (0.0)            ; 5.0 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                                                                                                                                                                                                                       ; alt_synch_pipe_vnl                                ; work         ;
;                   |dffpipe_gd9:dffpipe15|                                                        ; 2.0 (2.0)            ; 5.0 (5.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15                                                                                                                                                                                                                 ; dffpipe_gd9                                       ; work         ;
;                |altsyncram_mh71:fifo_ram|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|altsyncram_mh71:fifo_ram                                                                                                                                                                                                                                         ; altsyncram_mh71                                   ; work         ;
;                |cntr_psd:cntr_b|                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|cntr_psd:cntr_b                                                                                                                                                                                                                                                  ; cntr_psd                                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                              ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                               ; dffpipe_3dc                                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                              ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                               ; dffpipe_3dc                                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                   ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                    ; mux_5r7                                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                    ; mux_5r7                                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                   ; mux_5r7                                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                   ; mux_5r7                                           ; work         ;
;          |dcfifo_mixed_widths:chroma_v|                                                          ; 29.5 (0.0)           ; 48.2 (0.0)                       ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 91 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v                                                                                                                                                                                                                                                                                             ; dcfifo_mixed_widths                               ; work         ;
;             |dcfifo_jsp1:auto_generated|                                                         ; 29.5 (4.0)           ; 48.2 (14.7)                      ; 18.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (8)              ; 91 (32)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated                                                                                                                                                                                                                                                                  ; dcfifo_jsp1                                       ; work         ;
;                |a_graycounter_8cc:wrptr_g1p|                                                     ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_8cc                                 ; work         ;
;                |a_graycounter_du6:rdptr_g1p|                                                     ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_du6                                 ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|                                                      ; 2.2 (0.0)            ; 5.1 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|alt_synch_pipe_unl:rs_dgwp                                                                                                                                                                                                                                       ; alt_synch_pipe_unl                                ; work         ;
;                   |dffpipe_fd9:dffpipe12|                                                        ; 2.2 (2.2)            ; 5.1 (5.1)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12                                                                                                                                                                                                                 ; dffpipe_fd9                                       ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|                                                      ; 1.8 (0.0)            ; 5.0 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                                                                                                                                                                                                                       ; alt_synch_pipe_vnl                                ; work         ;
;                   |dffpipe_gd9:dffpipe15|                                                        ; 1.8 (1.8)            ; 5.0 (5.0)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15                                                                                                                                                                                                                 ; dffpipe_gd9                                       ; work         ;
;                |altsyncram_mh71:fifo_ram|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|altsyncram_mh71:fifo_ram                                                                                                                                                                                                                                         ; altsyncram_mh71                                   ; work         ;
;                |cntr_psd:cntr_b|                                                                 ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|cntr_psd:cntr_b                                                                                                                                                                                                                                                  ; cntr_psd                                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                              ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                               ; dffpipe_3dc                                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                              ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                               ; dffpipe_3dc                                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                   ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                    ; mux_5r7                                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                    ; mux_5r7                                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                   ; mux_5r7                                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                   ; mux_5r7                                           ; work         ;
;          |dcfifo_mixed_widths:luma_y|                                                            ; 29.9 (0.0)           ; 47.3 (0.0)                       ; 17.9 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 89 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y                                                                                                                                                                                                                                                                                               ; dcfifo_mixed_widths                               ; work         ;
;             |dcfifo_jsp1:auto_generated|                                                         ; 29.9 (4.5)           ; 47.3 (13.3)                      ; 17.9 (9.1)                                        ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 51 (8)              ; 89 (30)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated                                                                                                                                                                                                                                                                    ; dcfifo_jsp1                                       ; work         ;
;                |a_graycounter_8cc:wrptr_g1p|                                                     ; 6.0 (6.0)            ; 6.4 (6.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_8cc                                 ; work         ;
;                |a_graycounter_du6:rdptr_g1p|                                                     ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_du6                                 ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|                                                      ; 1.8 (0.0)            ; 6.3 (0.0)                        ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|alt_synch_pipe_unl:rs_dgwp                                                                                                                                                                                                                                         ; alt_synch_pipe_unl                                ; work         ;
;                   |dffpipe_fd9:dffpipe12|                                                        ; 1.8 (1.8)            ; 6.3 (6.3)                        ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12                                                                                                                                                                                                                   ; dffpipe_fd9                                       ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|                                                      ; 1.7 (0.0)            ; 4.2 (0.0)                        ; 2.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                                                                                                                                                                                                                         ; alt_synch_pipe_vnl                                ; work         ;
;                   |dffpipe_gd9:dffpipe15|                                                        ; 1.7 (1.7)            ; 4.2 (4.2)                        ; 2.5 (2.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15                                                                                                                                                                                                                   ; dffpipe_gd9                                       ; work         ;
;                |altsyncram_mh71:fifo_ram|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|altsyncram_mh71:fifo_ram                                                                                                                                                                                                                                           ; altsyncram_mh71                                   ; work         ;
;                |cntr_psd:cntr_b|                                                                 ; 2.5 (2.5)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|cntr_psd:cntr_b                                                                                                                                                                                                                                                    ; cntr_psd                                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                              ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                 ; dffpipe_3dc                                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                              ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                 ; dffpipe_3dc                                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                      ; mux_5r7                                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                   ; 1.0 (1.0)            ; 1.4 (1.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                      ; mux_5r7                                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                     ; mux_5r7                                           ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                     ; mux_5r7                                           ; work         ;
;       |axi3_to_channel:acc_config|                                                               ; 21.2 (21.2)          ; 30.4 (30.4)                      ; 9.6 (9.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|Kvazaar_QSYS:Kvazaar_QSYS|axi3_to_channel:acc_config                                                                                                                                                                                                                                                                                                                          ; axi3_to_channel                                   ; kvazaar_qsys ;
;    |LTP_Controller:LTP_Controller|                                                               ; 145.4 (52.7)         ; 174.0 (53.4)                     ; 28.6 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 224 (65)            ; 301 (80)                  ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller                                                                                                                                                                                                                                                                                                                                                 ; LTP_Controller                                    ; work         ;
;       |dcfifo:dcfifo_component|                                                                  ; 92.8 (0.0)           ; 120.6 (0.0)                      ; 27.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 221 (0)                   ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                         ; dcfifo                                            ; work         ;
;          |dcfifo_2ep1:auto_generated|                                                            ; 92.8 (15.2)          ; 120.6 (33.6)                     ; 27.8 (18.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (20)            ; 221 (70)                  ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated                                                                                                                                                                                                                                                                                              ; dcfifo_2ep1                                       ; work         ;
;             |a_gray2bin_tab:rdptr_g_gray2bin|                                                    ; 3.9 (3.9)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_gray2bin_tab:rdptr_g_gray2bin                                                                                                                                                                                                                                                              ; a_gray2bin_tab                                    ; work         ;
;             |a_gray2bin_tab:rs_dgwp_gray2bin|                                                    ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_gray2bin_tab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                              ; a_gray2bin_tab                                    ; work         ;
;             |a_graycounter_odc:wrptr_g1p|                                                        ; 14.1 (14.1)          ; 15.3 (15.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_odc:wrptr_g1p                                                                                                                                                                                                                                                                  ; a_graycounter_odc                                 ; work         ;
;             |a_graycounter_sv6:rdptr_g1p|                                                        ; 14.6 (14.6)          ; 14.6 (14.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|a_graycounter_sv6:rdptr_g1p                                                                                                                                                                                                                                                                  ; a_graycounter_sv6                                 ; work         ;
;             |alt_synch_pipe_dpl:rs_dgwp|                                                         ; 5.3 (0.0)            ; 9.2 (0.0)                        ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|alt_synch_pipe_dpl:rs_dgwp                                                                                                                                                                                                                                                                   ; alt_synch_pipe_dpl                                ; work         ;
;                |dffpipe_ue9:dffpipe17|                                                           ; 5.3 (5.3)            ; 9.2 (9.2)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17                                                                                                                                                                                                                                             ; dffpipe_ue9                                       ; work         ;
;             |alt_synch_pipe_epl:ws_dgrp|                                                         ; 6.5 (0.0)            ; 8.2 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|alt_synch_pipe_epl:ws_dgrp                                                                                                                                                                                                                                                                   ; alt_synch_pipe_epl                                ; work         ;
;                |dffpipe_ve9:dffpipe20|                                                           ; 6.5 (6.5)            ; 8.2 (8.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe20                                                                                                                                                                                                                                             ; dffpipe_ve9                                       ; work         ;
;             |altsyncram_l1b1:fifo_ram|                                                           ; 8.8 (1.4)            ; 9.5 (1.7)                        ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (2)              ; 3 (3)                     ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|altsyncram_l1b1:fifo_ram                                                                                                                                                                                                                                                                     ; altsyncram_l1b1                                   ; work         ;
;                |decode_s07:wren_decode_a|                                                        ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|altsyncram_l1b1:fifo_ram|decode_s07:wren_decode_a                                                                                                                                                                                                                                            ; decode_s07                                        ; work         ;
;                |mux_qs7:mux13|                                                                   ; 6.0 (6.0)            ; 6.2 (6.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|altsyncram_l1b1:fifo_ram|mux_qs7:mux13                                                                                                                                                                                                                                                       ; mux_qs7                                           ; work         ;
;             |dffpipe_3dc:rdaclr|                                                                 ; 0.2 (0.2)            ; 0.9 (0.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                           ; dffpipe_3dc                                       ; work         ;
;             |dffpipe_3dc:wraclr|                                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                           ; dffpipe_3dc                                       ; work         ;
;             |dffpipe_te9:rs_brp|                                                                 ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|dffpipe_te9:rs_brp                                                                                                                                                                                                                                                                           ; dffpipe_te9                                       ; work         ;
;             |dffpipe_te9:rs_bwp|                                                                 ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|dffpipe_te9:rs_bwp                                                                                                                                                                                                                                                                           ; dffpipe_te9                                       ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                      ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                ; mux_5r7                                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                      ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                ; mux_5r7                                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                     ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                               ; mux_5r7                                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                               ; mux_5r7                                           ; work         ;
;    |RAW_to_RGB:RAW_to_RGB|                                                                       ; 39.2 (31.7)          ; 48.5 (41.0)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (48)             ; 65 (54)                   ; 0 (0)         ; 19152             ; 3     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RAW_to_RGB:RAW_to_RGB                                                                                                                                                                                                                                                                                                                                                         ; RAW_to_RGB                                        ; work         ;
;       |Line_Buffer:L1|                                                                           ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 11 (0)                    ; 0 (0)         ; 19152             ; 3     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1                                                                                                                                                                                                                                                                                                                                          ; Line_Buffer                                       ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                 ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 11 (0)                    ; 0 (0)         ; 19152             ; 3     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                                    ; altshift_taps                                     ; work         ;
;             |shift_taps_bt41:auto_generated|                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 11 (0)                    ; 0 (0)         ; 19152             ; 3     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated                                                                                                                                                                                                                                                                     ; shift_taps_bt41                                   ; work         ;
;                |altsyncram_gqg1:altsyncram2|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 19152             ; 3     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_gqg1:altsyncram2                                                                                                                                                                                                                                         ; altsyncram_gqg1                                   ; work         ;
;                |cntr_smf:cntr1|                                                                  ; 7.5 (6.5)            ; 7.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_smf:cntr1                                                                                                                                                                                                                                                      ; cntr_smf                                          ; work         ;
;                   |cmpr_pac:cmpr4|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_smf:cntr1|cmpr_pac:cmpr4                                                                                                                                                                                                                                       ; cmpr_pac                                          ; work         ;
;    |RGB_to_YUV:RGB_to_YUV|                                                                       ; 268.8 (0.0)          ; 290.0 (0.0)                      ; 25.7 (0.0)                                        ; 4.5 (0.0)                        ; 0.0 (0.0)            ; 456 (0)             ; 170 (0)                   ; 0 (0)         ; 1248000           ; 156   ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV                                                                                                                                                                                                                                                                                                                                                         ; RGB_to_YUV                                        ; work         ;
;       |altsyncram:b_data|                                                                        ; 14.2 (0.0)           ; 17.2 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 3 (0)                     ; 0 (0)         ; 416000            ; 53    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:b_data                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;          |altsyncram_ci04:auto_generated|                                                        ; 14.2 (0.8)           ; 17.2 (1.2)                       ; 3.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 3 (3)                     ; 0 (0)         ; 416000            ; 53    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:b_data|altsyncram_ci04:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_ci04                                   ; work         ;
;             |mux_sfb:mux2|                                                                       ; 13.3 (13.3)          ; 16.0 (16.0)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:b_data|altsyncram_ci04:auto_generated|mux_sfb:mux2                                                                                                                                                                                                                                                                                           ; mux_sfb                                           ; work         ;
;       |altsyncram:g_data|                                                                        ; 16.8 (0.0)           ; 19.8 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 5 (0)                     ; 0 (0)         ; 416000            ; 55    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:g_data                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;          |altsyncram_hi04:auto_generated|                                                        ; 16.8 (0.7)           ; 19.8 (1.5)                       ; 3.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 5 (5)                     ; 0 (0)         ; 416000            ; 55    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_hi04                                   ; work         ;
;             |decode_51a:rden_decode|                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode                                                                                                                                                                                                                                                                                 ; decode_51a                                        ; work         ;
;             |mux_sfb:mux2|                                                                       ; 12.7 (12.7)          ; 14.8 (14.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|mux_sfb:mux2                                                                                                                                                                                                                                                                                           ; mux_sfb                                           ; work         ;
;       |altsyncram:r_data|                                                                        ; 14.5 (0.0)           ; 17.3 (0.0)                       ; 4.2 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 4 (0)                     ; 0 (0)         ; 416000            ; 48    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:r_data                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;          |altsyncram_si04:auto_generated|                                                        ; 14.5 (0.8)           ; 17.3 (1.3)                       ; 4.2 (0.8)                                         ; 1.3 (0.3)                        ; 0.0 (0.0)            ; 16 (0)              ; 4 (4)                     ; 0 (0)         ; 416000            ; 48    ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:r_data|altsyncram_si04:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_si04                                   ; work         ;
;             |mux_sfb:mux2|                                                                       ; 13.7 (13.7)          ; 16.0 (16.0)                      ; 3.3 (3.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|altsyncram:r_data|altsyncram_si04:auto_generated|mux_sfb:mux2                                                                                                                                                                                                                                                                                           ; mux_sfb                                           ; work         ;
;       |rgb2yuv:rgb_to_yuv_inst|                                                                  ; 223.4 (170.1)        ; 235.7 (182.7)                    ; 15.5 (15.5)                                       ; 3.2 (3.0)                        ; 0.0 (0.0)            ; 401 (295)           ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst                                                                                                                                                                                                                                                                                                                                 ; rgb2yuv                                           ; work         ;
;          |modgen_adderblock_3k_0k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock|              ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_0k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock                                                                                                                                                                                                                                                        ; modgen_adderblock_3k_0k                           ; work         ;
;          |modgen_adderblock_3k_1k0:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_9k|      ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_1k0:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_9k                                                                                                                                                                                                                                                ; modgen_adderblock_3k_1k0                          ; work         ;
;          |modgen_adderblock_3k_1k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_0k|       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_1k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_0k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_1k                           ; work         ;
;          |modgen_adderblock_3k_2k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_1k|       ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_2k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_1k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_2k                           ; work         ;
;          |modgen_adderblock_3k_3k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_2k|       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_3k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_2k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_3k                           ; work         ;
;          |modgen_adderblock_3k_4k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_3k|       ; 4.7 (4.7)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_4k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_3k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_4k                           ; work         ;
;          |modgen_adderblock_3k_5k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_4k|       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_5k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_4k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_5k                           ; work         ;
;          |modgen_adderblock_3k_6k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_5k|       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_6k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_5k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_6k                           ; work         ;
;          |modgen_adderblock_3k_7k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_6k|       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_7k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_6k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_7k                           ; work         ;
;          |modgen_adderblock_3k_8k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_7k|       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_8k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_7k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_8k                           ; work         ;
;          |modgen_adderblock_3k_9k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_8k|       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Kvazaar_IP_acc_Camera|RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|modgen_adderblock_3k_9k:rgb_to_yuv_4k00_2k40_core_inst_modgen_adderblock_dup_8k                                                                                                                                                                                                                                                 ; modgen_adderblock_3k_9k                           ; work         ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                     ;
+--------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name               ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; LCD_B[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_B[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_B[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_B[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_B[4]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_B[5]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_B[6]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_B[7]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_DCLK           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[4]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[5]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[6]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_G[7]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_HSD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[4]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[5]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[6]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_R[7]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_VSD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_XCLKIN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_RESET_n     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_SCLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; can_0_tx           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ddr3_hps_a[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[3]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[4]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[5]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[6]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[7]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[8]      ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[9]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[10]     ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[11]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[12]     ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[13]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_a[14]     ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_ba[0]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_ba[1]     ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_ba[2]     ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_casn      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_cke       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_clk_n     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; ddr3_hps_clk_p     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; ddr3_hps_csn       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_dm[0]     ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dm[1]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dm[2]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dm[3]     ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dm[4]     ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_odt       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_rasn      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_resetn    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_wen       ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; enet_hps_gtx_clk   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; enet_hps_mdc       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; enet_hps_tx_en     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; enet_hps_txd[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; enet_hps_txd[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; enet_hps_txd[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; enet_hps_txd[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; qspi_clk           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; qspi_ss0           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_clk             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; spi_csn            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; spi_mosi           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; spi_sck            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_clk_mic      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[0]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[1]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[2]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[3]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[4]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[5]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[6]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; trace_data[7]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; uart_tx            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_stp            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_DIM            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_MODE           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_POWER_CTL      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_RSTB           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_SHLR           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LCD_UPDN           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_TRIGGER     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_SDATA       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ddr3_hps_dq[0]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[1]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[2]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[3]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[4]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[5]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[6]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[7]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[8]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[9]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[10]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[11]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[12]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[13]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[14]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[15]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[16]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[17]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[18]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[19]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[20]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[21]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[22]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[23]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[24]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[25]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[26]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[27]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[28]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[29]    ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[30]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[31]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[32]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[33]    ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[34]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[35]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[36]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[37]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[38]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dq[39]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_hps_dqs_n[0]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_n[1]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_n[2]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_n[3]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_n[4]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_p[0]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_p[1]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_p[2]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_p[3]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_hps_dqs_p[4]  ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; enet_hps_intn      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; enet_hps_mdio      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio09             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; i2c_scl_hps        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; i2c_sda_hps        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[2]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[3]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_cmd             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_dat[0]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_dat[1]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_dat[2]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_dat[3]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[0]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[1]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[2]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[3]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[4]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[5]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[6]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; usb_data[7]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_hps[0]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_hps[1]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_hps[2]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_hps[3]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_pb_fpga[0]    ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_pb_fpga[1]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_dipsw_fpga[0] ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_dipsw_fpga[1] ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_dipsw_fpga[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_dipsw_fpga[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; can_0_rx           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; enet_hps_rxd[0]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; enet_hps_rxd[1]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; enet_hps_rxd[2]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; enet_hps_rxd[3]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; enet_hps_rx_clk    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; enet_hps_rx_dv     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; spi_miso           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; uart_rx            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; usb_clk            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; usb_dir            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; usb_nxt            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ddr3_hps_rzq       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; clk_50m_fpga       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_PIXCLK      ; Input    ; --    ; (0)  ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_FVAL        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_LVAL        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[4]        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[5]        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[6]        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[7]        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[8]        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[9]        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[10]       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[11]       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[3]        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[2]        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[1]        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CAMERA_D[0]        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+--------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CAMERA_SDATA                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|Selector5~1                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|ACK2~0                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|ACK3~0                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|Selector2~1                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
; ddr3_hps_dq[0]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[1]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[2]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[3]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[4]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[5]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[6]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[7]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[8]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[9]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[10]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[11]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[12]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[13]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[14]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[15]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[16]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[17]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[18]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[19]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[20]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[21]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[22]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[23]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[24]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[25]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[26]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[27]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[28]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[29]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[30]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[31]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[32]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[33]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[34]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[35]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[36]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[37]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[38]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dq[39]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_hps_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_n[4]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_p[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_p[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_p[2]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_p[3]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ddr3_hps_dqs_p[4]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; enet_hps_intn                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; enet_hps_mdio                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; gpio09                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; i2c_scl_hps                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; i2c_sda_hps                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; qspi_io[0]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; qspi_io[1]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; qspi_io[2]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; qspi_io[3]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; sd_cmd                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; sd_dat[0]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; sd_dat[1]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; sd_dat[2]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; sd_dat[3]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; usb_data[0]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; usb_data[1]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; usb_data[2]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; usb_data[3]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; usb_data[4]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; usb_data[5]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; usb_data[6]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; usb_data[7]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; user_led_hps[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; user_led_hps[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; user_led_hps[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; user_led_hps[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; user_pb_fpga[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - Clock_Reset:Clock_Reset|rst_n_0                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|i2c_reset                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - CCD_Configer:CCD_Configer|camera_control_oc_address_s[5]~1                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SD[23]~2                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|mI2C_DATA[23]~0                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - CCD_Configer:CCD_Configer|exposure_more_reg[0]~0                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; user_pb_fpga[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - Clock_Reset:Clock_Reset|rst_n_0                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|i2c_reset                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - CCD_Configer:CCD_Configer|camera_control_oc_address_s[5]~1                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SD[23]~2                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|mI2C_DATA[23]~0                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - CCD_Configer:CCD_Configer|exposure_less_reg[0]~0                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; user_dipsw_fpga[0]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
; user_dipsw_fpga[1]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
; user_dipsw_fpga[2]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
; user_dipsw_fpga[3]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - CCD_Configer_I2C:CCD_Configer_I2C|Mux9~5                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|data_control[0]~0                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~32                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~37                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~38                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~39                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~40                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~41                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~42                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~43                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~48                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~53                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~58                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - RAW_to_RGB:RAW_to_RGB|Add0~63                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; can_0_rx                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; enet_hps_rxd[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; enet_hps_rxd[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; enet_hps_rxd[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; enet_hps_rxd[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; enet_hps_rx_clk                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; enet_hps_rx_dv                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; spi_miso                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; uart_rx                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; usb_clk                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; usb_dir                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; usb_nxt                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ddr3_hps_rzq                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; clk_50m_fpga                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; CAMERA_PIXCLK                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - RAW_to_RGB:RAW_to_RGB|dval_ctrl                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - CAMERA_PIXCLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; CAMERA_FVAL                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|ix37710z62807                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|ix64636z62810                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|ix21208z62809                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|ix5476z62808                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|Pre_FVAL                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_FVAL~0                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; CAMERA_LVAL                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_LVAL                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[10]                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[9]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[3]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[1]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[0]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[8]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[6]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[2]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[5]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[4]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[7]                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[11]                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; CAMERA_D[4]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[4]~feeder                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; CAMERA_D[5]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[5]~feeder                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; CAMERA_D[6]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[6]                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; CAMERA_D[7]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[7]                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; CAMERA_D[8]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[8]~feeder                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; CAMERA_D[9]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[9]~feeder                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; CAMERA_D[10]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[10]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
; CAMERA_D[11]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[11]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
; CAMERA_D[3]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[3]~feeder                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; CAMERA_D[2]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[2]~feeder                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; CAMERA_D[1]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[1]~feeder                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; CAMERA_D[0]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - CCD_Capture:CCD_Capture|mCCD_DATA[0]~feeder                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                          ; Location                              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CAMERA_LVAL                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_D7                                ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CAMERA_PIXCLK                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_AG2                               ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CAMERA_PIXCLK                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_AG2                               ; 810     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CCD_Capture:CCD_Capture|Equal0~7                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y74_N39                   ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture|X_Cont[3]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y74_N51                   ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture|X_Cont[3]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y74_N57                   ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture|Y_Cont[15]~0                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y74_N57                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture|mCCD_FVAL                                                                                                                                                                                                                                                                                                                                                             ; FF_X21_Y73_N47                        ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture|oDVAL                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y73_N39                  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|Equal2~2                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y32_N54                   ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|Mux32~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y32_N36                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|Mux32~1                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y32_N48                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|Mux32~2                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y32_N51                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|Mux32~3                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y32_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|Mux32~4                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y32_N3                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|Mux32~5                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y32_N33                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|blue_gain_s[15]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y32_N45                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|camera_control_oc_address_s[5]~1                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y31_N30                  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|configer_state                                                                                                                                                                                                                                                                                                                                                      ; FF_X45_Y32_N20                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|divided_clock                                                                                                                                                                                                                                                                                                                                                       ; FF_X56_Y32_N29                        ; 8       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|green1_gain_s[15]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y32_N21                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|sensor_column_mode_s[15]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y32_N30                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|sensor_row_mode_s[15]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y32_N15                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer:CCD_Configer|set_conf_exp_s~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y32_N54                   ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SD[23]~2                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y31_N36                  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SD_COUNTER[0]~2                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y31_N54                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|LUT_INDEX[4]                                                                                                                                                                                                                                                                                                                                                ; FF_X51_Y31_N41                        ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|LUT_INDEX[5]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y31_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|LessThan0~3                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y30_N54                   ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|i2c_reset                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y31_N15                  ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                               ; FF_X51_Y32_N53                        ; 76      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CCD_Configer_I2C:CCD_Configer_I2C|mI2C_DATA[23]~0                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y31_N57                  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y6_N1             ; 20469   ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 258     ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Clock_Reset:Clock_Reset|rst_n_0                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X52_Y3_N39                   ; 9777    ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Clock_Reset:Clock_Reset|rst_n_0                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X52_Y3_N39                   ; 5       ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|clear_unfilt1_fifo~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y58_N39                   ; 84      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_core_wen                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y17_N6                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|main_ip_config_core_inst_main_ip_config_core_config_rsci_inst_main_ip_config_core_config_rsci_config_wait_dp_inst_reg_config_rsci_bcwt                                                                                                                                                                                         ; FF_X53_Y21_N2                         ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|nx36410z2                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y21_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_config:ip_config|nx52070z1                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y17_N24                  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_and_1a430_cse_repl                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y28_N57                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_and_2a022_cse_repl                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y28_N24                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_and_2a194_cse                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y25_N33                   ; 94      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_and_2a194_cse_repl                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y25_N30                   ; 75      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_and_3a060_cse                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y26_N45                   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_and_3a062_cse                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y26_N45                   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_and_6a24_cse_repl                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y29_N24                  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_config_rsci_inst_main_ip_ctrl_core_config_rsci_config_wait_dp_inst_reg_config_rsci_bcwt                                                                                                                                                                                                ; FF_X40_Y26_N20                        ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_unfiltered1_rsci_inst_main_ip_ctrl_core_unfiltered1_rsci_unfiltered1_wait_dp_inst_reg_unfiltered1_rsci_bcwt                                                                                                                                                                            ; FF_X39_Y26_N35                        ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_main_ip_ctrl_core_unfiltered2_rsci_inst_main_ip_ctrl_core_unfiltered2_rsci_unfiltered2_wait_dp_inst_reg_unfiltered2_rsci_bcwt                                                                                                                                                                            ; FF_X39_Y26_N32                        ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|main_ip_ctrl_core_inst_reg_if_offset_sva                                                                                                                                                                                                                                                                                        ; FF_X36_Y25_N17                        ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx25279z1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y26_N9                    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx3902_repl                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y26_N3                   ; 117     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx3903_repl                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y26_N15                   ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx3906_repl                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y29_N54                  ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx3907_repl                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y28_N36                   ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx3908_repl                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y29_N18                  ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx51378z3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y25_N42                   ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx53044z3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y26_N15                   ; 132     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx5612z1                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y29_N12                  ; 2       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx57725z1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y26_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx58407z9                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y26_N30                   ; 103     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_ctrl:ip_control|nx62690z1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y28_N30                   ; 2       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X40_Y31_N30                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X40_Y31_N45                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y31_N3                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X35_Y33_N11                        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X35_Y33_N56                        ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X39_Y33_N38                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y33_N33                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y31_N54                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y33_N57                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y30_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx54110z25                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y30_N51                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y31_N0                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y31_N33                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y32_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y32_N45                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y31_N12                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X71_Y24_N48                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X71_Y24_N3                    ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X71_Y24_N39                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X73_Y25_N23                        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X73_Y25_N5                         ; 66      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X77_Y25_N20                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y26_N9                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y26_N27                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y24_N15                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y25_N0                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X70_Y25_N30                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X73_Y27_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X73_Y27_N33                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y24_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X74_Y24_N9                    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y24_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X71_Y9_N54                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X71_Y9_N57                    ; 111     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X71_Y9_N36                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X70_Y11_N23                        ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X70_Y11_N8                         ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X78_Y9_N23                         ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X77_Y9_N6                     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X75_Y9_N45                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx39721z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X72_Y9_N0                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X73_Y10_N12                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X73_Y10_N45                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X73_Y11_N0                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X73_Y11_N6                    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y10_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y10_N21                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y9_N9                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X68_Y17_N3                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X68_Y17_N51                   ; 110     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X68_Y17_N9                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X68_Y17_N26                        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X66_Y17_N11                        ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X71_Y17_N5                         ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y17_N3                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X67_Y17_N15                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X67_Y17_N12                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y18_N0                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y18_N45                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y19_N27                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X66_Y19_N21                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y20_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y20_N9                    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y17_N6                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; MLABCELL_X78_Y15_N3                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; MLABCELL_X78_Y15_N24                  ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y15_N48                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X79_Y15_N14                        ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X79_Y15_N38                        ; 66      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X82_Y15_N38                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X79_Y15_N27                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx32602z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y15_N9                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X79_Y15_N45                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X77_Y16_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X77_Y16_N42                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X77_Y13_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx54112z28                                                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y13_N36                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X75_Y14_N42                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|nx59706z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y15_N51                  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X81_Y17_N33                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X81_Y17_N51                   ; 110     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X81_Y17_N6                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X83_Y18_N59                        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X83_Y18_N26                        ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X81_Y20_N53                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx21617z2                                                                                                                                                                                                                                                                                                              ; MLABCELL_X82_Y19_N42                  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y17_N9                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X83_Y18_N15                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X79_Y18_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X77_Y18_N36                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X77_Y19_N0                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X77_Y19_N33                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X80_Y17_N6                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X80_Y17_N36                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y17_N15                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; MLABCELL_X72_Y21_N24                  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; MLABCELL_X72_Y21_N27                  ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; MLABCELL_X72_Y21_N12                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X71_Y18_N17                        ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X71_Y18_N53                        ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X73_Y23_N32                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X77_Y23_N21                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y23_N12                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx39721z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X72_Y22_N51                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X75_Y21_N0                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X75_Y21_N30                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X75_Y20_N6                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X75_Y20_N51                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y22_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y22_N33                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|nx59706z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X72_Y21_N57                  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X19_Y27_N9                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X19_Y27_N27                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y27_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X18_Y29_N50                        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X18_Y29_N17                        ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X17_Y28_N38                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y28_N18                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y28_N27                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y29_N12                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx54110z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y31_N15                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y31_N3                    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y29_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y29_N21                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y30_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y30_N57                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y28_N48                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; MLABCELL_X59_Y20_N27                  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; MLABCELL_X59_Y20_N24                  ; 116     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; MLABCELL_X59_Y20_N9                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X60_Y20_N50                        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X59_Y20_N2                         ; 66      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X63_Y19_N5                         ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y20_N3                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X60_Y20_N39                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X60_Y20_N45                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y17_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X61_Y17_N57                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx54112z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y18_N48                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx54112z28                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y18_N21                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx54114z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y19_N27                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx54114z25                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y19_N57                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X60_Y20_N42                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X51_Y24_N30                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X51_Y24_N18                   ; 117     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y24_N48                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X51_Y24_N11                        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X51_Y24_N29                        ; 65      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X53_Y25_N41                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx21617z2                                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y24_N30                  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y24_N33                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y24_N51                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y28_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y28_N57                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y27_N39                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y27_N21                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y26_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y26_N18                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y24_N0                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X66_Y25_N36                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X66_Y25_N3                    ; 113     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y25_N18                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X67_Y25_N41                        ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X67_Y25_N23                        ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X64_Y25_N47                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y25_N42                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y25_N57                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X67_Y25_N3                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y25_N18                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx54110z25                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y25_N39                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx54112z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y26_N0                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx54112z28                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y26_N18                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx54114z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X65_Y26_N0                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx54114z25                                                                                                                                                                                                                                                                                                             ; MLABCELL_X65_Y26_N54                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y25_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X55_Y31_N39                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X55_Y31_N24                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X55_Y31_N6                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X56_Y31_N35                        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X56_Y31_N14                        ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X61_Y31_N38                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y31_N42                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y31_N21                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y31_N9                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx54110z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y28_N48                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx54110z25                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y28_N54                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx54112z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y30_N12                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx54112z28                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y30_N54                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx54114z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y29_N48                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx54114z25                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y29_N30                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y31_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X63_Y13_N18                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X63_Y13_N51                   ; 111     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y13_N36                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X64_Y13_N50                        ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X64_Y13_N29                        ; 65      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X65_Y15_N11                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X64_Y13_N3                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X64_Y12_N51                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X64_Y13_N0                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y14_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y14_N54                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y13_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y13_N9                    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y12_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y12_N45                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y13_N45                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X51_Y23_N51                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X51_Y23_N48                   ; 108     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y23_N21                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X55_Y24_N11                        ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X55_Y24_N23                        ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X56_Y24_N5                         ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y24_N15                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y23_N0                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y24_N45                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y23_N6                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X56_Y23_N15                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y21_N0                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X56_Y21_N30                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y22_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y22_N6                    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|nx59706z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y23_N42                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X27_Y31_N3                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|NOT_main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X27_Y31_N36                   ; 113     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_and_cse                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y31_N48                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_2b_                                                                                                                                                                                                                                 ; FF_X27_Y33_N17                        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_main_ip_get_ang_neg_core_core_fsm_inst_reg_state_var_4b_                                                                                                                                                                                                                                 ; FF_X27_Y33_N38                        ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|main_ip_get_ang_neg_core_inst_reg_exit_for_1b_for_sva                                                                                                                                                                                                                                                                  ; FF_X29_Y33_N53                        ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx21617z2                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y33_N33                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx32602z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y30_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx39721z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y33_N54                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx54110z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y32_N24                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx54110z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y32_N33                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx54112z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y30_N36                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx54112z28                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y30_N18                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx54114z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y31_N42                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx54114z25                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y31_N12                   ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|nx59706z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y33_N39                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                   ; LABCELL_X77_Y28_N54                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                              ; LABCELL_X77_Y28_N57                   ; 86      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y28_N39                  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                 ; FF_X83_Y32_N35                        ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                 ; FF_X83_Y32_N53                        ; 120     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                              ; FF_X77_Y28_N32                        ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|nx4310z1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X78_Y28_N30                  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|nx43254z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y28_N42                  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|nx51243z10                                                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y31_N15                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|nx51243z24                                                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y31_N21                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|nx53305z1                                                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y32_N3                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|nx54113z10                                                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y31_N48                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|nx54113z29                                                                                                                                                                                                                                                                                                             ; LABCELL_X80_Y31_N39                   ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                    ; LABCELL_X29_Y26_N3                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                               ; LABCELL_X29_Y26_N0                    ; 88      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y26_N18                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                  ; FF_X21_Y28_N14                        ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                  ; FF_X27_Y29_N8                         ; 122     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                               ; FF_X29_Y26_N50                        ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|nx4310z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y26_N36                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|nx43254z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y26_N45                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|nx51243z10                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y28_N24                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|nx51243z24                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y28_N54                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|nx53305z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y28_N0                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|nx54113z10                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y27_N30                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|nx54113z29                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y27_N0                   ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                    ; MLABCELL_X21_Y11_N57                  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                               ; MLABCELL_X21_Y11_N54                  ; 90      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y11_N6                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                  ; FF_X19_Y10_N41                        ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                  ; FF_X19_Y9_N53                         ; 124     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                               ; FF_X21_Y11_N2                         ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|nx4310z1                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y11_N12                  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|nx43254z1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y11_N9                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|nx51243z10                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y9_N42                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|nx51243z24                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y9_N57                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|nx53305z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y11_N33                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|nx54113z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y11_N42                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|nx54113z29                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y11_N45                  ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                    ; LABCELL_X27_Y13_N39                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                               ; LABCELL_X27_Y13_N36                   ; 89      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y13_N42                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                  ; FF_X21_Y14_N47                        ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                  ; FF_X21_Y14_N41                        ; 122     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                               ; FF_X24_Y17_N8                         ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|nx4310z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y13_N0                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|nx43254z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y13_N45                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|nx51243z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y16_N18                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|nx51243z24                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y16_N3                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|nx53305z1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y13_N36                  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|nx54113z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y15_N24                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|nx54113z29                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y15_N36                   ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                    ; LABCELL_X19_Y17_N24                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                               ; LABCELL_X19_Y17_N27                   ; 86      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y17_N42                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                  ; FF_X11_Y17_N20                        ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                  ; FF_X11_Y17_N59                        ; 120     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                               ; FF_X16_Y18_N14                        ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|nx4310z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y17_N30                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|nx43254z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y17_N39                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|nx51243z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y16_N3                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|nx51243z24                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y16_N21                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|nx53305z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y15_N0                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|nx54113z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y18_N18                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|nx54113z29                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y18_N12                   ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                    ; LABCELL_X42_Y3_N33                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                               ; LABCELL_X42_Y3_N30                    ; 88      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y3_N42                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                  ; FF_X42_Y2_N8                          ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                  ; FF_X42_Y2_N20                         ; 121     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                               ; FF_X43_Y3_N50                         ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|nx4310z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y3_N6                     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|nx43254z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y3_N33                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|nx51243z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y4_N36                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|nx51243z24                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y4_N51                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|nx53305z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y3_N42                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|nx54113z10                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y3_N54                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|nx54113z29                                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y3_N39                    ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                    ; LABCELL_X19_Y23_N3                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                               ; LABCELL_X19_Y23_N0                    ; 91      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y25_N0                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                  ; FF_X19_Y25_N35                        ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                  ; FF_X19_Y25_N50                        ; 124     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                               ; FF_X19_Y23_N8                         ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|nx4310z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y25_N18                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|nx43254z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y25_N3                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|nx51243z10                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y23_N9                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|nx51243z24                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y23_N24                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|nx53305z1                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y25_N33                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|nx54113z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y24_N54                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|nx54113z29                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y24_N30                  ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen                                                                                                                                                                                                                                    ; LABCELL_X29_Y7_N21                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|NOT_main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                               ; LABCELL_X29_Y7_N18                    ; 92      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_and_5c8_cse                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y7_N24                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_2c_                                                                                                                                                                                                                                  ; FF_X23_Y7_N47                         ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_core_fsm_inst_reg_state_var_4c_                                                                                                                                                                                                                                  ; FF_X23_Y7_N32                         ; 124     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_main_ip_get_ang_pos_core_data_in_rsci_inst_main_ip_get_ang_pos_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                               ; FF_X28_Y7_N32                         ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|nx4310z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y7_N42                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|nx43254z1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y7_N39                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|nx51243z10                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y5_N27                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|nx51243z24                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y5_N45                    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|nx53305z1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y5_N39                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|nx54113z10                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y6_N54                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|nx54113z29                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y6_N15                   ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|NOT_main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_staller_inst_not_core_wen                                                                                                                                                                                                                                ; LABCELL_X24_Y20_N39                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|NOT_main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                           ; LABCELL_X24_Y20_N36                   ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx13422z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y20_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx48269z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y20_N9                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx51243z3                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y21_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx51520z3                                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y21_N30                  ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx53775z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y20_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx54114z1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y20_N48                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx56303z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y20_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx60617z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y20_N24                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|nx6488z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y20_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|NOT_main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_staller_inst_not_core_wen                                                                                                                                                                                                                                ; LABCELL_X19_Y20_N45                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|NOT_main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                           ; LABCELL_X19_Y20_N42                   ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx13422z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y21_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx48269z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y20_N54                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx51243z3                                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y19_N39                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx51520z3                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y20_N57                   ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx53775z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y21_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx54114z1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y20_N48                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx56303z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y21_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx60617z1                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y20_N57                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|nx6488z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y21_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|NOT_main_ip_get_dc_core_inst_main_ip_get_dc_core_staller_inst_not_core_wen                                                                                                                                                                                                                                                     ; LABCELL_X30_Y22_N0                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|NOT_main_ip_get_dc_core_inst_main_ip_get_dc_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                                                ; LABCELL_X30_Y22_N45                   ; 157     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|a_0e_                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y26_N0                    ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|a_0e__dup_9e99                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y26_N51                  ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_and_1e97_cse                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y22_N6                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_main_ip_get_dc_core_core_fsm_inst_reg_state_var_2e_                                                                                                                                                                                                                                                   ; FF_X28_Y26_N14                        ; 86      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_main_ip_get_dc_core_core_fsm_inst_reg_state_var_4e_                                                                                                                                                                                                                                                   ; FF_X25_Y22_N32                        ; 89      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_main_ip_get_dc_core_core_fsm_inst_reg_state_var_5e_                                                                                                                                                                                                                                                   ; FF_X24_Y22_N23                        ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx16135z1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y22_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx19441z3                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y22_N3                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx1978_repl                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y22_N51                   ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx22066z1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y22_N18                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx22066z2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y25_N54                   ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx35848z1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y22_N54                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx51243z1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y26_N18                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx51243z15                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y26_N3                    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx54113z4                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y26_N42                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|nx54114z1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y25_N18                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|NOT_main_ip_get_planar_core_inst_main_ip_get_planar_core_staller_inst_not_core_wen                                                                                                                                                                                                                                     ; LABCELL_X19_Y33_N0                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|NOT_main_ip_get_planar_core_inst_main_ip_get_planar_core_staller_inst_not_core_wen_repl                                                                                                                                                                                                                                ; LABCELL_X19_Y33_N18                   ; 161     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_and_9f0_cse                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y33_N48                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_main_ip_get_planar_core_core_fsm_inst_reg_state_var_2f_                                                                                                                                                                                                                                   ; FF_X18_Y33_N41                        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_main_ip_get_planar_core_core_fsm_inst_reg_state_var_4f_                                                                                                                                                                                                                                   ; FF_X18_Y33_N56                        ; 49      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_nor_1f9_rmff_2f7n0s2                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y33_N24                  ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|main_ip_get_planar_core_inst_reg_shift_2fd_sva_2f_                                                                                                                                                                                                                                                                     ; FF_X17_Y35_N29                        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx16294z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y33_N3                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx29960z14                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y33_N54                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx51243z10                                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y32_N54                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx54114z9                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y33_N48                   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx57492z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y33_N33                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx62416z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y33_N6                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx64265z1                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y33_N0                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|nx9750z4                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y33_N21                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_and_1g409_cse                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y10_N18                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_and_1g565_cse                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y15_N54                   ; 694     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_config_rsci_inst_main_sad_parallel_core_config_rsci_config_wait_dp_inst_reg_config_rsci_bcwt                                                                                                                                                                          ; FF_X53_Y17_N2                         ; 100     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_3g__repl                                                                                                                                                                                                                                  ; FF_X52_Y13_N5                         ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_5g_                                                                                                                                                                                                                                       ; FF_X53_Y8_N35                         ; 119     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_8g__repl                                                                                                                                                                                                                                  ; FF_X48_Y17_N26                        ; 725     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_data_in_rsci_inst_main_sad_parallel_core_data_in_rsci_data_in_wait_dp_inst_reg_data_in_rsci_bcwt                                                                                                                                                                      ; FF_X31_Y14_N38                        ; 98      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in10_rsci_inst_main_sad_parallel_core_in10_rsci_in10_wait_dp_inst_reg_in10_rsci_bcwt                                                                                                                                                                                  ; FF_X46_Y23_N8                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in11_rsci_inst_main_sad_parallel_core_in11_rsci_in11_wait_dp_inst_reg_in11_rsci_bcwt                                                                                                                                                                                  ; FF_X25_Y19_N14                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in12_rsci_inst_main_sad_parallel_core_in12_rsci_in12_wait_dp_inst_reg_in12_rsci_bcwt                                                                                                                                                                                  ; FF_X46_Y14_N38                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in13_rsci_inst_main_sad_parallel_core_in13_rsci_in13_wait_dp_inst_reg_in13_rsci_bcwt                                                                                                                                                                                  ; FF_X53_Y19_N26                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in14_rsci_inst_main_sad_parallel_core_in14_rsci_in14_wait_dp_inst_reg_in14_rsci_bcwt                                                                                                                                                                                  ; FF_X62_Y13_N56                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in15_rsci_inst_main_sad_parallel_core_in15_rsci_in15_wait_dp_inst_reg_in15_rsci_bcwt                                                                                                                                                                                  ; FF_X53_Y17_N50                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in16_rsci_inst_main_sad_parallel_core_in16_rsci_in16_wait_dp_inst_reg_in16_rsci_bcwt                                                                                                                                                                                  ; FF_X47_Y14_N8                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in17_rsci_inst_main_sad_parallel_core_in17_rsci_in17_wait_dp_inst_reg_in17_rsci_bcwt                                                                                                                                                                                  ; FF_X59_Y14_N14                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in18_rsci_inst_main_sad_parallel_core_in18_rsci_in18_wait_dp_inst_reg_in18_rsci_bcwt                                                                                                                                                                                  ; FF_X53_Y17_N38                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in19_rsci_inst_main_sad_parallel_core_in19_rsci_in19_wait_dp_inst_reg_in19_rsci_bcwt                                                                                                                                                                                  ; FF_X34_Y23_N38                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in1_rsci_inst_main_sad_parallel_core_in1_rsci_in1_wait_dp_inst_reg_in1_rsci_bcwt                                                                                                                                                                                      ; FF_X37_Y22_N44                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in20_rsci_inst_main_sad_parallel_core_in20_rsci_in20_wait_dp_inst_reg_in20_rsci_bcwt                                                                                                                                                                                  ; FF_X53_Y19_N47                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in21_rsci_inst_main_sad_parallel_core_in21_rsci_in21_wait_dp_inst_reg_in21_rsci_bcwt                                                                                                                                                                                  ; FF_X46_Y23_N41                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in22_rsci_inst_main_sad_parallel_core_in22_rsci_in22_wait_dp_inst_reg_in22_rsci_bcwt                                                                                                                                                                                  ; FF_X53_Y19_N23                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in23_rsci_inst_main_sad_parallel_core_in23_rsci_in23_wait_dp_inst_reg_in23_rsci_bcwt                                                                                                                                                                                  ; FF_X46_Y22_N20                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in24_rsci_inst_main_sad_parallel_core_in24_rsci_in24_wait_dp_inst_reg_in24_rsci_bcwt                                                                                                                                                                                  ; FF_X53_Y19_N2                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in25_rsci_inst_main_sad_parallel_core_in25_rsci_in25_wait_dp_inst_reg_in25_rsci_bcwt                                                                                                                                                                                  ; FF_X50_Y23_N8                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in26_rsci_inst_main_sad_parallel_core_in26_rsci_in26_wait_dp_inst_reg_in26_rsci_bcwt                                                                                                                                                                                  ; FF_X34_Y23_N26                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in27_rsci_inst_main_sad_parallel_core_in27_rsci_in27_wait_dp_inst_reg_in27_rsci_bcwt                                                                                                                                                                                  ; FF_X23_Y19_N8                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in28_rsci_inst_main_sad_parallel_core_in28_rsci_in28_wait_dp_inst_reg_in28_rsci_bcwt                                                                                                                                                                                  ; FF_X46_Y23_N56                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in29_rsci_inst_main_sad_parallel_core_in29_rsci_in29_wait_dp_inst_reg_in29_rsci_bcwt                                                                                                                                                                                  ; FF_X30_Y6_N20                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in2_rsci_inst_main_sad_parallel_core_in2_rsci_in2_wait_dp_inst_reg_in2_rsci_bcwt                                                                                                                                                                                      ; FF_X33_Y21_N11                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in30_rsci_inst_main_sad_parallel_core_in30_rsci_in30_wait_dp_inst_reg_in30_rsci_bcwt                                                                                                                                                                                  ; FF_X34_Y23_N59                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in31_rsci_inst_main_sad_parallel_core_in31_rsci_in31_wait_dp_inst_reg_in31_rsci_bcwt                                                                                                                                                                                  ; FF_X36_Y4_N17                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in32_rsci_inst_main_sad_parallel_core_in32_rsci_in32_wait_dp_inst_reg_in32_rsci_bcwt                                                                                                                                                                                  ; FF_X42_Y16_N8                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in33_rsci_inst_main_sad_parallel_core_in33_rsci_in33_wait_dp_inst_reg_in33_rsci_bcwt                                                                                                                                                                                  ; FF_X28_Y11_N29                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in34_rsci_inst_main_sad_parallel_core_in34_rsci_in34_wait_dp_inst_reg_in34_rsci_bcwt                                                                                                                                                                                  ; FF_X45_Y15_N14                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in35_rsci_inst_main_sad_parallel_core_in35_rsci_in35_wait_dp_inst_reg_in35_rsci_bcwt                                                                                                                                                                                  ; FF_X45_Y15_N41                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in3_rsci_inst_main_sad_parallel_core_in3_rsci_in3_wait_dp_inst_reg_in3_rsci_bcwt                                                                                                                                                                                      ; FF_X45_Y15_N5                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in4_rsci_inst_main_sad_parallel_core_in4_rsci_in4_wait_dp_inst_reg_in4_rsci_bcwt                                                                                                                                                                                      ; FF_X24_Y11_N44                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in5_rsci_inst_main_sad_parallel_core_in5_rsci_in5_wait_dp_inst_reg_in5_rsci_bcwt                                                                                                                                                                                      ; FF_X46_Y14_N20                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in6_rsci_inst_main_sad_parallel_core_in6_rsci_in6_wait_dp_inst_reg_in6_rsci_bcwt                                                                                                                                                                                      ; FF_X45_Y15_N8                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in7_rsci_inst_main_sad_parallel_core_in7_rsci_in7_wait_dp_inst_reg_in7_rsci_bcwt                                                                                                                                                                                      ; FF_X47_Y9_N41                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in8_rsci_inst_main_sad_parallel_core_in8_rsci_in8_wait_dp_inst_reg_in8_rsci_bcwt                                                                                                                                                                                      ; FF_X24_Y18_N44                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_in9_rsci_inst_main_sad_parallel_core_in9_rsci_in9_wait_dp_inst_reg_in9_rsci_bcwt                                                                                                                                                                                      ; FF_X47_Y9_N14                         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_reg_lcu_loaded_rsci_d                                                                                                                                                                                                                                                                        ; FF_X52_Y13_N47                        ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx11437z2                                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y16_N27                  ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx12550z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y5_N57                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx16899z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y15_N0                    ; 630     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx18260z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y15_N51                   ; 1621    ; Clock enable, Read enable             ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx20616z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X55_Y13_N6                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx23782z13                                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y16_N15                   ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx23782z8                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y16_N15                   ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx24962z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y5_N9                     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx34742z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y22_N12                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx40330z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y22_N54                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx50123z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y16_N39                   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx50893z1                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y8_N0                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx51243z47                                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y13_N36                   ; 14      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx53141z1                                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y13_N57                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx54111z10                                                                                                                                                                                                                                                                                                               ; MLABCELL_X52_Y13_N24                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx54113z10                                                                                                                                                                                                                                                                                                               ; MLABCELL_X52_Y13_N27                  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx580z1                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y16_N39                  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx62530z7                                                                                                                                                                                                                                                                                                                ; LABCELL_X57_Y6_N0                     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_configure_camera:configure_camera|always0~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y35_N51                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACEHPS2FPGA_X52_Y47_N111     ; 70      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y38_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y38_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y36_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y36_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y36_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y36_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y36_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y39_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y39_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y39_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y38_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y37_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y37_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y37_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y36_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 109     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y55_N111   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_lambda_loaded:lambda_loaded|always1~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y39_N42                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_lambda_loaded:lcu_loaded|always1~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y36_N57                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_lambda_loaded:yuv_status|always1~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y35_N30                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                               ; LABCELL_X31_Y59_N36                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always10~0                                                                                                                                                                                                              ; LABCELL_X30_Y59_N54                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always11~0                                                                                                                                                                                                              ; LABCELL_X33_Y59_N36                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always12~0                                                                                                                                                                                                              ; LABCELL_X33_Y59_N21                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                               ; LABCELL_X29_Y60_N51                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                               ; LABCELL_X29_Y60_N54                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                               ; LABCELL_X29_Y60_N39                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                               ; LABCELL_X29_Y60_N42                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                               ; LABCELL_X31_Y60_N33                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                               ; LABCELL_X31_Y60_N54                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always7~0                                                                                                                                                                                                               ; LABCELL_X31_Y60_N3                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always8~0                                                                                                                                                                                                               ; LABCELL_X29_Y59_N9                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always9~0                                                                                                                                                                                                               ; LABCELL_X29_Y59_N39                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                           ; LABCELL_X29_Y59_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                 ; LABCELL_X33_Y57_N36                   ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_sdram1_data_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                       ; LABCELL_X50_Y58_N51                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_012|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                     ; MLABCELL_X39_Y40_N54                  ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_013|altera_merlin_arbitrator:arb|grant[0]~2                                                                                                                                                                                                                     ; LABCELL_X43_Y41_N24                   ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_014|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                     ; LABCELL_X46_Y41_N24                   ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_016|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                     ; LABCELL_X42_Y39_N12                   ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_017|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                     ; MLABCELL_X25_Y41_N27                  ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_018|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                     ; LABCELL_X36_Y39_N15                   ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                              ; MLABCELL_X28_Y45_N24                  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X22_Y45_N51                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:configure_camera_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X27_Y36_N33                   ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lambda_loaded_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y39_N9                   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:lcu_loaded_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X37_Y36_N27                   ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y38_N27                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:result_ready_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y40_N15                  ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; MLABCELL_X34_Y44_N39                  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_high_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X37_Y44_N57                   ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X27_Y44_N21                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X27_Y43_N0                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X24_Y39_N24                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X19_Y39_N36                   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_status_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X31_Y35_N45                   ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:acc_config_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write                                                                                                                                                                                                            ; LABCELL_X50_Y43_N3                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                   ; LABCELL_X23_Y47_N30                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write                                                                                                                                                                                                    ; MLABCELL_X39_Y48_N21                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                  ; MLABCELL_X21_Y51_N33                  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write                                                                                                                                                                                                   ; LABCELL_X46_Y53_N9                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                  ; LABCELL_X24_Y53_N12                   ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered2_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write                                                                                                                                                                                                   ; LABCELL_X42_Y44_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~1                                                                                                                                                                                                              ; LABCELL_X19_Y49_N39                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|write                                                                                                                                                                                                               ; LABCELL_X45_Y42_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; MLABCELL_X25_Y49_N54                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                             ; FF_X25_Y49_N50                        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; LABCELL_X48_Y48_N54                   ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X48_Y48_N33                   ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:acc_config_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; FF_X48_Y49_N38                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                ; LABCELL_X23_Y47_N3                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                        ; LABCELL_X23_Y47_N9                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                 ; LABCELL_X23_Y47_N27                   ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                     ; FF_X23_Y49_N2                         ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                             ; FF_X24_Y47_N35                        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                ; LABCELL_X40_Y48_N51                   ; 62      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                 ; LABCELL_X40_Y48_N0                    ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                             ; FF_X40_Y48_N56                        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                               ; LABCELL_X27_Y51_N12                   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                       ; MLABCELL_X21_Y51_N18                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                ; MLABCELL_X21_Y51_N27                  ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                            ; FF_X18_Y53_N47                        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                               ; LABCELL_X43_Y51_N12                   ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                ; LABCELL_X46_Y53_N48                   ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                            ; FF_X43_Y53_N20                        ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                               ; LABCELL_X23_Y53_N36                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                       ; LABCELL_X24_Y53_N3                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                ; LABCELL_X24_Y53_N15                   ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                            ; FF_X24_Y53_N44                        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                               ; LABCELL_X45_Y45_N57                   ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                ; LABCELL_X40_Y43_N27                   ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                            ; FF_X43_Y44_N8                         ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                  ; MLABCELL_X21_Y44_N42                  ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                          ; MLABCELL_X21_Y45_N15                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                   ; MLABCELL_X21_Y45_N12                  ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                       ; FF_X18_Y44_N26                        ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                               ; FF_X21_Y44_N50                        ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X29_Y35_N36                   ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                           ; MLABCELL_X28_Y35_N0                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X27_Y35_N9                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                        ; FF_X31_Y37_N38                        ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:configure_camera_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                ; FF_X29_Y35_N23                        ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                           ; LABCELL_X16_Y50_N51                   ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                   ; LABCELL_X19_Y49_N33                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                            ; LABCELL_X13_Y49_N45                   ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; FF_X16_Y49_N14                        ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; FF_X13_Y48_N20                        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                           ; LABCELL_X43_Y43_N12                   ; 62      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                            ; MLABCELL_X47_Y45_N51                  ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:dma_yuv_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; FF_X46_Y42_N44                        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                      ; LABCELL_X46_Y41_N48                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                              ; LABCELL_X50_Y41_N9                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                       ; LABCELL_X48_Y41_N6                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                           ; FF_X45_Y40_N50                        ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lambda_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                   ; FF_X47_Y41_N56                        ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X42_Y36_N0                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                 ; LABCELL_X40_Y36_N42                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X42_Y35_N18                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                              ; FF_X42_Y37_N56                        ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:lcu_loaded_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                      ; FF_X42_Y36_N17                        ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                       ; MLABCELL_X39_Y41_N33                  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                               ; MLABCELL_X39_Y40_N30                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                        ; MLABCELL_X39_Y40_N9                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                            ; FF_X42_Y40_N32                        ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:result_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                    ; FF_X39_Y41_N5                         ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                    ; LABCELL_X36_Y43_N45                   ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                            ; LABCELL_X37_Y43_N9                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                     ; LABCELL_X37_Y43_N57                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                         ; FF_X33_Y43_N56                        ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_high_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                 ; FF_X37_Y43_N56                        ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                     ; LABCELL_X22_Y42_N54                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                             ; LABCELL_X22_Y42_N0                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                      ; MLABCELL_X21_Y42_N9                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                          ; FF_X23_Y42_N50                        ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                  ; FF_X21_Y42_N47                        ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                           ; MLABCELL_X25_Y41_N0                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                   ; LABCELL_X23_Y38_N6                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                            ; LABCELL_X22_Y38_N57                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                ; FF_X24_Y37_N20                        ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                        ; FF_X22_Y38_N14                        ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X35_Y35_N15                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                 ; LABCELL_X36_Y35_N21                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X36_Y35_N48                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                              ; FF_X35_Y35_N14                        ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_status_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                      ; FF_X35_Y35_N26                        ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:camera_control_oc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                       ; MLABCELL_X28_Y45_N33                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:camera_control_oc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                              ; LABCELL_X22_Y45_N24                   ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:camera_control_oc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                    ; MLABCELL_X28_Y45_N0                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:camera_control_oc_s1_agent|m0_write~0                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y45_N33                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:configure_camera_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                     ; MLABCELL_X28_Y36_N15                  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lambda_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                        ; LABCELL_X48_Y39_N24                   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:lcu_loaded_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                           ; LABCELL_X37_Y36_N3                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:result_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                         ; LABCELL_X35_Y38_N54                   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_high_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                      ; MLABCELL_X34_Y44_N15                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                       ; LABCELL_X24_Y43_N3                    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                             ; LABCELL_X23_Y39_N48                   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:yuv_status_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                           ; LABCELL_X31_Y35_N54                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                     ; LABCELL_X48_Y47_N57                   ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                          ; MLABCELL_X39_Y43_N57                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                     ; LABCELL_X43_Y46_N42                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                             ; LABCELL_X45_Y46_N6                    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                          ; LABCELL_X42_Y42_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:acc_config_altera_axi_slave_wr_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                         ; MLABCELL_X47_Y49_N51                  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:acc_config_altera_axi_slave_wr_cmd_width_adapter|int_output_sel[0]~0                                                                                                                                                                                                                   ; LABCELL_X46_Y49_N36                   ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:acc_config_altera_axi_slave_wr_cmd_width_adapter|use_reg                                                                                                                                                                                                                               ; FF_X48_Y48_N11                        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_rd_rsp_width_adapter|always10~1                                                                                                                                                                                                                    ; MLABCELL_X28_Y47_N30                  ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                     ; LABCELL_X27_Y48_N6                    ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_wr_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                 ; LABCELL_X40_Y50_N12                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_wr_cmd_width_adapter|int_output_sel[0]~0                                                                                                                                                                                                           ; LABCELL_X45_Y50_N24                   ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_orig_block_altera_axi_slave_wr_cmd_width_adapter|use_reg                                                                                                                                                                                                                       ; FF_X40_Y50_N32                        ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_rsp_width_adapter|always10~1                                                                                                                                                                                                                   ; LABCELL_X19_Y52_N33                   ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                    ; LABCELL_X19_Y52_N30                   ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                ; LABCELL_X45_Y50_N15                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter|int_output_sel[0]~0                                                                                                                                                                                                          ; LABCELL_X45_Y50_N27                   ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered1_altera_axi_slave_wr_cmd_width_adapter|use_reg                                                                                                                                                                                                                      ; FF_X45_Y50_N59                        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_rsp_width_adapter|always10~1                                                                                                                                                                                                                   ; LABCELL_X23_Y53_N12                   ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                    ; LABCELL_X23_Y53_N48                   ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                ; LABCELL_X45_Y45_N15                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_cmd_width_adapter|int_output_sel[0]~0                                                                                                                                                                                                          ; MLABCELL_X47_Y47_N24                  ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:axi_dma_unfiltered2_altera_axi_slave_wr_cmd_width_adapter|use_reg                                                                                                                                                                                                                      ; FF_X45_Y45_N2                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                   ; LABCELL_X19_Y44_N51                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_cmd_width_adapter|count~1                                                                                                                                                                                                                                         ; LABCELL_X19_Y44_N48                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                         ; FF_X19_Y44_N47                        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_rsp_width_adapter|always10~6                                                                                                                                                                                                                                      ; MLABCELL_X28_Y45_N45                  ; 48      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:camera_control_oc_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                       ; MLABCELL_X28_Y45_N30                  ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                    ; LABCELL_X29_Y35_N15                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                          ; FF_X29_Y35_N14                        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_rsp_width_adapter|always10~3                                                                                                                                                                                                                                       ; LABCELL_X30_Y36_N30                   ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:configure_camera_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                        ; LABCELL_X30_Y36_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_rd_rsp_width_adapter|always10~1                                                                                                                                                                                                                               ; LABCELL_X12_Y49_N45                   ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                                ; LABCELL_X12_Y49_N9                    ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_wr_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                            ; LABCELL_X48_Y45_N51                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_wr_cmd_width_adapter|int_output_sel[0]~0                                                                                                                                                                                                                      ; LABCELL_X48_Y45_N36                   ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:dma_yuv_altera_axi_slave_wr_cmd_width_adapter|use_reg                                                                                                                                                                                                                                  ; FF_X50_Y45_N8                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lambda_loaded_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                       ; LABCELL_X46_Y40_N54                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lambda_loaded_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                             ; FF_X46_Y41_N17                        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lambda_loaded_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                          ; MLABCELL_X47_Y39_N54                  ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lambda_loaded_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                           ; LABCELL_X48_Y39_N27                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lcu_loaded_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y38_N51                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lcu_loaded_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                ; FF_X43_Y37_N23                        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lcu_loaded_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                             ; LABCELL_X37_Y36_N48                   ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:lcu_loaded_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                              ; LABCELL_X37_Y36_N51                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                        ; LABCELL_X40_Y40_N6                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                              ; FF_X39_Y41_N26                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                           ; MLABCELL_X34_Y40_N33                  ; 3       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:result_ready_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                            ; LABCELL_X35_Y38_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                     ; MLABCELL_X34_Y43_N48                  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                           ; FF_X36_Y43_N23                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                        ; LABCELL_X31_Y44_N33                   ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_high_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                         ; LABCELL_X31_Y44_N42                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                      ; MLABCELL_X25_Y42_N42                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                            ; FF_X25_Y42_N20                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                         ; LABCELL_X24_Y43_N6                    ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sad_result_low_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                          ; LABCELL_X24_Y43_N30                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                            ; LABCELL_X27_Y37_N48                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                  ; FF_X25_Y38_N41                        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_rsp_width_adapter|always10~4                                                                                                                                                                                                                                               ; LABCELL_X22_Y39_N48                   ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                ; MLABCELL_X25_Y40_N48                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                          ; LABCELL_X35_Y35_N33                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                ; FF_X36_Y36_N50                        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_rsp_width_adapter|always10~2                                                                                                                                                                                                                                             ; LABCELL_X30_Y34_N12                   ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_status_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                              ; LABCELL_X31_Y35_N3                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_result_ready:result_ready|always1~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y38_N9                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_yuv_ctrl:yuv_ctrl|always0~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y39_N18                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X28_Y49_N14                        ; 173     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                           ; FF_X33_Y61_N17                        ; 8438    ; Async. clear                          ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|Selector63~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y58_N21                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|araddr_r[24]~0                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y57_N18                  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|araddr_r[24]~2                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y58_N0                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|awready_r~1                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y48_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|channel_bytes_read_s[1]~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y59_N57                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|channel_data_r[7]~104                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y59_N36                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[0][63]~16                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y62_N6                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[10][63]~29                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y62_N33                  ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[11][63]~31                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y62_N51                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[12][63]~26                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y62_N24                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[13][63]~28                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y62_N39                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[14][63]~30                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y62_N6                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[15][63]~32                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y62_N30                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[16][63]~33                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y62_N39                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[17][63]~9                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y62_N36                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[18][63]~1                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y62_N21                  ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[19][63]~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y62_N0                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[1][63]~18                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y62_N27                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[20][63]~8                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y62_N33                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[21][63]~3                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y62_N21                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[22][63]~4                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y62_N3                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[23][63]~7                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y62_N30                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[24][63]~6                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y62_N24                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[25][63]~10                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y62_N27                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[26][63]~11                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y60_N9                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[27][63]~35                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y62_N18                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[28][63]~12                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y62_N42                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[29][63]~13                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y62_N9                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[2][63]~20                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y62_N21                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[30][63]~34                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y62_N45                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[31][63]~14                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y62_N51                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[3][63]~22                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y62_N51                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[4][63]~17                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y62_N54                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[5][63]~19                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y62_N3                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[6][63]~21                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y61_N12                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[7][63]~23                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y61_N57                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[8][63]~24                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y62_N15                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo[9][63]~27                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y62_N57                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_data_in_s[31]~1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y61_N6                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_data_in_s[63]~29                                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y61_N9                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_read_index_s[0]~2                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y59_N45                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|fifo_write_index_s[5]~2                                                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y62_N0                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|master_read_state.read_data                                                                                                                                                                                                                                                                                                        ; FF_X28_Y57_N38                        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|master_read~4                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y54_N12                  ; 68      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|read_address_s[3]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y47_N3                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|read_id_s[0]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y47_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|read_id_s[0]~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y47_N39                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[0][15]~17                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y53_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[0][23]~20                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[0][31]~22                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[0][7]~3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y54_N39                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[1][15]~18                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y54_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[1][23]~21                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[1][31]~23                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[1][7]~14                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y54_N57                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][15]~10                                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y53_N45                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][23]~11                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N33                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][31]~12                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y55_N0                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[2][7]~8                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y54_N36                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][15]~19                                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y53_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][23]~5                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y55_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][31]~7                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y55_N24                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|regs[3][7]~13                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y54_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|slave_read_state                                                                                                                                                                                                                                                                                                                   ; FF_X19_Y47_N8                         ; 58      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|slave_write_state.read_data                                                                                                                                                                                                                                                                                                        ; FF_X39_Y48_N38                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|word_flag_s~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y61_N36                  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|write_address_s[2]~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y54_N42                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_orig_block|write_id_s[11]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y40_N57                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y63_N21                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y63_N0                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y63_N3                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~3                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y63_N6                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~4                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y63_N3                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~5                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y63_N9                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~6                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y62_N12                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Decoder1~7                                                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y62_N33                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|Selector66~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y56_N27                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|araddr_r[20]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y54_N24                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|araddr_r[20]~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y56_N24                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|awready_r~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y53_N33                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|channel_bytes_read_s[2]~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y64_N33                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|channel_data_r[13]~24                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y64_N39                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_data_in_s[15]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y58_N48                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_data_in_s[63]~7                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y58_N6                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_read_index_s[0]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y64_N9                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_write_index_s[3]~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y63_N30                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|master_read_state.read_data                                                                                                                                                                                                                                                                                                       ; FF_X46_Y58_N47                        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|master_read~4                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y55_N15                   ; 68      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|read_address_s[3]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y53_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|read_id_s[11]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y52_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|read_id_s[11]~1                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y47_N33                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[0][15]~17                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[0][23]~20                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[0][31]~22                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[0][7]~3                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y54_N54                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[1][15]~18                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[1][23]~21                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[1][31]~23                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[1][7]~14                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y54_N27                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][15]~10                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N45                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][23]~11                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][31]~12                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N6                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[2][7]~8                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y54_N12                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][15]~19                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y54_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][23]~5                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y54_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][31]~7                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y54_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|regs[3][7]~13                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y54_N15                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|slave_read_state                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y52_N50                        ; 58      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|slave_write_state.read_data                                                                                                                                                                                                                                                                                                       ; FF_X46_Y53_N38                        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|word_flag_s~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y58_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|write_address_s[6]~2                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y53_N0                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|write_id_s[11]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y50_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N24                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N27                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N54                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~3                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N51                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~4                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N3                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~5                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N48                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~6                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N21                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Decoder1~7                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y66_N57                   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|Selector63~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y58_N18                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|araddr_r[24]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y56_N24                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|araddr_r[24]~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y58_N0                    ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|awready_r~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y44_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|channel_bytes_read_s[2]~1                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y65_N21                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|channel_data_r[15]~24                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y66_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_data_in_s[15]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y61_N12                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_data_in_s[63]~4                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y61_N0                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[0]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y66_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_write_index_s[2]~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y66_N30                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|master_read_state.read_data                                                                                                                                                                                                                                                                                                       ; FF_X33_Y60_N35                        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|master_read~3                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y59_N48                  ; 68      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|read_address_s[3]~1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y54_N27                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|read_id_s[11]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y53_N54                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|read_id_s[11]~1                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y50_N6                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[0][15]~17                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[0][23]~20                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[0][31]~22                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[0][7]~3                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y54_N36                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[1][15]~18                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[1][23]~21                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[1][31]~23                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[1][7]~14                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y54_N45                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][15]~10                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][23]~11                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N48                  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][31]~12                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N0                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[2][7]~8                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y54_N57                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][15]~19                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][23]~5                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y53_N3                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][31]~7                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y53_N57                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|regs[3][7]~13                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y53_N33                  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|slave_read_state                                                                                                                                                                                                                                                                                                                  ; FF_X21_Y54_N38                        ; 58      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|slave_write_state.read_data                                                                                                                                                                                                                                                                                                       ; FF_X42_Y44_N35                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|word_flag_s~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y60_N45                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|write_address_s[5]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y51_N18                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|write_id_s[11]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y39_N39                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|Selector24~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y60_N15                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|Selector59~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y64_N57                   ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|awaddr_r[2]~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y62_N15                  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|awready_r~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y42_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|comb~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y67_N21                   ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|_~0                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y68_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|_~1                                                                                                                                                                                                                                                  ; LABCELL_X40_Y67_N45                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|cntr_cout[5]~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y67_N21                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                                                                                                                                                                                                                                    ; FF_X39_Y64_N11                        ; 41      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|dffpipe_3dc:wraclr|dffe15a[0]                                                                                                                                                                                                                                                    ; FF_X36_Y67_N8                         ; 53      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y64_N12                  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y67_N3                    ; 20      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|_~0                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y69_N18                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|_~1                                                                                                                                                                                                                                                  ; LABCELL_X42_Y69_N36                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|cntr_cout[5]~0                                                                                                                                                                                                                                       ; LABCELL_X42_Y69_N9                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                                                                                                                                                                                                                                    ; FF_X40_Y64_N29                        ; 40      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|dffpipe_3dc:wraclr|dffe15a[0]                                                                                                                                                                                                                                                    ; FF_X36_Y67_N17                        ; 52      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y64_N6                    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y67_N45                   ; 21      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|_~0                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y65_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|_~1                                                                                                                                                                                                                                                    ; LABCELL_X40_Y66_N45                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|a_graycounter_du6:rdptr_g1p|cntr_cout[5]~0                                                                                                                                                                                                                                         ; LABCELL_X40_Y66_N3                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                                                                                                                                                                                                                                      ; FF_X40_Y62_N44                        ; 39      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|dffpipe_3dc:wraclr|dffe15a[0]                                                                                                                                                                                                                                                      ; FF_X36_Y67_N35                        ; 51      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y62_N15                   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y67_N27                   ; 20      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|master_write_state.read_fifo                                                                                                                                                                                                                                                                                                             ; FF_X50_Y66_N8                         ; 57      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|master_write_state.wait_respond                                                                                                                                                                                                                                                                                                          ; FF_X50_Y66_N20                        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|master_write~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y64_N18                   ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|read_address_s[4]~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y49_N48                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|read_id_s[0]~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y49_N21                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|read_id_s[0]~1                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y46_N42                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][15]~25                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y60_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][23]~32                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][31]~39                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[0][7]~2                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y58_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[1][15]~27                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y57_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[1][23]~34                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[1][31]~41                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y56_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[1][7]~18                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y57_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][15]~9                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y58_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][23]~10                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][31]~11                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N48                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[2][7]~5                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y58_N21                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[3][15]~26                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y59_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[3][23]~33                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y57_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[3][31]~40                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y56_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[3][7]~8                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y59_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][15]~21                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N36                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][23]~28                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y57_N33                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][31]~35                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[4][7]~4                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y60_N21                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[5][15]~22                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y57_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[5][23]~29                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y57_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[5][31]~36                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y56_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[5][7]~13                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y58_N15                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][15]~23                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N6                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][23]~30                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][31]~37                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y58_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[6][7]~14                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y58_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[7][15]~24                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y57_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[7][23]~31                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y57_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[7][31]~38                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y57_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|regs[7][7]~16                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y57_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|restart_dma_and_fifo_r                                                                                                                                                                                                                                                                                                                   ; FF_X35_Y60_N29                        ; 76      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|slave_read_state                                                                                                                                                                                                                                                                                                                         ; FF_X13_Y49_N44                        ; 60      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|slave_write_state.read_data                                                                                                                                                                                                                                                                                                              ; FF_X45_Y42_N2                         ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|turn~7                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y64_N48                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_fifo_data_in_s[7]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y67_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_offset_s[0]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y61_N54                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|u_writes_s[3]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y64_N15                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_fifo_data_in_s[0]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y67_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_offset_s[0]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y61_N54                  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|v_writes_s[3]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y64_N39                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|write_address_s[6]~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y42_N48                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|write_id_s[11]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y44_N3                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_fifo_data_in_s[7]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y67_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_offset_s[1]~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y60_N57                   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|y_writes_s[10]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y62_N57                   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_to_channel:acc_config|regs[13]~2                                                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y48_N33                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_to_channel:acc_config|regs[22]~4                                                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y48_N15                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_to_channel:acc_config|regs[31]~1                                                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y48_N30                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_to_channel:acc_config|regs[7]~3                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y48_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_to_channel:acc_config|write_id_s[0]~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y43_N0                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|Equal5~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y77_N33                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|LCD_green_s[3]~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y77_N9                    ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|LCD_green_s[3]~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y77_N45                   ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|LCD_green_s[3]~4                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y77_N18                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|Selector1~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y77_N24                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|Selector2~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y77_N48                  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|altsyncram_l1b1:fifo_ram|_~0                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y74_N0                    ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|altsyncram_l1b1:fifo_ram|decode_s07:wren_decode_a|eq_node[0]                                                                                                                                                                                                                                                 ; LABCELL_X30_Y74_N27                   ; 24      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|altsyncram_l1b1:fifo_ram|decode_s07:wren_decode_a|eq_node[1]                                                                                                                                                                                                                                                 ; LABCELL_X30_Y74_N36                   ; 24      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                                                                                                                                                                                                                                                                ; FF_X34_Y77_N59                        ; 180     ; Async. clear, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|dffpipe_3dc:wraclr|dffe15a[0]                                                                                                                                                                                                                                                                                ; FF_X30_Y74_N32                        ; 95      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y77_N18                  ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y74_N9                    ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|h[2]~0                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y77_N51                  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; LTP_Controller:LTP_Controller|h[2]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y77_N42                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_smf:cntr1|cout_actual                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y74_N36                  ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RAW_to_RGB:RAW_to_RGB|dval_ctrl                                                                                                                                                                                                                                                                                                                                                               ; FF_X28_Y74_N53                        ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode|w_anode468w[3]                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y41_N45                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode|w_anode486w[3]~0                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y41_N36                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode|w_anode497w[3]~0                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y41_N39                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode|w_anode508w[3]                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y41_N57                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode|w_anode519w[3]~0                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y41_N51                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode|w_anode530w[3]~0                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y41_N42                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|decode_51a:rden_decode|w_anode541w[3]~0                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y41_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|NOT_rgb_to_yuv_4k00_2k40_core_inst_rgb_to_yuv_4k00_2k40_core_staller_inst_not_core_wen                                                                                                                                                                                                                                                          ; LABCELL_X16_Y43_N30                   ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|nx1006_repl                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y41_N48                   ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|nx1008_repl                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y44_N57                  ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|nx21208z1                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y43_N42                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|nx24676z1                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y44_N51                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|nx60244z14                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y43_N54                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|rgb_to_yuv_4k00_2k40_core_inst_and_6k2_cse                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y43_N24                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|rgb_to_yuv_4k00_2k40_core_inst_and_6k6_cse                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y43_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|rgb_to_yuv_4k00_2k40_core_inst_rgb_to_yuv_4k00_2k40_core_B_rsci_1k_inst_rgb_to_yuv_4k00_2k40_core_B_rsci_1k_B_rsc_wait_dp_inst_reg_B_rsci_bcwt                                                                                                                                                                                                  ; FF_X15_Y43_N38                        ; 62      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y57_N54                   ; 109     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CAMERA_PIXCLK                                                                                                                                       ; PIN_AG2                               ; 810     ; Global Clock         ; GCLK0            ; --                        ;
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                     ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 1       ; Global Clock         ; GCLK5            ; --                        ;
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                     ; PLLOUTPUTCOUNTER_X0_Y6_N1             ; 20469   ; Global Clock         ; GCLK4            ; --                        ;
; Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                     ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 258     ; Global Clock         ; GCLK6            ; --                        ;
; Clock_Reset:Clock_Reset|rst_n_0                                                                                                                     ; MLABCELL_X52_Y3_N39                   ; 9777    ; Global Clock         ; GCLK3            ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                  ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK14           ; --                        ;
; Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X33_Y61_N17                        ; 8438    ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx18260z1                                                                               ; 1628    ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_main_sad_parallel_core_core_fsm_inst_reg_state_var_8g__repl ; 725     ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|main_sad_parallel_core_inst_and_1g565_cse                                               ; 694     ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|nx16899z1                                                                               ; 630     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X38_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X38_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X38_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X38_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X38_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X38_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X76_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X69_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X49_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_0b:mem|\altsyncram:ix12_0b                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X26_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_1b:mem_0b|\altsyncram:ix12_1b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X26_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_2b:mem_1b|\altsyncram:ix12_2b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X26_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_3b:mem_2b|\altsyncram:ix12_3b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X26_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_4b:mem_3b|\altsyncram:ix12_4b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X26_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|ram_dq_8b_5b:mem_4b|\altsyncram:ix12_5b                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X26_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                      ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X76_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                   ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X76_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                   ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X76_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                   ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X76_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                       ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                       ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                       ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                       ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                       ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X49_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X49_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X49_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X49_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                       ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_0c:mem|\altsyncram:ix20_0c                                       ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_1c:mem_0c|\altsyncram:ix20_1c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_2c:mem_1c|\altsyncram:ix20_2c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_3c:mem_2c|\altsyncram:ix20_3c                                    ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_0d:mem|\altsyncram:ix20_0d                                     ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|\altsyncram:ix12_1d                                  ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|ram_dq_8d_0d:mem|\altsyncram:ix20_0d                                     ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang27|ram_dq_8d_1d:mem_0d|\altsyncram:ix12_1d                                  ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X14_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|\altsyncram:ix12_0e                                              ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_1e:mem_0e|\altsyncram:ix20_1e                                           ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_2e:mem_1e|\altsyncram:ix20_2e                                           ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                               ; M10K_X26_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ram_dq_8f_0f:mem|\altsyncram:ix20_0f                                      ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ram_dq_8f_1f:mem_0f|\altsyncram:ix12_1f                                   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                               ; M10K_X14_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem|\altsyncram:ix15_1g                                       ; AUTO ; Single Port      ; Single Clock ; 2048         ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 10240  ; 2048                        ; 5                           ; --                          ; --                          ; 10240               ; 1           ; 0          ; None                               ; M10K_X38_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem|\altsyncram:ix21_2g                                       ; AUTO ; Single Port      ; Single Clock ; 2048         ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 10240  ; 2048                        ; 5                           ; --                          ; --                          ; 10240               ; 1           ; 0          ; None                               ; M10K_X26_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem|\altsyncram:ix27_3g                                       ; AUTO ; Single Port      ; Single Clock ; 2048         ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 10240  ; 2048                        ; 5                           ; --                          ; --                          ; 10240               ; 1           ; 0          ; None                               ; M10K_X26_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem|\altsyncram:ix32_4g                                       ; AUTO ; Single Port      ; Single Clock ; 2048         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 2048                        ; 4                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                               ; M10K_X26_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem|\altsyncram:ix37_5g                                       ; AUTO ; Single Port      ; Single Clock ; 2048         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 2048                        ; 4                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                               ; M10K_X38_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem|\altsyncram:ix42_6g                                       ; AUTO ; Single Port      ; Single Clock ; 2048         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 2048                        ; 4                           ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                               ; M10K_X38_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_0g:mem|\altsyncram:ix9_0g                                        ; AUTO ; Single Port      ; Single Clock ; 2048         ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 10240  ; 2048                        ; 5                           ; --                          ; --                          ; 10240               ; 1           ; 0          ; None                               ; M10K_X26_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g|\altsyncram:ix16_7g                                    ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 5            ; 2048         ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 2048                        ; 5                           ; 2048                        ; 5                           ; 10240               ; 1           ; 0          ; None                               ; M10K_X41_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g|\altsyncram:ix27_8g                                    ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 5            ; 2048         ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 2048                        ; 5                           ; 2048                        ; 5                           ; 10240               ; 1           ; 0          ; None                               ; M10K_X41_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g|\altsyncram:ix38_9g                                    ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 5            ; 2048         ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 2048                        ; 5                           ; 2048                        ; 5                           ; 10240               ; 1           ; 0          ; None                               ; M10K_X41_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g|\altsyncram:ix49_1g0                                   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 5            ; 2048         ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 2048                        ; 5                           ; 2048                        ; 5                           ; 10240               ; 1           ; 0          ; None                               ; M10K_X41_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g|\altsyncram:ix58_1g1                                   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 4            ; 2048         ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 2048                        ; 4                           ; 2048                        ; 4                           ; 8192                ; 1           ; 0          ; None                               ; M10K_X41_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g|\altsyncram:ix67_1g2                                   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 4            ; 2048         ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 2048                        ; 4                           ; 2048                        ; 4                           ; 8192                ; 1           ; 0          ; None                               ; M10K_X41_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_3g2_1g:mem_0g|\altsyncram:ix76_1g3                                   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 4            ; 2048         ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 2048                        ; 4                           ; 2048                        ; 4                           ; 8192                ; 1           ; 0          ; None                               ; M10K_X41_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_0g:mem_1g|\altsyncram:ix12_1g4                                    ; AUTO ; Single Port      ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1           ; 0          ; None                               ; M10K_X38_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_1g:mem_2g|\altsyncram:ix12_1g5                                    ; AUTO ; Single Port      ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1           ; 0          ; None                               ; M10K_X38_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|ram_dq_8g_2g:mem_3g|\altsyncram:ix12_1g6                                    ; AUTO ; Single Port      ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1           ; 0          ; None                               ; M10K_X49_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_camera_control_oc:camera_control_oc|altsyncram:the_altsyncram|altsyncram_31a2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port   ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; Kvazaar_QSYS_camera_control_oc.hex ; M10K_X38_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_u|dcfifo_jsp1:auto_generated|altsyncram_mh71:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 64           ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 64                          ; 64                          ; 4096                ; 2           ; 0          ; None                               ; M10K_X38_Y68_N0, M10K_X38_Y67_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:chroma_v|dcfifo_jsp1:auto_generated|altsyncram_mh71:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 64           ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 64                          ; 64                          ; 4096                ; 2           ; 0          ; None                               ; M10K_X41_Y68_N0, M10K_X41_Y67_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_write_yuv:dma_yuv|dcfifo_mixed_widths:luma_y|dcfifo_jsp1:auto_generated|altsyncram_mh71:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 64           ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 64                          ; 64                          ; 4096                ; 2           ; 0          ; None                               ; M10K_X41_Y66_N0, M10K_X38_Y66_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width      ;
; LTP_Controller:LTP_Controller|dcfifo:dcfifo_component|dcfifo_2ep1:auto_generated|altsyncram_l1b1:fifo_ram|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 24           ; 16384        ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 393216 ; 16384                       ; 24                          ; 16384                       ; 24                          ; 393216              ; 48          ; 0          ; None                               ; M10K_X41_Y74_N0, M10K_X41_Y75_N0, M10K_X26_Y80_N0, M10K_X26_Y79_N0, M10K_X26_Y78_N0, M10K_X26_Y77_N0, M10K_X41_Y72_N0, M10K_X41_Y71_N0, M10K_X14_Y77_N0, M10K_X14_Y76_N0, M10K_X26_Y72_N0, M10K_X38_Y72_N0, M10K_X49_Y74_N0, M10K_X49_Y75_N0, M10K_X38_Y75_N0, M10K_X38_Y74_N0, M10K_X38_Y69_N0, M10K_X26_Y70_N0, M10K_X38_Y73_N0, M10K_X41_Y73_N0, M10K_X14_Y78_N0, M10K_X14_Y71_N0, M10K_X26_Y68_N0, M10K_X14_Y70_N0, M10K_X14_Y69_N0, M10K_X14_Y72_N0, M10K_X26_Y69_N0, M10K_X26_Y71_N0, M10K_X41_Y80_N0, M10K_X41_Y79_N0, M10K_X49_Y73_N0, M10K_X49_Y77_N0, M10K_X38_Y71_N0, M10K_X38_Y70_N0, M10K_X26_Y76_N0, M10K_X26_Y75_N0, M10K_X41_Y69_N0, M10K_X41_Y70_N0, M10K_X41_Y76_N0, M10K_X49_Y76_N0, M10K_X38_Y77_N0, M10K_X38_Y76_N0, M10K_X26_Y73_N0, M10K_X26_Y74_N0, M10K_X38_Y78_N0, M10K_X38_Y79_N0, M10K_X41_Y77_N0, M10K_X41_Y78_N0                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; RAW_to_RGB:RAW_to_RGB|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_gqg1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 798          ; 24           ; 798          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 19152  ; 798                         ; 24                          ; 798                         ; 24                          ; 19152               ; 3           ; 0          ; None                               ; M10K_X14_Y75_N0, M10K_X14_Y74_N0, M10K_X14_Y73_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:b_data|altsyncram_ci04:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Single Port      ; Single Clock ; 52000        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 416000 ; 52000                       ; 8                           ; --                          ; --                          ; 416000              ; 53          ; 0          ; B.hex                              ; M10K_X38_Y42_N0, M10K_X26_Y22_N0, M10K_X58_Y33_N0, M10K_X41_Y33_N0, M10K_X49_Y21_N0, M10K_X69_Y30_N0, M10K_X41_Y41_N0, M10K_X49_Y44_N0, M10K_X69_Y31_N0, M10K_X41_Y28_N0, M10K_X41_Y25_N0, M10K_X69_Y35_N0, M10K_X26_Y41_N0, M10K_X26_Y45_N0, M10K_X38_Y41_N0, M10K_X58_Y31_N0, M10K_X49_Y31_N0, M10K_X41_Y26_N0, M10K_X58_Y26_N0, M10K_X26_Y37_N0, M10K_X38_Y47_N0, M10K_X5_Y35_N0, M10K_X49_Y23_N0, M10K_X49_Y32_N0, M10K_X49_Y24_N0, M10K_X49_Y35_N0, M10K_X5_Y47_N0, M10K_X26_Y47_N0, M10K_X14_Y20_N0, M10K_X14_Y28_N0, M10K_X14_Y22_N0, M10K_X38_Y33_N0, M10K_X14_Y39_N0, M10K_X41_Y44_N0, M10K_X41_Y45_N0, M10K_X38_Y21_N0, M10K_X41_Y30_N0, M10K_X41_Y21_N0, M10K_X49_Y29_N0, M10K_X14_Y42_N0, M10K_X5_Y42_N0, M10K_X5_Y44_N0, M10K_X69_Y33_N0, M10K_X49_Y30_N0, M10K_X49_Y33_N0, M10K_X38_Y29_N0, M10K_X14_Y36_N0, M10K_X14_Y27_N0, M10K_X49_Y25_N0, M10K_X41_Y29_N0, M10K_X41_Y31_N0, M10K_X58_Y20_N0, M10K_X14_Y38_N0                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Single Port      ; Single Clock ; 52000        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 416000 ; 52000                       ; 8                           ; --                          ; --                          ; 416000              ; 56          ; 0          ; G.hex                              ; M10K_X26_Y49_N0, M10K_X26_Y46_N0, M10K_X5_Y45_N0, M10K_X49_Y43_N0, M10K_X5_Y38_N0, M10K_X14_Y26_N0, M10K_X26_Y40_N0, M10K_X26_Y48_N0, M10K_X49_Y48_N0, M10K_X38_Y45_N0, M10K_X38_Y43_N0, M10K_X5_Y40_N0, M10K_X49_Y41_N0, M10K_X5_Y37_N0, M10K_X41_Y48_N0, M10K_X41_Y46_N0, M10K_X49_Y42_N0, M10K_X49_Y40_N0, M10K_X41_Y40_N0, M10K_X26_Y44_N0, M10K_X14_Y40_N0, M10K_X5_Y46_N0, M10K_X14_Y48_N0, M10K_X14_Y25_N0, M10K_X5_Y43_N0, M10K_X5_Y33_N0, M10K_X38_Y26_N0, M10K_X14_Y41_N0, M10K_X14_Y35_N0, M10K_X41_Y38_N0, M10K_X5_Y39_N0, M10K_X41_Y42_N0, M10K_X41_Y24_N0, M10K_X41_Y43_N0, M10K_X26_Y39_N0, M10K_X5_Y36_N0, M10K_X49_Y46_N0, M10K_X49_Y39_N0, M10K_X5_Y32_N0, M10K_X41_Y39_N0, M10K_X38_Y40_N0, M10K_X14_Y37_N0, M10K_X14_Y38_N0, M10K_X38_Y48_N0, M10K_X38_Y44_N0, M10K_X49_Y45_N0, M10K_X14_Y43_N0, M10K_X5_Y41_N0, M10K_X58_Y35_N0, M10K_X14_Y49_N0, M10K_X14_Y46_N0, M10K_X14_Y45_N0, M10K_X5_Y34_N0, M10K_X26_Y18_N0, M10K_X14_Y44_N0, M10K_X26_Y38_N0            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; RGB_to_YUV:RGB_to_YUV|altsyncram:r_data|altsyncram_si04:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Single Port      ; Single Clock ; 52000        ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 416000 ; 52000                       ; 8                           ; --                          ; --                          ; 416000              ; 56          ; 0          ; R.hex                              ; M10K_X26_Y40_N0, M10K_X26_Y42_N0, M10K_X38_Y23_N0, M10K_X38_Y27_N0, M10K_X41_Y35_N0, M10K_X41_Y27_N0, M10K_X58_Y27_N0, M10K_X5_Y37_N0, M10K_X41_Y36_N0, M10K_X26_Y35_N0, M10K_X41_Y20_N0, M10K_X38_Y35_N0, M10K_X41_Y23_N0, M10K_X69_Y32_N0, M10K_X14_Y40_N0, M10K_X14_Y47_N0, M10K_X49_Y38_N0, M10K_X69_Y34_N0, M10K_X26_Y33_N0, M10K_X38_Y22_N0, M10K_X38_Y20_N0, M10K_X14_Y41_N0, M10K_X38_Y38_N0, M10K_X41_Y47_N0, M10K_X41_Y22_N0, M10K_X38_Y28_N0, M10K_X38_Y34_N0, M10K_X58_Y32_N0, M10K_X26_Y39_N0, M10K_X26_Y43_N0, M10K_X38_Y39_N0, M10K_X49_Y34_N0, M10K_X26_Y34_N0, M10K_X38_Y19_N0, M10K_X58_Y34_N0, M10K_X14_Y37_N0, M10K_X38_Y37_N0, M10K_X38_Y25_N0, M10K_X58_Y36_N0, M10K_X14_Y34_N0, M10K_X38_Y36_N0, M10K_X69_Y36_N0, M10K_X26_Y36_N0, M10K_X26_Y23_N0, M10K_X26_Y19_N0, M10K_X26_Y29_N0, M10K_X38_Y18_N0, M10K_X41_Y32_N0, M10K_X26_Y37_N0, M10K_X38_Y49_N0, M10K_X41_Y37_N0, M10K_X38_Y24_N0, M10K_X49_Y36_N0, M10K_X41_Y34_N0, M10K_X58_Y22_N0, M10K_X26_Y38_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 3           ;
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 63          ;
; Total number of DSP blocks      ; 68          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 4           ;
; Fixed Point Unsigned Multiplier ; 130         ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                   ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|cyclonev_mac_2g   ; Two Independent 18x18     ; DSP_X32_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|cyclonev_mac_1g   ; Two Independent 18x18     ; DSP_X32_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_sad_parallel:sad_parallel|cyclonev_mac_0g   ; Two Independent 18x18     ; DSP_X32_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|cyclonev_mac_1f ; Sum of two 18x18          ; DSP_X20_Y37_N0 ; Signed              ; yes                    ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|cyclonev_mac_2f ; Independent 18x18 plus 36 ; DSP_X20_Y39_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|cyclonev_mac_0f ; Independent 9x9           ; DSP_X20_Y41_N0 ; Mixed               ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|cyclonev_mac_0c  ; Sum of two 18x18          ; DSP_X32_Y22_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|cyclonev_mac_1c  ; Sum of two 18x18          ; DSP_X20_Y24_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|cyclonev_mac_0c  ; Sum of two 18x18          ; DSP_X20_Y2_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|cyclonev_mac_1c  ; Sum of two 18x18          ; DSP_X32_Y6_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|cyclonev_mac_0c  ; Sum of two 18x18          ; DSP_X20_Y16_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|cyclonev_mac_1c  ; Sum of two 18x18          ; DSP_X20_Y18_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|cyclonev_mac_0c  ; Sum of two 18x18          ; DSP_X54_Y2_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|cyclonev_mac_1c  ; Sum of two 18x18          ; DSP_X32_Y2_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X54_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang21|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X54_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X54_Y16_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang20|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X54_Y18_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X54_Y33_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang23|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X54_Y30_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X86_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang22|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X32_Y33_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X86_Y8_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X86_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|cyclonev_mac_3c  ; Sum of two 18x18          ; DSP_X20_Y26_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|cyclonev_mac_3c  ; Sum of two 18x18          ; DSP_X54_Y4_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|cyclonev_mac_3c  ; Sum of two 18x18          ; DSP_X20_Y12_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|cyclonev_mac_3c  ; Sum of two 18x18          ; DSP_X32_Y26_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|cyclonev_mac_0c ; Sum of two 18x18          ; DSP_X86_Y28_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|cyclonev_mac_1c ; Sum of two 18x18          ; DSP_X86_Y33_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|cyclonev_mac_0c  ; Sum of two 18x18          ; DSP_X32_Y30_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|cyclonev_mac_1c  ; Sum of two 18x18          ; DSP_X32_Y24_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|cyclonev_mac_0c  ; Sum of two 18x18          ; DSP_X20_Y6_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|cyclonev_mac_1c  ; Sum of two 18x18          ; DSP_X20_Y10_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|cyclonev_mac_0c  ; Sum of two 18x18          ; DSP_X32_Y20_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|cyclonev_mac_1c  ; Sum of two 18x18          ; DSP_X32_Y18_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X20_Y30_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang19|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X20_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X20_Y35_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang26|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X20_Y33_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X54_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang25|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X54_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X54_Y8_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X54_Y10_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang12|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang14|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X86_Y6_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang13|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X86_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang8|cyclonev_mac_2c  ; Sum of two 18x18          ; DSP_X20_Y22_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang7|cyclonev_mac_2c  ; Sum of two 18x18          ; DSP_X54_Y6_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang4|cyclonev_mac_2c  ; Sum of two 18x18          ; DSP_X20_Y8_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|cyclonev_mac_2c  ; Sum of two 18x18          ; DSP_X32_Y28_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X86_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|cyclonev_mac_3c ; Sum of two 18x18          ; DSP_X86_Y35_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|cyclonev_mac_3c  ; Sum of two 18x18          ; DSP_X32_Y4_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X86_Y14_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X86_Y12_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|cyclonev_mac_1b ; Sum of two 18x18          ; DSP_X54_Y14_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|cyclonev_mac_3c  ; Sum of two 18x18          ; DSP_X20_Y20_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|cyclonev_mac_3c  ; Sum of two 18x18          ; DSP_X32_Y14_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang18|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X86_Y18_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang10|cyclonev_mac_2c ; Sum of two 18x18          ; DSP_X86_Y30_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|cyclonev_mac_2c  ; Sum of two 18x18          ; DSP_X20_Y4_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X86_Y16_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang16|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X86_Y10_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|cyclonev_mac_0b ; Sum of two 18x18          ; DSP_X54_Y12_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang6|cyclonev_mac_2c  ; Sum of two 18x18          ; DSP_X20_Y14_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang5|cyclonev_mac_2c  ; Sum of two 18x18          ; DSP_X32_Y16_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 62,187 / 289,320 ( 21 % ) ;
; C12 interconnects                           ; 938 / 13,420 ( 7 % )      ;
; C2 interconnects                            ; 17,110 / 119,108 ( 14 % ) ;
; C4 interconnects                            ; 9,793 / 56,300 ( 17 % )   ;
; DQS bus muxes                               ; 5 / 25 ( 20 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 5 / 25 ( 20 % )           ;
; Direct links                                ; 7,672 / 289,320 ( 3 % )   ;
; Global clocks                               ; 7 / 16 ( 44 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 217 / 852 ( 25 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 160 / 408 ( 39 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 1 / 67 ( 1 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 148 / 282 ( 52 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 4 / 64 ( 6 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 6 / 28 ( 21 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 14,587 / 84,580 ( 17 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,352 / 12,676 ( 11 % )   ;
; R14/C12 interconnect drivers                ; 2,010 / 20,720 ( 10 % )   ;
; R3 interconnects                            ; 23,453 / 130,992 ( 18 % ) ;
; R6 interconnects                            ; 37,188 / 266,960 ( 14 % ) ;
; Spine clocks                                ; 44 / 360 ( 12 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 206       ; 0            ; 206       ; 0            ; 40           ; 206       ; 206       ; 0            ; 206       ; 206       ; 25           ; 146          ; 0            ; 0            ; 0            ; 25           ; 146          ; 0            ; 0            ; 0            ; 3            ; 146          ; 171          ; 0            ; 0            ; 0            ; 0            ; 101          ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 206          ; 0         ; 206          ; 166          ; 0         ; 0         ; 206          ; 0         ; 0         ; 181          ; 60           ; 206          ; 206          ; 206          ; 181          ; 60           ; 206          ; 206          ; 206          ; 203          ; 60           ; 35           ; 206          ; 206          ; 206          ; 206          ; 105          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LCD_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_B[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_B[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_DCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_G[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_HSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_R[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_VSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_XCLKIN      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_RESET_n     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_SCLK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; can_0_tx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_a[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_a[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_ba[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_ba[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_ba[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_casn      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_cke       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_clk_n     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_clk_p     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_csn       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dm[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dm[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dm[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dm[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dm[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_odt       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_rasn      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_resetn    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_wen       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_hps_gtx_clk   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_mdc       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_tx_en     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_txd[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_txd[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_txd[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_txd[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; qspi_clk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; qspi_ss0           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; spi_csn            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; spi_mosi           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; spi_sck            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_clk_mic      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; trace_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; uart_tx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_stp            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_DIM            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_MODE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_POWER_CTL      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_RSTB           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_SHLR           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LCD_UPDN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_TRIGGER     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CAMERA_SDATA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dq[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[5]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[6]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[7]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[8]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[9]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[10]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[11]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[12]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[13]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[14]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[15]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[16]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[17]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[18]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[19]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[20]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[21]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[22]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[23]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[24]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[25]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[26]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[27]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[28]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[29]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[30]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[31]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[32]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[33]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[34]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[35]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[36]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[37]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[38]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dq[39]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_dqs_n[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_n[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_n[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_n[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_n[4]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_p[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_p[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_p[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_p[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3_hps_dqs_p[4]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_intn      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_hps_mdio      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio09             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; i2c_scl_hps        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; i2c_sda_hps        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; qspi_io[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; qspi_io[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; qspi_io[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; qspi_io[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_cmd             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_dat[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_dat[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_dat[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sd_dat[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; usb_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_hps[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_hps[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_hps[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_hps[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_pb_fpga[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_pb_fpga[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_dipsw_fpga[0] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_dipsw_fpga[1] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_dipsw_fpga[2] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_dipsw_fpga[3] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; can_0_rx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_hps_rxd[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_hps_rxd[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_hps_rxd[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_hps_rxd[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_hps_rx_clk    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_hps_rx_dv     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; spi_miso           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_rx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; usb_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; usb_dir            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; usb_nxt            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3_hps_rzq       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_50m_fpga       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_PIXCLK      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_FVAL        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_LVAL        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CAMERA_D[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                               ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                    ; Destination Clock(s)                                                               ; Delay Added in ns ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
; Clock_Reset|alterapll2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; Clock_Reset|alterapll2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 1962.4            ;
; Clock_Reset|alterapll2_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; Clock_Reset|alterapll2_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 45.7              ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                                                    ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_config_temp_data_in_tmp_1c_sva_7c_                                                                                                                              ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_1c:mem_0c|ix64056z12883~portb_address_reg0                                                                                                                                              ; 1.237             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b0_                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_2b:mem_1b|ix10724z12884~porta_we_reg                                                                                                                                                   ; 0.963             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b0_                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang15|ram_dq_8b_4b:mem_3b|ix33630z12884~portb_address_reg0                                                                                                                                             ; 0.902             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_1d_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.892             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_0d_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.888             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_4d_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.867             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_0d_                                                                                                        ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.847             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.833             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.814             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][66]                                                                          ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; 0.797             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                      ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                           ; 0.784             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|main_ip_get_ang_neg_core_inst_reg_config_temp_data_in_tmp_1b_sva_1b0_                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang17|ram_dq_8b_1b:mem_0b|ix65403z12884~porta_we_reg                                                                                                                                                   ; 0.775             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]        ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] ; 0.773             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_data_in_rsci_inst_main_ip_get_ang_zero_core_data_in_rsci_data_in_wait_ctrl_inst_reg_data_in_rsci_icwt                                  ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.771             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_3d_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.770             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                          ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.767             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                             ; 0.756             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_2d_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.752             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0]                               ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; 0.739             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_0d_                                                                                                                                             ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.736             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|Kvazaar_QSYS_mm_interconnect_3_cmd_mux_010:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                      ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                           ; 0.735             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1942                                                                                                                                                   ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|fifo_data_in_s[46]                                                                                                                                                                                          ; 0.735             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_3d_                                                                                                                                             ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.730             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                             ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                             ; 0.719             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|main_ip_get_ang_pos_core_inst_reg_a_1c_sg1_sva_3c_                                                                                                                                                ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang3|ram_dq_8c_1c:mem_0c|ix64056z12883~portb_address_reg0                                                                                                                                              ; 0.707             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|main_ip_get_ang_pos_core_inst_reg_delta_pos_sva_9c_                                                                                                                                               ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_3c:mem_2c|ix64056z12884~porta_we_reg                                                                                                                                                    ; 0.699             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_k_sva_5d_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.693             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_orig_block_altera_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]                                                                         ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_orig_block_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; 0.683             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sad_result_low_s1_agent_rsp_fifo|mem[0][129]                                                                                                                           ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:sad_result_low_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                             ; 0.682             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; 0.680             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_4d_                                                                                                                                             ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.679             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_5d_                                                                                                                                             ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.679             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_for_stage_0d                                                                                                                                                 ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.679             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_core_fsm_inst_reg_state_var_1d_                                                                                                        ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.679             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_2e_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_2e:mem_1e|ix2748z12888~porta_address_reg0                                                                                                                                                      ; 0.678             ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[1]                                                                                                                                                                                        ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|channel_data_r[10]                                                                                                                                                                                          ; 0.678             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_a_1d_sg1_sva_2d_                                                                                                                                             ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.676             ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[0]                                                                                                                                                                                        ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|channel_data_r[10]                                                                                                                                                                                          ; 0.674             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_main_ip_get_dc_core_core_fsm_inst_reg_state_var_3e_                                                                                                                             ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z26527                                                                                                                                                                           ; 0.670             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]        ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] ; 0.669             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                  ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                            ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                             ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                          ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator|wait_latency_counter[1]                                                                                                                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                       ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                       ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                       ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                       ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator|wait_latency_counter[0]                                                                                                                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                        ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                          ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:yuv_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:yuv_ctrl_s1_translator|waitrequest_reset_override                                                                                                             ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                          ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:yuv_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                  ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:yuv_ctrl_s1_cmd_width_adapter|count[0]                                                                                                                           ; 0.666             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                            ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                              ; 0.660             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_3e_                                                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~porta_address_reg0                                                                                                                                                        ; 0.659             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                       ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered1|slave_write_state.wait_valid                                                                                                                                                                                ; 0.658             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_reg_reg_data_out_rsci_ld_core_psct_cse                                                                                                                           ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.655             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_2e_                                                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z26527                                                                                                                                                                           ; 0.653             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_1e_                                                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~porta_address_reg0                                                                                                                                                        ; 0.650             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]        ; 0.641             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7] ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered2_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]        ; 0.641             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_dma_unfiltered1_altera_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0]                              ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:axi_dma_unfiltered1_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] ; 0.637             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_4e_                                                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~porta_address_reg0                                                                                                                                                        ; 0.635             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_a_1e_sg1_sva_0e_                                                                                                                                                            ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~porta_address_reg0                                                                                                                                                        ; 0.635             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][129]                                                                                   ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:dma_yuv_altera_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                   ; 0.634             ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[3]                                                                                                                                                                                        ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|channel_data_r[10]                                                                                                                                                                                          ; 0.629             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ix51243z26567                                                                                                                                                                                     ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_pos:ip_get_ang9|ram_dq_8c_0c:mem|reg_pipe_cyclonev_mac_0c_bx_1c_                                                                                                                                                  ; 0.629             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|main_ip_get_ang_zero_core_inst_main_ip_get_ang_zero_core_data_out_rsci_inst_main_ip_get_ang_zero_core_data_out_rsci_data_out_wait_ctrl_inst_reg_data_out_rsci_icwt                              ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_zero:ip_get_ang11|ram_dq_8d_1d:mem_0d|ix65403z12886~porta_we_reg                                                                                                                                                  ; 0.629             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:camera_control_oc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]                              ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:camera_control_oc_s1_agent_rsp_fifo|mem[1][109]                                                                                                                        ; 0.629             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|ix54114z26565                                                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_planar:ip_get_planar|reg_main_ip_get_planar_core_inst_for_1f_right_temp_acc_1f_itm_sg1_1f_sub8_5f_nx56_pfrt_0f                                                                                                        ; 0.627             ;
; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                ; Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sad_result_low_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                              ; 0.623             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_0b_                                                                                                                                               ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_2b:mem_1b|ix10724z12884~porta_address_reg0                                                                                                                                             ; 0.621             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|main_ip_get_ang_neg_core_inst_reg_a_1b_sg1_sva_1b_                                                                                                                                               ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_ang_neg:ip_get_ang24|ram_dq_8b_2b:mem_1b|ix10724z12884~porta_address_reg0                                                                                                                                             ; 0.621             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_0e_                                                                                                                                                          ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_5e_                                                                                                                                                          ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_6e_                                                                                                                                                          ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_4e_                                                                                                                                                          ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_0e_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_1e_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_1e_                                                                                                                                                          ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_reg_b_1e_sg1_sva_cse_3e_                                                                                                                                                    ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_2e_                                                                                                                                                          ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_reg_acc_psp_sva_1e_3e_                                                                                                                                                          ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|main_ip_get_dc_core_inst_main_ip_get_dc_core_core_fsm_inst_reg_state_var_4e_                                                                                                                             ; IP_SAD_Accelerator:IP_SAD_Accelerator|main_ip_get_dc:ip_get_dc|ram_dq_8e_0e:mem|ix55078z12889~portb_address_reg0                                                                                                                                                        ; 0.620             ;
; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|fifo_read_index_s[2]                                                                                                                                                                                        ; Kvazaar_QSYS:Kvazaar_QSYS|axi3_dma_read:axi_dma_unfiltered2|channel_data_r[10]                                                                                                                                                                                          ; 0.619             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "Kvazaar_IP_acc_Camera"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "RGB_to_YUV:RGB_to_YUV|altsyncram:g_data|altsyncram_hi04:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G14
    Info (11162): Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 243 fanout uses global clock CLKCTRL_G6
    Info (11162): Clock_Reset:Clock_Reset|alterapll_module:alterapll2_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 19744 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): Clock_Reset:Clock_Reset|rst_n_0~CLKENA0 with 9175 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): Kvazaar_QSYS:Kvazaar_QSYS|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 8118 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CAMERA_PIXCLK~inputCLKENA0 with 826 fanout uses global clock CLKCTRL_G7
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver CAMERA_PIXCLK~inputCLKENA0, placed at CLKCTRL_G7
        Info (179012): Refclk input I/O pad CAMERA_PIXCLK is placed onto PIN_AG2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_2ep1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a* 
    Info (332165): Entity dcfifo_jsp1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: '../quartus_settings/Kvazaar_IP_acc_Camera.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 33 -duty_cycle 50.00 -name {Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 33 -duty_cycle 50.00 -name {Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {Clock_Reset|alterapll2_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {Clock_Reset|alterapll2_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {Clock_Reset|alterapll2_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {Clock_Reset|alterapll2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 11 -duty_cycle 50.00 -name {Clock_Reset|alterapll2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {Clock_Reset|alterapll2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'Kvazaar_QSYS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Kvazaar_QSYS/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:Kvazaar_QSYS|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:Kvazaar_QSYS|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_CLK] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_MOSI] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim0_inst_MISO] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_SS0] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(67): hps_io_hps_io_can0_inst_RX could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_can0_inst_RX] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 67
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(68): hps_io_hps_io_can0_inst_TX could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 68
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_can0_inst_TX] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(69): hps_io_hps_io_trace_inst_CLK could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(69): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_CLK] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 69
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(70): hps_io_hps_io_trace_inst_D0 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 70
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D0] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(71): hps_io_hps_io_trace_inst_D1 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(71): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D1] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 71
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(72): hps_io_hps_io_trace_inst_D2 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 72
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D2] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(73): hps_io_hps_io_trace_inst_D3 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(73): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D3] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 73
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(74): hps_io_hps_io_trace_inst_D4 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 74
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D4] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(75): hps_io_hps_io_trace_inst_D5 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(75): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D5] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 75
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(76): hps_io_hps_io_trace_inst_D6 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 76
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D6] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(77): hps_io_hps_io_trace_inst_D7 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(77): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_trace_inst_D7] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 77
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(78): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 78
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(78): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 78
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(79): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 79
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(80): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 80
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(80): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 80
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(81): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 81
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(82): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 82
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(82): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 82
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(83): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 83
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(84): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 84
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(84): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO42] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 84
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(85): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO42] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 85
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(86): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 86
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(86): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO43] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 86
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(87): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 87
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO43] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 87
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_hps_io_border.sdc(88): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 88
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(88): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 88
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO44] -to * File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 88
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_hps_io_border.sdc(89): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 89
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO44] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_hps_io_border.sdc Line: 89
Info (332104): Reading SDC File: 'Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc'
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(18): *fpga_interfaces|f2sdram~FF_3786 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 18
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 18
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3786}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 18
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces|f2sdram~FF_3813 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 36
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 36
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3813}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 36
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces|f2sdram~FF_4499 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 56
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 56
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4499}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 56
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces|f2sdram~FF_4506 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 63
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 63
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4506}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 63
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 75
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces|f2sdram~FF_801 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 83
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 83
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_801}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 83
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at Kvazaar_QSYS_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/Kvazaar_QSYS_hps_0_fpga_interfaces.sdc Line: 95
Warning (332060): Node: CAMERA_PIXCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RGB_to_YUV:RGB_to_YUV|rgb2yuv:rgb_to_yuv_inst|rgb_to_yuv_4k00_2k40_core_inst_reg_write_done_rsci_d is being clocked by CAMERA_PIXCLK
Warning (332060): Node: RAW_to_RGB:RAW_to_RGB|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW_to_RGB:RAW_to_RGB|dval_ctrl_en is being clocked by RAW_to_RGB:RAW_to_RGB|dval_ctrl
Warning (332060): Node: CCD_Configer:CCD_Configer|divided_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Configer:CCD_Configer|exposure_more_reg[0] is being clocked by CCD_Configer:CCD_Configer|divided_clock
Warning (332060): Node: CCD_Configer_I2C:CCD_Configer_I2C|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Configer_I2C:CCD_Configer_I2C|I2C_Controller:u0|SD_COUNTER[0] is being clocked by CCD_Configer_I2C:CCD_Configer_I2C|mI2C_CTRL_CLK
Warning (332060): Node: usb_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb_clk
Warning (332060): Node: i2c_scl_hps was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by i2c_scl_hps
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[3]  to: clkout
    Info (332098): Cell: Clock_Reset|alterapll2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: Clock_Reset|alterapll2_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_764
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_1  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_829
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_2  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_922
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_3  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_955
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_4  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1016
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_5  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1081
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|rd_clk_1  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|rd_clk_2  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|wr_clk_1  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|f2sdram|wr_clk_2  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: Kvazaar_QSYS|hps_0|fpga_interfaces|hps2fpga|clk  to: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[0]_IN (Rise) to ddr3_hps_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[0]_IN (Rise) to ddr3_hps_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[1]_IN (Rise) to ddr3_hps_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[1]_IN (Rise) to ddr3_hps_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[2]_IN (Rise) to ddr3_hps_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[2]_IN (Rise) to ddr3_hps_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[3]_IN (Rise) to ddr3_hps_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[3]_IN (Rise) to ddr3_hps_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[4]_IN (Rise) to ddr3_hps_dqs_p[4]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_hps_dqs_p[4]_IN (Rise) to ddr3_hps_dqs_p[4]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_p[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_p[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_hps_dqs_p[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_hps_dqs_p[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_hps_dqs_p[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_hps_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_hps_dqs_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 25 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):    1.212 Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.000 Clock_Reset|alterapll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   13.333 Clock_Reset|alterapll2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   30.303 Clock_Reset|alterapll2_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.500 ddr3_hps_clk_n
    Info (332111):    2.500 ddr3_hps_clk_p
    Info (332111):    2.500 ddr3_hps_dqs_n[0]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_n[1]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_n[2]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_n[3]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_n[4]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_p[0]_IN
    Info (332111):    2.500 ddr3_hps_dqs_p[0]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_p[1]_IN
    Info (332111):    2.500 ddr3_hps_dqs_p[1]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_p[2]_IN
    Info (332111):    2.500 ddr3_hps_dqs_p[2]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_p[3]_IN
    Info (332111):    2.500 ddr3_hps_dqs_p[3]_OUT
    Info (332111):    2.500 ddr3_hps_dqs_p[4]_IN
    Info (332111):    2.500 ddr3_hps_dqs_p[4]_OUT
    Info (332111):    2.500 Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 Kvazaar_QSYS|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:01:26
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CAMERA_STROBE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_ALT_ADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SCL_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDA_SDI_SDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DITH" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_ADDR_SEL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LSENSOR_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TOUCH_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TOUCH_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TOUCH_INT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_100m_fpga" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_148_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_148_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_25m_fpga" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_bot1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_enet_fpga_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_enet_fpga_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_osc1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_osc2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_top1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cpu_resetn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_a[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_ba[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_ba[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_ba[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_casn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_cke" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_clk_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_clk_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_csn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dm[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dm[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dm[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dm[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dq[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_dqs_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_odt" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_rasn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_resetn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_rzq" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr3_fpga_wen" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_rx_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_rx_d[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_rx_d[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_rx_d[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_rx_d[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_rx_dv" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_rx_error" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_tx_clk_fb" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_tx_d[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_tx_d[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_tx_d[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_tx_d[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_tx_en" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet1_tx_error" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_rx_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_rx_d[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_rx_d[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_rx_d[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_rx_d[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_rx_dv" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_rx_error" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_tx_clk_fb" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_tx_d[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_tx_d[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_tx_d[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_tx_d[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_tx_en" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet2_tx_error" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet_dual_resetn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet_fpga_mdc" is assigned to location or region, but does not exist in design
    Warning (15706): Node "enet_fpga_mdio" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gxb_rx_l4_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gxb_rx_l4_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gxb_tx_l4_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gxb_tx_l4_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hps_resetn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "i2c_scl_fpga" is assigned to location or region, but does not exist in design
    Warning (15706): Node "i2c_sda_fpga" is assigned to location or region, but does not exist in design
    Warning (15706): Node "max_fpga_miso" is assigned to location or region, but does not exist in design
    Warning (15706): Node "max_fpga_mosi" is assigned to location or region, but does not exist in design
    Warning (15706): Node "max_fpga_sck" is assigned to location or region, but does not exist in design
    Warning (15706): Node "max_fpga_ssel" is assigned to location or region, but does not exist in design
    Warning (15706): Node "mictor_rstn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_perstn_in" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_perstn_out" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_prsnt2_x1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_prsnt2_x4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_refclk_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_refclk_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_rx_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_smbclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_smbdat" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_tx_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pcie_waken" is assigned to location or region, but does not exist in design
    Warning (15706): Node "refclk_ql2_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "refclk_ql2_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_pwren" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_clk148_dn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_clk148_up" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_fault" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_rsti" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_rx_bypass" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_rx_en" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_tx_en" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdi_tx_sd_hdn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_b2_data[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_empty" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_full" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_oen" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_rdn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_resetn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_scl" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_sda" is assigned to location or region, but does not exist in design
    Warning (15706): Node "usb_wrn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_dipsw_hps[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_dipsw_hps[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_dipsw_hps[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_dipsw_hps[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_led_fpga[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_led_fpga[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_led_fpga[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_led_fpga[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_pb_hps[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_pb_hps[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_pb_hps[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_pb_hps[3]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:02:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:31
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:01:52
Info (11888): Total time spent on timing analysis during the Fitter is 79.16 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:33
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[8] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[0] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[1] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[2] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[3] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[4] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[5] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[6] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[7] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[9] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[10] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[11] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[12] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[13] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[14] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[15] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[16] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[17] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[18] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[19] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[20] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[21] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[22] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[23] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[24] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[25] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[26] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[27] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[28] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[29] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[30] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[31] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[32] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[33] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[34] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[35] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[36] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[37] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[38] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_hps_dq[39] uses the SSTL-15 Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_hps_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_hps_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_hps_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_hps_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_hps_dqs_n[4] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_hps_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_hps_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_hps_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_hps_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: Kvazaar_QSYS:Kvazaar_QSYS|Kvazaar_QSYS_hps_0:hps_0|Kvazaar_QSYS_hps_0_hps_io:hps_io|Kvazaar_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_hps_dqs_p[4] uses the Differential 1.5-V SSTL Class I I/O standard File: P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.v Line: 59
Info (144001): Generated suppressed messages file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 409 warnings
    Info: Peak virtual memory: 8283 megabytes
    Info: Processing ended: Sun Apr 11 12:10:26 2021
    Info: Elapsed time: 00:11:16
    Info: Total CPU time (on all processors): 00:22:59


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_IP_acc_Camera.fit.smsg.


