// Seed: 3470526698
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_6;
  assign id_3 = -1;
  assign module_1.type_24 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    id_10,
    input wire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    input tri id_7,
    output tri id_8
);
  supply0 id_11, id_12, id_13 = id_7 & 1;
  wire id_14, id_15;
  wire  id_16;
  wire  id_17;
  uwire id_18 = id_6;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17,
      id_14,
      id_13
  );
endmodule
