// Seed: 2922968711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output uwire id_0
    , id_21,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    output uwire id_7,
    input tri0 id_8,
    output uwire id_9,
    output uwire id_10,
    input wire id_11,
    input wand id_12,
    output supply1 id_13,
    output supply1 id_14,
    input supply1 id_15,
    output wand id_16,
    input tri0 id_17,
    input uwire id_18,
    output wand id_19
);
  wire id_22;
  module_0(
      id_22, id_21, id_22, id_22, id_21, id_21, id_22
  );
  integer id_23;
endmodule
