#Build: Synplify Pro (R) V-2023.09M-5, Build 540R, Apr 29 2025
#install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
#OS: Windows 10 or later
#Hostname: AMY-LT-M79113

# Tue Jan  6 11:37:19 2026

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis
Synopsys HDL Compiler, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v" (library work)
@I::"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v" (library work)
@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":12831:13:12831:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":12843:13:12843:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":12856:13:12856:25|User defined pragma syn_black_box detected

@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreTimer_C0\CoreTimer_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreTimer_C1\CoreTimer_C1.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v" (library MIV_APB3_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_iaddr_reg.v" (library MIV_APB3_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v" (library MIV_APB3_LIB)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\MIV_ESS_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v" (library work)
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":796:18:796:30|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":798:18:798:29|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":1536:18:1536:30|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":1550:18:1550:29|Read directive translate_on.
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v" (library work)
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":21267:12:21267:24|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":21316:12:21316:23|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":21861:20:21861:32|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":21877:20:21877:31|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":22391:12:22391:24|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":22459:12:22459:23|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":25452:12:25452:24|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":25460:12:25460:23|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":25769:12:25769:24|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":25777:12:25777:23|Read directive translate_on.
@W: CS138 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":26989:0:26931:8|Macro definition for RAM_BIST_VIEW_BEHAV not found. Cannot undefine.
@W: CS138 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":26990:0:26931:8|Macro definition for RAM_BIST_VIEW not found. Cannot undefine.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":27214:20:27214:32|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":27217:20:27217:31|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":27227:20:27227:32|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":27237:20:27237:31|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":27242:12:27242:24|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":27300:12:27300:23|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":28378:20:28378:32|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":28381:20:28381:31|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":28391:20:28391:32|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":28401:20:28401:31|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":28406:12:28406:24|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":28464:12:28464:23|Read directive translate_on.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":29121:14:29121:28|Unrecognized synthesis directive dc_script_begin. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":29124:14:29124:26|Unrecognized synthesis directive dc_script_end. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":33910:104:33910:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":34706:104:34706:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":35086:104:35086:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":35316:104:35316:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":35536:104:35536:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":35932:104:35932:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":36264:104:36264:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":36476:104:36476:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":36692:104:36692:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":37011:104:37011:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":37227:104:37227:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":37457:104:37457:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":37837:104:37837:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":38116:104:38116:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":38316:104:38316:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":38581:104:38581:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CG104 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":39241:39:39241:39|Unsized number in concatenation is 32 bits
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":39806:106:39806:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":40250:14:40250:26|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":40254:14:40254:25|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":41809:12:41809:24|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":41814:12:41814:23|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":41866:18:41866:30|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":41880:18:41880:29|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":42004:14:42004:26|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":42037:14:42037:25|Read directive translate_on.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":42208:104:42208:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":42549:104:42549:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v" (library work)
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":618:19:618:31|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":621:19:621:30|Read directive translate_on.
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":624:16:624:28|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":633:16:633:27|Read directive translate_on.
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v" (library work)
@N: CG334 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":481:19:481:31|Read directive translate_off.
@N: CG333 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":484:19:484:30|Read directive translate_on.
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\BaseDesign\BaseDesign.v" (library work)
@I::"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\MSS_syn_comps.v" (library work)
@W: CG100 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\MSS_syn_comps.v":798:13:798:25|User defined pragma syn_black_box detected

Verilog syntax check successful!
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v":70:8:70:28|Synthesizing module miv_rv32_hart_cfg_pkg in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":73:8:73:19|Synthesizing module miv_rv32_pkg in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v":69:8:69:26|Synthesizing module miv_rv32_subsys_pkg in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":314:0:314:5|Synthesizing module work_C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v_unit in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":77:0:77:5|Synthesizing module work_C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v_unit in library work.
Selecting top level module BaseDesign
@N: CG775 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG775 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N: CG775 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v":52:7:52:14|Component MIV_APB3 not found in library "work" or "__hyper__lib__", but found in library MIV_APB3_LIB
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":1662:7:1662:12|Synthesizing module CLKBUF in library work.
Running optimization stage 1 on CLKBUF .......
Finished optimization stage 1 on CLKBUF (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000000
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000000
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000000
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000000
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000000
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000000
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000000
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000000
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000000
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000000
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000000
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000000
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000000
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000000
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000000
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000000
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	UJTAG_SEC_EN=1'b0
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b0000000000000000
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
	USE_UJTAG_SEC=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z1
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
Finished optimization stage 1 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":229:7:229:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Finished optimization stage 1 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
Running optimization stage 1 on corejtagdebug_bufd_34s .......
Finished optimization stage 1 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|Removing wire UTRSTB, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|Removing wire UTMS, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":169:8:169:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":176:8:176:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":183:8:183:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":190:8:190:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":241:28:241:37|Removing wire iURSTB_inv, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z1 .......
@W: CL318 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREJTAGDEBUG_Z1 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v":56:7:56:28|Synthesizing module CoreJTAGDebug_TRSTN_C0 in library work.
Running optimization stage 1 on CoreJTAGDebug_TRSTN_C0 .......
Finished optimization stage 1 on CoreJTAGDebug_TRSTN_C0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v":21:7:21:21|Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_19s_0s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_19s_0s .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreTimer_C0\CoreTimer_C0.v":23:7:23:18|Synthesizing module CoreTimer_C0 in library work.
Running optimization stage 1 on CoreTimer_C0 .......
Finished optimization stage 1 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreTimer_C1\CoreTimer_C1.v":23:7:23:18|Synthesizing module CoreTimer_C1 in library work.
Running optimization stage 1 on CoreTimer_C1 .......
Finished optimization stage 1 on CoreTimer_C1 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":23:7:23:36|Synthesizing module MIV_ESS_C0_CoreGPIO_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b10
	IO_TYPE_1=2'b10
	IO_TYPE_2=2'b10
	IO_TYPE_3=2'b10
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b1010101000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v":38:7:38:40|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":31:7:31:39|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":30:7:30:39|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":31:7:31:39|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:42|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 .......
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v":51:7:51:23|Synthesizing module MIV_APB3_MUXPTOB3 in library MIV_APB3_LIB.
Running optimization stage 1 on MIV_APB3_MUXPTOB3 .......
Finished optimization stage 1 on MIV_APB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v":52:7:52:14|Synthesizing module MIV_APB3 in library MIV_APB3_LIB.

	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b1
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b1
	APBSLOT9ENABLE=1'b1
	APBSLOT10ENABLE=1'b1
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	L_APBSLOT15_REG_EN=1'b1
	L_VERSION_NUM_ADDR=32'b00001111111111111111101111111100
	L_MIV_VERSION_NUM=32'b00000010000000000000000011001000
	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	MADDR_BITS=6'b011100
	UPR_NIBBLE_POSN=4'b0110
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000001000000
	SL7=16'b0000000000000000
	SL8=16'b0000000100000000
	SL9=16'b0000001000000000
	SL10=16'b0000010000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = MIV_APB3_Z4
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v":282:12:282:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on MIV_APB3_Z4 .......
Finished optimization stage 1 on MIV_APB3_Z4 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v":39:7:39:24|Synthesizing module MIV_ESS_APB_TO_APB in library work.

	APB_INITIATOR_0_MIRROR=32'b00000000000000000000000000000001
	APB_INITIATOR_3_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_4_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_11_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_12_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_13_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_14_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_15_MIRROR=32'b00000000000000000000000000000000
	APB_TARGET_0_MIRROR=32'b00000000000000000000000000000000
	APB_TARGET_3_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_4_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_11_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_12_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_13_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_14_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_15_MIRROR=32'b00000000000000000000000000000001
   Generated name = MIV_ESS_APB_TO_APB_Z5
Running optimization stage 1 on MIV_ESS_APB_TO_APB_Z5 .......
Finished optimization stage 1 on MIV_ESS_APB_TO_APB_Z5 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v":39:7:39:16|Synthesizing module RESET_CTRL in library work.

	RST_POR_DURATION=32'b00000000000000001000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = RESET_CTRL_32768s_0s
Running optimization stage 1 on RESET_CTRL_32768s_0s .......
Finished optimization stage 1 on RESET_CTRL_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v":39:7:39:24|Synthesizing module MIV_ESS_RESET_CTRL in library work.

	FAMILY=32'b00000000000000000000000000011010
	RST_POR_DURATION=32'b00000000000000001000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_RESET_CTRL_26s_32768s_0s
Running optimization stage 1 on MIV_ESS_RESET_CTRL_26s_32768s_0s .......
Finished optimization stage 1 on MIV_ESS_RESET_CTRL_26s_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\MIV_ESS_C0.v":223:7:223:16|Synthesizing module MIV_ESS_C0 in library work.
Running optimization stage 1 on MIV_ESS_C0 .......
Finished optimization stage 1 on MIV_ESS_C0 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18474:7:18474:22|Synthesizing module miv_rv32_ifu_iab in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_BUFF_DEPTH=32'b00000000000000000000000000000010
	MI_I_MEM=32'b00000000000000000000000000000000
   Generated name = miv_rv32_ifu_iab_32s_2s_3s_2s_0s
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18721:3:18721:9|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18721:3:18721:9|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18721:3:18721:9|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s .......
Finished optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11889:7:11889:25|Synthesizing module miv_rv32_fetch_unit in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_reset_vector=32'b10000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	IAB_BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_IAB_BUFF_DEPTH=32'b00000000000000000000000000000010
	MAX_IFU_EMI_OS=32'b00000000000000000000000000000011
	LOG2_MAX_IFU_EMI_OS=32'b00000000000000000000000000000010
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	IFU_MEM_ERROR_BIT=32'b00000000000000000000000000000000
	IFU_PARITY_ERROR_BIT=32'b00000000000000000000000000000001
   Generated name = miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6
Running optimization stage 1 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 .......
Finished optimization stage 1 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18916:7:18916:18|Synthesizing module miv_rv32_lsu in library work.

	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
	OS_COUNT_WIDTH=32'b00000000000000000000000000000010
	MAX_OS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_lsu_32s_2s_1s_2s_2s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19009:38:19009:51|Object req_resp_fault is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19017:38:19017:57|Object lsu_emi_req_accepted is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19020:38:19020:53|Object emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19021:38:19021:58|Object next_emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19022:38:19022:62|Object emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19023:38:19023:67|Object next_emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19024:38:19024:49|Object inc_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19025:38:19025:49|Object dec_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19026:38:19026:56|Object emi_req_os_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19027:38:19027:52|Object next_emi_req_os is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
Finished optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 207MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":12771:7:12771:22|Synthesizing module miv_rv32_idecode in library work.

	GEN_DECODE_RV32I=1'b1
	GEN_DECODE_RV32M=32'b00000000000000000000000000000001
	GEN_DECODE_RV32C=32'b00000000000000000000000000000001
	GEN_DECODE_RV32F=32'b00000000000000000000000000000000
   Generated name = miv_rv32_idecode_1_1s_1s_0s
Running optimization stage 1 on miv_rv32_idecode_1_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_idecode_1_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 220MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1115:8:1115:26|Synthesizing module miv_rv32_csr_decode in library work.

	CHECK_ILLEGAL=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_decode_1s_1s_0s
Running optimization stage 1 on miv_rv32_csr_decode_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_decode_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 220MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Synthesizing module miv_rv32_exu in library work.

	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	cfg_div_en=32'b00000000000000000000000000000001
	cfg_fast_mul=32'b00000000000000000000000000000001
	cfg_slow_mul=32'b00000000000000000000000000000000
   Generated name = miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11744:7:11744:18|Synthesizing module miv_rv32_mul in library work.

	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_macc_reg=1'b1
   Generated name = miv_rv32_mul_2s_18446744073709551615s
Running optimization stage 1 on miv_rv32_mul_2s_18446744073709551615s .......
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11775:4:11775:9|Pruning register bits 63 to 33 of gen_reg_macc.in_reg0[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11775:4:11775:9|Pruning register bits 63 to 33 of gen_reg_macc.in_reg1[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11775:4:11775:9|Pruning unused register gen_reg_macc.start_mul_ack. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on miv_rv32_mul_2s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 221MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10766:32:10766:40|Object fpu_frm_i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10767:32:10767:35|Object op_i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":843:10:843:11|Object status_o.NV is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":844:10:844:11|Object status_o.DZ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":845:10:845:11|Object status_o.OF is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":846:10:846:11|Object status_o.UF is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":847:10:847:11|Object status_o.NX is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10773:32:10773:48|Object fpu_operand_order is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10774:32:10774:39|Object op_mod_i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11455:2:11455:7|Pruning unused register slow_mul_ack. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11493:2:11493:7|Pruning unused bits 64 to 32 of exu_result_reg_int[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":317:8:317:19|Synthesizing module miv_rv32_bcu in library work.
Running optimization stage 1 on miv_rv32_bcu .......
Finished optimization stage 1 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6711:7:6711:22|Synthesizing module miv_rv32_irq_reg in library work.

	IRQ_STICKY_CAPTURE=32'b00000000000000000000000000000000
   Generated name = miv_rv32_irq_reg_0s
Running optimization stage 1 on miv_rv32_irq_reg_0s .......
Finished optimization stage 1 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6867:7:6867:23|Synthesizing module miv_rv32_priv_irq in library work.

	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
   Generated name = miv_rv32_priv_irq_3s_0_0
Running optimization stage 1 on miv_rv32_priv_irq_3s_0_0 .......
Finished optimization stage 1 on miv_rv32_priv_irq_3s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1115:8:1115:26|Synthesizing module miv_rv32_csr_decode in library work.

	CHECK_ILLEGAL=32'b00000000000000000000000000000000
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_decode_0s_1s_0s
Running optimization stage 1 on miv_rv32_csr_decode_0s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_decode_0s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000101
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_5s_1s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000011
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_3s_1s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_1s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_0s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000011111
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_31s_0s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000101
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=5'b00000
   Generated name = miv_rv32_csr_gpr_state_reg_5s_1s_0
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_0s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1769:7:1769:27|Synthesizing module miv_rv32_csr_privarch in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
   Generated name = miv_rv32_csr_privarch_Z7
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000011110
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=30'b100000000000000000000000000001
   Generated name = miv_rv32_csr_gpr_state_reg_30s_1s_536870913
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_0
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 266MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4193:18:4193:51|Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4194:18:4194:53|Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4195:18:4195:49|Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4196:18:4196:51|Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4206:18:4206:61|Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4207:18:4207:63|Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4208:18:4208:59|Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4209:18:4209:61|Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4213:18:4213:43|Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4214:18:4214:61|Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4215:18:4215:63|Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4216:18:4216:59|Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4217:18:4217:61|Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4221:18:4221:56|Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4222:18:4222:58|Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4223:18:4223:54|Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4224:18:4224:56|Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4193:18:4193:51|Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4194:18:4194:53|Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4195:18:4195:49|Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4196:18:4196:51|Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4206:18:4206:61|Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4207:18:4207:63|Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4208:18:4208:59|Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4209:18:4209:61|Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4213:18:4213:43|Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4214:18:4214:61|Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4215:18:4215:63|Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4216:18:4216:59|Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4217:18:4217:61|Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4221:18:4221:56|Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4222:18:4222:58|Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4223:18:4223:54|Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4224:18:4224:56|Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b10000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 266MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1935:32:1935:40|Object irq_m_swi is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2113:32:2113:47|Object mcause_sw_rd_sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2114:32:2114:47|Object mcause_sw_wr_sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2217:50:2217:63|Object sw_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2222:50:2222:64|Object ext_msip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2223:50:2223:64|Object ext_mtip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2224:50:2224:64|Object ext_meip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2242:50:2242:69|Object debugger_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2243:50:2243:69|Object debugger_wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_privarch_Z7 .......
@W: CL168 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4310:6:4310:26|Removing instance gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_hit because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on miv_rv32_csr_privarch_Z7 (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7494:7:7494:21|Synthesizing module miv_rv32_expipe in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
	l_core_cfg_gpr_fwd_hzd=1'b0
   Generated name = miv_rv32_expipe_Z8
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5998:7:5998:22|Synthesizing module miv_rv32_gpr_ram in library work.

	ECC_ENABLE=32'b00000000000000000000000000000000
	l_core_cfg_gpr_fwd_hzd=1'b0
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	GPR_DEPTH=32'b00000000000000000000000000100000
   Generated name = miv_rv32_gpr_ram_0s_0_0s_32s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6111:72:6111:89|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6112:72:6112:89|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6113:72:6113:89|Removing redundant assignment.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6344:7:6344:28|Synthesizing module miv_rv32_gpr_ram_array in library work.

	d_width=32'b00000000000000000000000000100000
	addr_width_gpr=32'b00000000000000000000000000000110
	mem_depth=32'b00000000000000000000000000100000
   Generated name = miv_rv32_gpr_ram_array_32s_6s_32s
Running optimization stage 1 on miv_rv32_gpr_ram_array_32s_6s_32s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Found RAM mem_xf, depth=32, width=32
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Found RAM mem_xf, depth=32, width=32
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Found RAM mem_xf, depth=32, width=32
Finished optimization stage 1 on miv_rv32_gpr_ram_array_32s_6s_32s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 266MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6067:15:6067:26|Object ecc_cerr_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6071:16:6071:32|Object gpr_ram_init_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6072:16:6072:32|Object gpr_ram_init_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6073:16:6073:36|Object gpr_ram_init_write_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6076:16:6076:27|Object gpr_mux_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6077:16:6077:27|Object gpr_mux_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6078:16:6078:31|Object gpr_mux_write_en is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_gpr_ram_0s_0_0s_32s .......
Finished optimization stage 1 on miv_rv32_gpr_ram_0s_0_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 249MB peak: 266MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7682:48:7682:66|Object next_stage_ready_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7685:48:7685:75|Object update_ex_retr_ctrl_attbs_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7692:48:7692:68|Object trigger_breakpoint_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7716:48:7716:62|Object exu_op_abort_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7758:48:7758:66|Object next_stage_ready_ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7821:48:7821:67|Object sw_csr_rd_illegal_ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7928:48:7928:72|Object exu_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8058:48:8058:70|Object soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8059:48:8059:75|Object next_soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8071:48:8071:72|Object csr_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8073:48:8073:67|Object csr_explicit_wr_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8099:48:8099:66|Object bus_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8100:48:8100:69|Object parity_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8101:48:8101:66|Object bus_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8102:48:8102:69|Object parity_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_expipe_Z8 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10390:2:10390:7|Pruning unused register sreset. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9191:4:9191:9|Register bit gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5] is always 0.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9191:4:9191:9|Pruning register bit 5 of gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_expipe_Z8 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":564:7:564:19|Synthesizing module miv_rv32_hart in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
   Generated name = miv_rv32_hart_Z9
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":725:39:725:75|Object ifu_expipe_req_branch_excpt_taken_net is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_hart_Z9 .......
Finished optimization stage 1 on miv_rv32_hart_Z9 (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":9927:8:9927:22|Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000000110
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_6s_2s_1s_1s
Opening data file miv_rv32_buffer_6s_2s_1s_1s_buff_data_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_buffer_6s_2s_1s_1s_buff_data_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":9927:8:9927:22|Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000001011
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_11s_2s_1s_1s
Opening data file miv_rv32_buffer_11s_2s_1s_1s_buff_data_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_buffer_11s_2s_1s_1s_buff_data_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000011000000010000000011001000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_50397384
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":9927:8:9927:22|Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000000111
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_7s_2s_1s_1s
Opening data file miv_rv32_buffer_7s_2s_1s_1s_buff_data_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_buffer_7s_2s_1s_1s_buff_data_13288_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_buffer_7s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_7s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4459:8:4459:27|Synthesizing module miv_rv32_subsys_regs in library work.

	REGS_ADDR_WIDTH=32'b00000000000000000000000000001100
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_gpr_ded_reset_en=1'b1
	ICACHE_EN=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	REQ_BUFF_WIDTH=32'b00000000000000000000000000000111
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s
Running optimization stage 1 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s .......
Finished optimization stage 1 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2448:8:2448:35|Synthesizing module miv_rv32_subsys_interconnect in library work.

	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	MAX_OS_I_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_I_TRX=32'b00000000000000000000000000000001
	MAX_OS_D_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_D_TRX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_interconnect_Z10
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2895:47:2895:61|Object tcm1_d_os_other is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2896:47:2896:66|Object udma_ctrl_d_os_other is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_subsys_interconnect_Z10 .......
Finished optimization stage 1 on miv_rv32_subsys_interconnect_Z10 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":79:8:79:22|Synthesizing module miv_rv32_ipcore in library work.

	FAMILY=32'b00000000000000000000000000011010
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	SUBSYS_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_TAS_ADDR_WIDTH=32'b00000000000000000000000000100000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_apb_start_addr=32'b01110000000000000000000000000000
	l_apb_end_addr=32'b01111111111111111111111111111111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_subsys_cfg_start_addr=32'b00000000000000000110000000000000
	l_subsys_cfg_end_addr=32'b00000000000000000110111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_tas_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_tas_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_tcm_tas_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_tas_tcm0_end_addr=32'b00001111111111111111111111100101
	l_tcm_tas_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_tas_tcm1_end_addr=32'b00001111111111111111111111101101
	l_subsys_cfg_tcm_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
	l_hart_cfg_hw_debug=32'b00000000000000000000000000000001
	l_hart_cfg_num_triggers=32'b00000000000000000000000000000010
	l_hart_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_hart_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_hart_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_hart_reset_vector=32'b10000000000000000000000000000000
	l_hart_static_mtvec_base=32'b10000000000000000000000000000100
	l_hart_cfg_static_mtvec_base=1'b0
	l_hart_cfg_static_mtvec_mode=1'b1
	l_hart_static_mtvec_mode=2'b00
	l_hart_num_sys_ext_irqs=32'b00000000000000000000000000000001
	l_hart_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_hart_cfg_time_count_width=32'b00000000000000000000000001000000
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	l_hart_cfg_lsu_fwd=1'b0
	l_hart_cfg_csr_fwd=1'b0
	l_hart_cfg_exu_fwd=1'b0
	l_hart_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	I_REGS=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	ICACHE_DEPTH=32'b00000000000000000000000100000000
	TCM0_DEPTH=32'b00000000000000001000000000000000
	TCM0_WIDTH=32'b00000000000000000000000000001111
	TCM1_DEPTH=32'b00000000000000000000000010000001
	l_hart_total_sys_ext_irqs=32'b00000000000000000000000000000011
   Generated name = miv_rv32_ipcore_Z11
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15930:7:15930:29|Synthesizing module miv_rv32_debug_dtm_jtag in library work.

	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_dtm_jtag_1s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16165:67:16165:73|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16173:67:16173:73|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16193:48:16193:54|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16194:48:16194:54|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16195:48:16195:54|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16196:48:16196:55|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16380:45:16380:49|Removing redundant assignment.
Running optimization stage 1 on miv_rv32_debug_dtm_jtag_1s .......
Finished optimization stage 1 on miv_rv32_debug_dtm_jtag_1s (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15668:7:15668:25|Synthesizing module miv_rv32_debug_fifo in library work.

	WIDTH=32'b00000000000000000000000000101001
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_fifo_41s_1s_1s
Running optimization stage 1 on miv_rv32_debug_fifo_41s_1s_1s .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15811:0:15811:5|Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Found RAM fifo_memory, depth=2, width=41
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15791:0:15791:5|Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15785:0:15785:5|Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_debug_fifo_41s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15668:7:15668:25|Synthesizing module miv_rv32_debug_fifo in library work.

	WIDTH=32'b00000000000000000000000000100010
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_fifo_34s_1s_1s
Running optimization stage 1 on miv_rv32_debug_fifo_34s_1s_1s .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15811:0:15811:5|Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Found RAM fifo_memory, depth=2, width=34
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15791:0:15791:5|Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15785:0:15785:5|Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_debug_fifo_34s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14934:7:14934:24|Synthesizing module miv_rv32_debug_sba in library work.
Running optimization stage 1 on miv_rv32_debug_sba .......
Finished optimization stage 1 on miv_rv32_debug_sba (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13790:7:13790:23|Synthesizing module miv_rv32_debug_du in library work.
Running optimization stage 1 on miv_rv32_debug_du .......
@W: CL265 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Removing unused bit 23 of command_reg[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Pruning unused bits 19 to 18 of command_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Optimizing register bit abstractcs_busyerr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Pruning unused register abstractcs_busyerr. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on miv_rv32_debug_du (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13452:7:13452:27|Synthesizing module miv_rv32_subsys_debug in library work.

	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_debug_1s
Running optimization stage 1 on miv_rv32_subsys_debug_1s .......
Finished optimization stage 1 on miv_rv32_subsys_debug_1s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10332:8:10332:26|Synthesizing module miv_rv32_rr_pri_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000010
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_2s_1s_1s
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10191:8:10191:25|Synthesizing module miv_rv32_fixed_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_fixed_arb_2s
Running optimization stage 1 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6045:8:6045:36|Synthesizing module miv_rv32_subsys_apb_initiator in library work.

	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_byte_shim=1'b1
	IDLE_ST=3'b000
	SETUP_ST=3'b001
	ACCESS_ST=3'b010
	BH_READ_0_ST=3'b011
	BH_READ_1_ST=3'b100
	BH_WRITE_ST=3'b101
   Generated name = miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6281:36:6281:48|Removing redundant assignment.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\BaseDesign_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 .......
Finished optimization stage 1 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10332:8:10332:26|Synthesizing module miv_rv32_rr_pri_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000011
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_3s_1s_1s
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10191:8:10191:25|Synthesizing module miv_rv32_fixed_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000011
   Generated name = miv_rv32_fixed_arb_3s
Running optimization stage 1 on miv_rv32_fixed_arb_3s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_3s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_3s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10788:8:10788:26|Synthesizing module miv_rv32_subsys_tcm in library work.

	FAMILY=32'b00000000000000000000000000011010
	UDMA_PRESENT=32'b00000000000000000000000000000000
	TCM_TAS_PRESENT=32'b00000000000000000000000000000000
	DEBUG_PRESENT=32'b00000000000000000000000000000001
	CPU_I_PRESENT=32'b00000000000000000000000000000001
	CPU_D_PRESENT=32'b00000000000000000000000000000001
	USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	RAM_DEPTH=32'b00000000000000000010000000000000
	TCM_ADDR_WIDTH=32'b00000000000000000000000000001111
	ECC_ENABLE=32'b00000000000000000000000000000000
	ROM=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR=32'b00000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b00000000000000000000000000000000
	BOOTROM_DEST_ADDR=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm_byte_shim=32'b00000000000000000000000000000001
	RAM_DATA_WIDTH=32'b00000000000000000000000000100000
	CPU_D_DEBUG_PRESENT=32'b00000000000000000000000000000001
	NUM_REQUESTERS=32'b00000000000000000000000000000010
	RAM_WEN_WIDTH=32'b00000000000000000000000000000001
	UDMA_TAS_PRESENT=32'b00000000000000000000000000000000
	BH_INIT=2'b00
	BH_READ=2'b01
	BH_WRITE=2'b10
   Generated name = miv_rv32_subsys_tcm_Z12
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12804:7:12804:36|Synthesizing module miv_rv32_ram_singleport_addreg in library work.

	RAM_DEPTH=32'b00000000000000000010000000000000
	ADDR_WIDTH=32'b00000000000000000000000000001111
	DATA_WIDTH=32'b00000000000000000000000000100000
	WEN_WIDTH=32'b00000000000000000000000000000001
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	TCM_REGS=32'b00000000000000000000000000000000
   Generated name = miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s
Running optimization stage 1 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s .......
@W: CL271 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12863:8:12863:13|Pruning unused bits 1 to 0 of gen_tcm.addr_reg[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12861:19:12861:53|Found RAM mem, depth=8192, width=32
@W: CL297 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12863:8:12863:13|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
Finished optimization stage 1 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 260MB peak: 266MB)
Running optimization stage 1 on miv_rv32_subsys_tcm_Z12 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10961:2:10961:7|Pruning unused register tcm_dma_access_disable_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10961:2:10961:7|Pruning unused register tcm_tas_access_disable_reg. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11237:2:11237:7|Removing unused bit 2 of resp_dest[2:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on miv_rv32_subsys_tcm_Z12 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 266MB)
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1481:45:1481:63|Port-width mismatch for port cpu_i_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1494:45:1494:63|Port-width mismatch for port cpu_d_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1509:45:1509:66|Port-width mismatch for port udma_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1526:44:1526:64|Port-width mismatch for port tcm_tas_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5521:8:5521:36|Synthesizing module miv_rv32_subsys_ahb_initiator in library work.

	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	ICACHE_EN=32'b00000000000000000000000000000000
	ICACHE_BURST_SIZE=32'b00000000000000000000000000001000
	ADDR_ST=2'b00
	DATA_ST=2'b01
	WAIT_ST=2'b10
	burst_cnt_width=32'b00000000000000000000000000000100
	hburst_value=3'b101
   Generated name = miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5
Running optimization stage 1 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning unused register req_complete_reg. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit hsize_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit htrans_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_burst_read to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning register bit 2 of hsize_reg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning unused register req_burst_read. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning register bit 0 of htrans_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12978:7:12978:31|Synthesizing module miv_rv32_subsys_mtime_irq in library work.

	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	SYNC_RESET=32'b00000000000000000000000000000001
	l_mtime_addr_u=32'b00000010000000001011111111111100
	l_mtimecmp_addr_u=32'b00000010000000000100000000000100
   Generated name = miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820
Running optimization stage 1 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
Finished optimization stage 1 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 1 on miv_rv32_ipcore_Z11 .......
Finished optimization stage 1 on miv_rv32_ipcore_Z11 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v":55:7:55:50|Synthesizing module MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32 in library work.

	FAMILY=32'b00000000000000000000000000011010
	RESET_VECTOR_ADDR_1=16'b1000000000000000
	RESET_VECTOR_ADDR_0=16'b0000000000000000
	DEBUGGER=32'b00000000000000000000000000000001
	I_TRACE=32'b00000000000000000000000000000001
	AXI_INITIATOR_TYPE=32'b00000000000000000000000000000000
	AXI_TARGET_MIRROR=32'b00000000000000000000000000000000
	AXI_START_ADDR_1=16'b0110000000000000
	AXI_START_ADDR_0=16'b0000000000000000
	AXI_END_ADDR_1=16'b0110111111111111
	AXI_END_ADDR_0=16'b1111111111111111
	AHB_INITIATOR_TYPE=32'b00000000000000000000000000000001
	AHB_TARGET_MIRROR=32'b00000000000000000000000000000001
	AHB_START_ADDR_1=16'b1000000000000000
	AHB_START_ADDR_0=16'b0000000000000000
	AHB_END_ADDR_1=16'b1000111111111111
	AHB_END_ADDR_0=16'b1111111111111111
	APB_INITIATOR_TYPE=32'b00000000000000000000000000000001
	APB_TARGET_MIRROR=32'b00000000000000000000000000000000
	APB_START_ADDR_1=16'b0111000000000000
	APB_START_ADDR_0=16'b0000000000000000
	APB_END_ADDR_1=16'b0111111111111111
	APB_END_ADDR_0=16'b1111111111111111
	TCM_PRESENT=32'b00000000000000000000000000000001
	TCM_START_ADDR_1=16'b0100000000000000
	TCM_START_ADDR_0=16'b0000000000000000
	TCM_END_ADDR_1=16'b0100000000000000
	TCM_END_ADDR_0=16'b0111111111111111
	TCM_TAS_PRESENT=32'b00000000000000000000000000000000
	TAS_START_ADDR_1=16'b0100000000000000
	TAS_START_ADDR_0=16'b0000000000000000
	TAS_END_ADDR_1=16'b0100000000000000
	TAS_END_ADDR_0=16'b0011111111111111
	C_EXT=32'b00000000000000000000000000000001
	F_EXT=32'b00000000000000000000000000000000
	M_EXT=32'b00000000000000000000000000000001
	GEN_MUL_TYPE=32'b00000000000000000000000000000010
	VECTORED_INTERRUPTS=32'b00000000000000000000000000000000
	NUM_EXT_IRQS=32'b00000000000000000000000000000001
	FWD_REGS=32'b00000000000000000000000000000000
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	GPR_REGS=32'b00000000000000000000000000000000
	BOOTROM_PRESENT=32'b00000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_START_ADDR_LOWER=16'b0000000000000000
	BOOTROM_SRC_END_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_END_ADDR_LOWER=16'b0011111111111111
	BOOTROM_DEST_ADDR_UPPER=16'b0100000000000000
	BOOTROM_DEST_ADDR_LOWER=16'b0000000000000000
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	I_REGS=32'b00000000000000000000000000000000
	MIV_HART_ID=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	SUBSYS_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_TAS_ADDR_WIDTH=32'b00000000000000000000000000100000
	MAX_EXT_IRQS=32'b00000000000000000000000000001000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
	l_hart_cfg_hw_debug=32'b00000000000000000000000000000001
	l_hart_cfg_num_triggers=32'b00000000000000000000000000000010
	l_subsys_cfg_tcm_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_tas_present=32'b00000000000000000000000000000000
	l_apb_start_addr=32'b01110000000000000000000000000000
	l_apb_end_addr=32'b01111111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
	l_tcm_tas_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_tas_tcm0_end_addr=32'b00001111111111111111111111100101
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_tas_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_tas_tcm1_end_addr=32'b00001111111111111111111111101101
	l_tcm_tas_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_tas_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_subsys_cfg_start_addr=32'b00000000000000000110000000000000
	l_subsys_cfg_end_addr=32'b00000000000000000110111111111111
	l_hart_cfg_time_count_width=32'b00000000000000000000000001000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	l_hart_reset_vector=32'b10000000000000000000000000000000
	l_hart_mtvec_offset=28'b0000000000000000000000000100
	l_hart_static_mtvec_base=32'b10000000000000000000000000000100
	l_hart_cfg_static_mtvec_base=1'b0
	l_hart_cfg_static_mtvec_mode=1'b1
	l_hart_static_mtvec_mode=2'b00
	l_hart_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_hart_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_hart_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_hart_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_hart_num_sys_ext_irqs=32'b00000000000000000000000000000001
	l_hart_cfg_lsu_fwd=1'b0
	l_hart_cfg_csr_fwd=1'b0
	l_hart_cfg_exu_fwd=1'b0
	l_hart_cfg_gpr_type=1'b0
	l_icache_en=32'b00000000000000000000000000000000
	l_mi_i_mem=32'b00000000000000000000000000000000
   Generated name = MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v":343:13:343:33|Removing wire tcm_tas_udma_ctrl_irq, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 .......
Finished optimization stage 1 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v":79:7:79:22|Synthesizing module MIV_RV32_CFG1_C0 in library work.
Running optimization stage 1 on MIV_RV32_CFG1_C0 .......
Finished optimization stage 1 on MIV_RV32_CFG1_C0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":5:7:5:34|Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0.v":264:7:264:15|Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1702:7:1702:10|Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v":5:7:5:64|Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR .......
@W: CL168 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v":71:7:71:24|Synthesizing module PF_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v":29:7:29:54|Synthesizing module PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.

	FAMILY=32'b00000000000000000000000000011010
	MEM_DEPTH=32'b00000000000000100000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	MEM_AWIDTH=32'b00000000000000000000000000010001
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":29:7:29:60|Synthesizing module PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010001
	PIPE=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000000100000000000000000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":201:31:201:39|Removing wire ahb_write, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":208:31:208:41|Removing wire hready_ctrl, as there is no assignment to it.
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":616:8:616:13|Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":599:9:599:14|Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":500:3:500:8|Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":489:3:489:8|Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":429:0:429:5|Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":420:0:420:5|Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":407:0:407:5|Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":397:0:397:5|Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":352:0:352:5|Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s .......
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":199:7:199:9|Synthesizing module OR4 in library work.
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":102:7:102:10|Synthesizing module CFG2 in library work.
Running optimization stage 1 on CFG2 .......
Finished optimization stage 1 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":578:7:578:13|Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":96:7:96:10|Synthesizing module CFG3 in library work.
Running optimization stage 1 on CFG3 .......
Finished optimization stage 1 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":108:7:108:10|Synthesizing module CFG1 in library work.
Running optimization stage 1 on CFG1 .......
Finished optimization stage 1 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v":5:7:5:50|Synthesizing module PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
Running optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v":42:7:42:20|Synthesizing module PF_SRAM_AHB_C0 in library work.
Running optimization stage 1 on PF_SRAM_AHB_C0 .......
Finished optimization stage 1 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\BaseDesign\BaseDesign.v":9:7:9:16|Synthesizing module BaseDesign in library work.
Running optimization stage 1 on BaseDesign .......
Finished optimization stage 1 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on BaseDesign .......
Finished optimization stage 2 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on PF_SRAM_AHB_C0 .......
Finished optimization stage 2 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on CFG1 .......
Finished optimization stage 2 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on CFG3 .......
Finished optimization stage 2 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on CFG2 .......
Finished optimization stage 2 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 281MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":387:0:387:5|Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":259:3:259:8|Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":109:28:109:32|Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on MIV_RV32_CFG1_C0 .......
Finished optimization stage 2 on MIV_RV32_CFG1_C0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 .......
Finished optimization stage 2 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 281MB)
Running optimization stage 2 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13005:27:13005:40|Input mtime_count_in is unused.
Finished optimization stage 2 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning unused register req_addr_cnt[3:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5938:2:5938:7|Trying to extract state machine for register ahb_st.
Extracted state machine for register ahb_st
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5541:49:5541:64|Input subsys_parity_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5550:49:5550:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5553:49:5553:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5561:49:5561:62|Input cpu_d_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5562:49:5562:63|Input cpu_d_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5564:49:5564:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5568:49:5568:64|Input cpu_d_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5573:49:5573:62|Input udma_req_valid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5575:49:5575:67|Input udma_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5576:49:5576:67|Input udma_req_wr_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5577:49:5577:61|Input udma_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5578:49:5578:62|Input udma_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5579:49:5579:61|Input udma_req_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5580:49:5580:63|Input udma_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5581:49:5581:60|Input udma_req_len is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5582:49:5582:64|Input udma_req_wr_data is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5583:49:5583:66|Input udma_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5584:49:5584:69|Input udma_req_wr_data_last is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5587:49:5587:63|Input udma_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12824:48:12824:51|Input port bits 1 to 0 of addr[14:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12822:48:12822:51|Input rstb is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12825:48:12825:49|Input ce is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12827:48:12827:52|Input ret1n is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12828:48:12828:58|Input pg_override is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12829:48:12829:57|Input ecc_bypass is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12830:48:12830:61|Input ram_err_inject is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12835:48:12835:56|Input ram_sb_in is unused.
Finished optimization stage 2 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_subsys_tcm_Z12 .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11056:2:11056:7|Trying to extract state machine for register cpu_d_wr_rd_state.
Extracted state machine for register cpu_d_wr_rd_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11056:2:11056:7|Pruning register bits 3 to 1 of cpu_d_req_wr_byte_en_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10821:49:10821:64|Input subsys_parity_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10830:49:10830:68|Input cpu_i_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10832:49:10832:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10834:49:10834:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10840:49:10840:68|Input cpu_d_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10842:49:10842:62|Input cpu_d_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10843:49:10843:63|Input cpu_d_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10845:49:10845:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10847:49:10847:67|Input cpu_d_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10849:49:10849:64|Input cpu_d_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10855:49:10855:62|Input udma_req_valid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10857:49:10857:67|Input udma_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10858:49:10858:67|Input udma_req_wr_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10859:49:10859:61|Input udma_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10860:49:10860:62|Input udma_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10861:49:10861:61|Input udma_req_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10862:49:10862:63|Input udma_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10863:49:10863:60|Input udma_req_len is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10864:49:10864:64|Input udma_req_wr_data is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10865:49:10865:66|Input udma_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10867:49:10867:63|Input udma_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10874:49:10874:70|Input tcm_dma_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10875:49:10875:70|Input tcm_tas_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10876:49:10876:65|Input tcm_tas_req_valid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10878:49:10878:70|Input tcm_tas_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10879:49:10879:70|Input tcm_tas_req_wr_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10880:49:10880:64|Input tcm_tas_req_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10881:49:10881:66|Input tcm_tas_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10882:49:10882:67|Input tcm_tas_req_wr_data is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10883:49:10883:69|Input tcm_tas_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10885:49:10885:66|Input tcm_tas_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_tcm_Z12 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_fixed_arb_3s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_3s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_3s_1s_1s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Trying to extract state machine for register hipri_req_ptr.
Extracted state machine for register hipri_req_ptr
State machine has 7 reachable states with original encodings of:
   001
   010
   011
   100
   101
   110
   111
Finished optimization stage 2 on miv_rv32_rr_pri_arb_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6231:6:6231:11|Trying to extract state machine for register gen_apb_byte_shim.apb_st.
Extracted state machine for register gen_apb_byte_shim.apb_st
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6063:49:6063:64|Input subsys_parity_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6070:49:6070:68|Input cpu_i_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6072:49:6072:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6074:49:6074:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6080:49:6080:68|Input cpu_d_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6083:49:6083:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6087:49:6087:64|Input cpu_d_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Trying to extract state machine for register hipri_req_ptr.
Extracted state machine for register hipri_req_ptr
State machine has 3 reachable states with original encodings of:
   01
   10
   11
Finished optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_subsys_debug_1s .......
Finished optimization stage 2 on miv_rv32_subsys_debug_1s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 283MB)
Running optimization stage 2 on miv_rv32_debug_du .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14736:0:14736:8|Trying to extract state machine for register debug_state.
Extracted state machine for register debug_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Trying to extract state machine for register command_reg_state.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13800:39:13800:52|Input dmi_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_debug_du (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 283MB)
Running optimization stage 2 on miv_rv32_debug_sba .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|Trying to extract state machine for register sba_state.
Extracted state machine for register sba_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on miv_rv32_debug_sba (CPU Time 0h:00m:01s, Memory Used current: 280MB peak: 285MB)
Running optimization stage 2 on miv_rv32_debug_fifo_34s_1s_1s .......
Finished optimization stage 2 on miv_rv32_debug_fifo_34s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 285MB)
Running optimization stage 2 on miv_rv32_debug_fifo_41s_1s_1s .......
Finished optimization stage 2 on miv_rv32_debug_fifo_41s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 285MB)
Running optimization stage 2 on miv_rv32_debug_dtm_jtag_1s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16135:12:16135:20|Trying to extract state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat.
Extracted state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16013:12:16013:20|Trying to extract state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState.
Extracted state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15942:48:15942:60|Input dtm_req_ready is unused.
Finished optimization stage 2 on miv_rv32_debug_dtm_jtag_1s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_ipcore_Z11 .......
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":191:50:191:60|Input m_timer_irq is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":227:50:227:72|Input tcm1_cpu_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":228:50:228:72|Input tcm1_dma_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":229:50:229:72|Input tcm1_tas_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":230:50:230:62|Input tcm_tas_paddr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":231:50:231:64|Input tcm_tas_paddr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":232:50:232:62|Input tcm_tas_pprot is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":233:50:233:61|Input tcm_tas_psel is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":234:50:234:64|Input tcm_tas_penable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":235:50:235:63|Input tcm_tas_pwrite is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":236:50:236:63|Input tcm_tas_pwdata is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":237:50:237:65|Input tcm_tas_pwdata_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":248:50:248:63|Input tcm1_ram_sb_in is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":252:50:252:60|Input axi_aclk_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":261:50:261:60|Input axi_arready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":264:50:264:58|Input axi_rresp is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":265:50:265:58|Input axi_rdata is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":266:50:266:58|Input axi_rlast is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":267:50:267:56|Input axi_rid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":269:50:269:59|Input axi_rvalid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":270:50:270:61|Input axi_r_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":280:50:280:60|Input axi_awready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":286:50:286:59|Input axi_wready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":289:50:289:58|Input axi_bresp is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":290:50:290:56|Input axi_bid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":292:50:292:59|Input axi_bvalid is unused.
Finished optimization stage 2 on miv_rv32_ipcore_Z11 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_subsys_interconnect_Z10 .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2494:49:2494:66|Input port bits 11 to 0 of cfg_apb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2495:49:2495:64|Input port bits 11 to 0 of cfg_apb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2496:49:2496:66|Input port bits 11 to 0 of cfg_ahb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2497:49:2497:64|Input port bits 11 to 0 of cfg_ahb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2500:49:2500:73|Input port bits 11 to 0 of cfg_subsys_cfg_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2501:49:2501:71|Input port bits 11 to 0 of cfg_subsys_cfg_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2502:49:2502:67|Input port bits 11 to 0 of cfg_tcm0_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2503:49:2503:65|Input port bits 11 to 0 of cfg_tcm0_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2492:49:2492:66|Input cfg_axi_start_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2493:49:2493:64|Input cfg_axi_end_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2498:49:2498:72|Input cfg_udma_ctrl_start_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2499:49:2499:70|Input cfg_udma_ctrl_end_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2504:49:2504:67|Input cfg_tcm1_start_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2505:49:2505:65|Input cfg_tcm1_end_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2575:49:2575:63|Input apb_trx_os_d_rd is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\BaseDesign_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on miv_rv32_subsys_interconnect_Z10 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4490:49:4490:71|Input port bits 3 to 1 of cpu_regs_req_wr_byte_en[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4495:49:4495:68|Input port bits 31 to 3 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_buffer_7s_2s_1s_1s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found RAM gen_buff_loop[0].buff_data, depth=2, width=7
Finished optimization stage 2 on miv_rv32_buffer_7s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found RAM gen_buff_loop[0].buff_data, depth=2, width=11
Finished optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found RAM gen_buff_loop[0].buff_data, depth=2, width=6
Finished optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_hart_Z9 .......
Finished optimization stage 2 on miv_rv32_hart_Z9 (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_gpr_ram_array_32s_6s_32s .......
@W: CL247 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6360:31:6360:36|Input port bit 5 of waddr0[5:0] is unused

Finished optimization stage 2 on miv_rv32_gpr_ram_array_32s_6s_32s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_gpr_ram_0s_0_0s_32s .......
Finished optimization stage 2 on miv_rv32_gpr_ram_0s_0_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 279MB peak: 285MB)
Running optimization stage 2 on miv_rv32_expipe_Z8 .......
Finished optimization stage 2 on miv_rv32_expipe_Z8 (CPU Time 0h:00m:01s, Memory Used current: 277MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_privarch_Z7 .......
@W: CL247 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1854:60:1854:72|Input port bit 1 of excpt_trigger[1:0] is unused

Finished optimization stage 2 on miv_rv32_csr_privarch_Z7 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_csr_decode_0s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_decode_0s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_priv_irq_3s_0_0 .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 31 to 25 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 21 to 12 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 10 to 8 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 6 to 4 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 2 to 0 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6896:43:6896:57|Input port bits 9 to 3 of sys_ext_irq_src[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on miv_rv32_priv_irq_3s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_irq_reg_0s .......
Finished optimization stage 2 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_bcu .......
Finished optimization stage 2 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_mul_2s_18446744073709551615s .......
@W: CL247 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11760:40:11760:47|Input port bit 0 of mul_type[5:0] is unused

Finished optimization stage 2 on miv_rv32_mul_2s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 295MB)
Running optimization stage 2 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Pruning register bits 31 to 6 of mul_div_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 (CPU Time 0h:00m:01s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on miv_rv32_csr_decode_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_decode_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on miv_rv32_idecode_1_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_idecode_1_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 3 of gen_req_buff_loop[1].req_buff_resp_fault[1][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 3 of gen_req_buff_loop[0].req_buff_resp_fault[0][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Optimizing register bit gen_req_buff_loop[0].req_buff_resp_fault[0][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Optimizing register bit gen_req_buff_loop[1].req_buff_resp_fault[1][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 1 of gen_req_buff_loop[0].req_buff_resp_fault[0][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 1 of gen_req_buff_loop[1].req_buff_resp_fault[1][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 .......
Finished optimization stage 2 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=16
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=32
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
Finished optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_C0 .......
Finished optimization stage 2 on MIV_ESS_C0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_RESET_CTRL_26s_32768s_0s .......
Finished optimization stage 2 on MIV_ESS_RESET_CTRL_26s_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on RESET_CTRL_32768s_0s .......
Finished optimization stage 2 on RESET_CTRL_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_APB_TO_APB_Z5 .......
Finished optimization stage 2 on MIV_ESS_APB_TO_APB_Z5 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_APB3_Z4 .......
Finished optimization stage 2 on MIV_APB3_Z4 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_APB3_MUXPTOB3 .......
Finished optimization stage 2 on MIV_APB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s .......
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s .......
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 .......
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CoreTimer_C1 .......
Finished optimization stage 2 on CoreTimer_C1 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CoreTimer_C0 .......
Finished optimization stage 2 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CoreTimer_32s_1s_19s_0s .......
Finished optimization stage 2 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CoreJTAGDebug_TRSTN_C0 .......
Finished optimization stage 2 on CoreJTAGDebug_TRSTN_C0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on BUFD .......
Finished optimization stage 2 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Finished optimization stage 2 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on UJTAG .......
Finished optimization stage 2 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on COREJTAGDEBUG_Z1 .......
Finished optimization stage 2 on COREJTAGDEBUG_Z1 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)
Running optimization stage 2 on CLKBUF .......
Finished optimization stage 2 on CLKBUF (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 312MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 300MB peak: 312MB)

Process took 0h:00m:33s realtime, 0h:00m:32s cputime

Process completed successfully.
# Tue Jan  6 11:37:53 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan  6 11:37:54 2026

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\BaseDesign_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 33MB peak: 35MB)

Process took 0h:00m:34s realtime, 0h:00m:33s cputime

Process completed successfully.
# Tue Jan  6 11:37:54 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 540R, Built Apr 29 2025 09:15:16, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 129MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan  6 11:37:56 2026

###########################################################]
Premap Report

# Tue Jan  6 11:37:56 2026


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202309act, Build 395R, Built Apr 29 2025 06:36:49, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 202MB peak: 202MB)

Reading constraint file: C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\designer\BaseDesign\synthesis.fdc
@L: C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign_scck.rpt 
See clock summary report "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 236MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
NConnInternalConnection caching is on
@W: FX1183 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18726:4:18726:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_addr_req[0][31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18726:4:18726:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[2].buff_entry_addr_req[2][31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18726:4:18726:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[1].buff_entry_addr_req[1][31:0] is being ignored due to limitations in architecture. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11473:2:11473:7|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.quotient[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_fflags_flags.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_cause.gen_bit_reset.state_val[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset.state_val[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base.gen_bit_reset.state_val[29:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mcause_excpt_code.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dpc_pc.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14495:2:14495:10|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_data_ready because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14495:2:14495:10|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_data_ready because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[1].buff_data[1][5:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data[0][5:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[1].buff_data[1][10:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data[0][10:0] is being ignored due to limitations in architecture. 
@N: FX1171 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Found instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[1].buff_data[1][6:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|User-specified initial value defined for instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[0].buff_data[0][6:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 299MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 299MB)

@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microchip\miv\miv_ess_reset_ctrl\2.0.101\rtl\miv_ess_reset_ctrl.v":82:3:82:10|Removing instance BOOT_RST (in view: work.MIV_ESS_RESET_CTRL_26s_32768s_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@W: MO129 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coregpio_0\rtl\vlog\core\coregpio.v":317:12:317:17|Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_0[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coregpio_0\rtl\vlog\core\coregpio.v":317:12:317:17|Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_0[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coregpio_0\rtl\vlog\core\coregpio.v":317:12:317:17|Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coregpio_0\rtl\vlog\core\coregpio.v":317:12:317:17|Sequential instance MIV_ESS_C0_0.CoreGPIO_0.xhdl1.GEN_BITS_2[2] is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\miv_ess_c0.v":810:0:810:19|Removing instance MIV_ESS_APB_TO_APB_0 (in view: work.MIV_ESS_C0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16308:7:16308:15|Removing sequential instance genblk3\.shift_active_high\.shift_active_low\.dr_tdo (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6361:2:6361:7|Removing sequential instance paddr_p (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6231:6:6231:11|Removing sequential instance gen_apb_byte_shim\.pwdata_p[3:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10961:2:10961:7|Sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0.u_subsys_TCM_0.tcm_cpu_access_disable_reg is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10452:2:10452:7|Sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0.u_subsys_TCM_0.u_TCM_req_arb.is_locked is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10461:2:10461:7|Removing sequential instance sel_reg[2:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance hwdata_p[3:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_p_reg (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4653:2:4653:23|Removing instance u_subsys_parity_en_reg (in view: work.miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4904:4:4904:42|Removing instance gen_tcm0_irq_pend\.u_subsys_irq_tcm0_ecc_err_corr_pend_reg (in view: work.miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4923:4:4923:44|Removing instance gen_tcm0_irq_pend\.u_subsys_irq_tcm0_ecc_err_uncorr_pend_reg (in view: work.miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance gen_buff_loop\[0\]\.buff_data\[0\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance gen_buff_loop\[1\]\.buff_data\[1\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6376:4:6376:9|Removing sequential instance q2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Removing sequential instance mem_xf_2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7090:6:7090:31|Removing instance gen_ext_sys_irq\[0\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_3s_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7090:6:7090:31|Removing instance gen_ext_sys_irq\[1\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_3s_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2565:4:2565:35|Removing instance u_csr_gpr_state_reg_fflags_flags (in view: work.miv_rv32_csr_privarch_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6097:2:6097:7|Removing sequential instance gpr_rs3_rd_valid_reg (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6097:2:6097:7|Removing sequential instance gpr_rs3_rd_sel_reg[5:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2594:4:2594:30|Removing instance u_csr_gpr_state_reg_frm_frm (in view: work.miv_rv32_csr_privarch_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9245:6:9245:11|Removing sequential instance gen_gpr_ex_attbs_rd_ex\.gen_debug_gpr_rd_sel_pipeline\.de_ex_pipe_gpr_rs3_rd_sel_ex[5:0] (in view: work.miv_rv32_expipe_Z8(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":31:8:31:13|Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":32:8:32:11|Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":190:8:190:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":183:8:183:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":176:8:176:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":169:8:169:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":362:0:362:5|Removing sequential instance HTRANS_d[1] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":544:9:544:14|Removing sequential instance genblk1\.hreadyout_d (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":643:9:643:14|Removing sequential instance genblk1\.haddr_incr[3:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":662:9:662:14|Removing sequential instance genblk1\.last_nibble[6:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":557:9:557:14|Removing sequential instance genblk1\.wrap_cond[10:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 299MB peak: 299MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 299MB peak: 299MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 299MB peak: 300MB)

@N: FP130 |Promoting Net CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.iUDRCK on CLKINT  I_1 
@N: FX1185 |Applying syn_allowed_resources dsps=12 on compile point miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 
@N: FX1185 |Applying syn_allowed_resources blockrams=4 on compile point miv_rv32_expipe_Z8 
@N: FX1185 |Applying syn_allowed_resources blockrams=19 on compile point MIV_RV32_CFG1_C0 
@N: FX1184 |Applying syn_allowed_resources blockrams=308,dsps=280 on top level netlist BaseDesign 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 304MB peak: 304MB)



Clock Summary
******************

          Start                                         Requested     Requested     Clock                        Clock                     Clock
Level     Clock                                         Frequency     Period        Type                         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK                                       50.0 MHz      20.000        declared                     default_clkgroup          1    
1 .         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     50.0 MHz      20.000        generated (from REF_CLK)     async1_1                  2669 
                                                                                                                                                
0 -       System                                        100.0 MHz     10.000        system                       system_clkgroup           0    
                                                                                                                                                
0 -       TCK                                           6.0 MHz       166.670       declared                     async1_2                  0    
                                                                                                                                                
0 -       COREJTAGDEBUG_Z1|N_2_inferred_clock           100.0 MHz     10.000        inferred                     Inferred_clkgroup_0_2     184  
================================================================================================================================================



Clock Load Summary
***********************

                                            Clock     Source                                                                                                   Clock Pin                                                                                                                                  Non-clock Pin     Non-clock Pin                                                                                                  
Clock                                       Load      Pin                                                                                                      Seq Example                                                                                                                                Seq Example       Comb Example                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK                                     1         REF_CLK(port)                                                                                            PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                                                                               -                 CLKBUF_0.I(BUFGP)                                                                                              
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     2669      PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                                             PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.B_CLK                                              -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                           
System                                      0         -                                                                                                        -                                                                                                                                          -                 -                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                           
TCK                                         0         TCK(port)                                                                                                -                                                                                                                                          -                 -                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                           
COREJTAGDEBUG_Z1|N_2_inferred_clock         184       CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.genblk1\.rst_synch_reg[1:0].C     -                 MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.un1_jtag_tck.I[0](inv)
===========================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v":215:0:215:5|Found inferred clock COREJTAGDEBUG_Z1|N_2_inferred_clock which controls 184 sequential elements including CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 297MB peak: 304MB)

Encoding state machine xmit_state[5:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16135:12:16135:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[6:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
Encoding state machine cpu_d_wr_rd_state[2:0] (in view: work.miv_rv32_subsys_tcm_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine ahb_st[2:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 298MB peak: 304MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 302MB peak: 304MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 202MB peak: 304MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Tue Jan  6 11:38:01 2026

###########################################################]
Map & Optimize Report

# Tue Jan  6 11:38:01 2026


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: AMY-LT-M79113

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 395R, Built Apr 29 2025 06:36:49, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 202MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 202MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 202MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 202MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N: MF104 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Found compile point of type hard on View view:work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog) 
@N: MF104 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7494:7:7494:21|Found compile point of type hard on View view:work.miv_rv32_expipe_Z8(verilog) 
@N: MF104 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_rv32_cfg1_c0\miv_rv32_cfg1_c0.v":79:7:79:22|Found compile point of type hard on View view:work.MIV_RV32_CFG1_C0(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Tue Jan  6 11:38:02 2026
Mapping MIV_RV32_CFG1_C0 as a separate process
Mapping miv_rv32_expipe_Z8 as a separate process
Mapping BaseDesign as a separate process
Mapping miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\basedesign\basedesign.v":9:7:9:16|Mapping Top level view:work.BaseDesign(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 277MB peak: 286MB)

@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":32:8:32:11|Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":31:8:31:13|Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1(verilog)) has its enable tied to GND.
@N: BZ173 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|ROM MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_CFG1_C0(verilog)) mapped in logic.
@N: MO106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|Found ROM MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_CFG1_C0(verilog)) with 10 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 283MB peak: 286MB)

@N: MO231 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance MIV_ESS_C0_0.CoreUARTapb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance MIV_ESS_C0_0.CoreUARTapb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.MIV_RV32_CFG1_C0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16135:12:16135:20|There are no possible illegal states for state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.MIV_RV32_CFG1_C0(verilog)); safe FSM implementation is not required.
Encoding state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.MIV_RV32_CFG1_C0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.cpu_d_wr_rd_state[2:0] (in view: work.MIV_RV32_CFG1_C0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.MIV_RV32_CFG1_C0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.MIV_RV32_CFG1_C0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.MIV_RV32_CFG1_C0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|There are no possible illegal states for state machine MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.MIV_RV32_CFG1_C0(verilog)); safe FSM implementation is not required.
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11165:64:11165:92|Found 32 by 32 bit equality operator ('==') MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un152_exu_alu_result (in view: work.MIV_RV32_CFG1_C0(verilog))
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z14(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance Count[31:0] 
@N: MO231 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 286MB peak: 286MB)

Auto Dissolve of PF_SRAM_AHB_C0_0 (inst of view:work.PF_SRAM_AHB_C0(verilog))

Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 296MB peak: 296MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: FF150 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11794:22:11794:39|Multiplier MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.data_out[32:0] implemented with multiple MACC_PA blocks using cascade/shift feature.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 303MB peak: 326MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 305MB peak: 326MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 331MB peak: 331MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 331MB peak: 332MB)


Finished preparing to map (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 332MB peak: 332MB)


Finished technology mapping (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 371MB peak: 383MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:31s		   -32.18ns		3049 /      1437
   2		0h:00m:31s		   -32.18ns		2985 /      1437

   3		0h:00m:32s		   -32.18ns		2985 /      1437


   4		0h:00m:32s		   -32.18ns		2985 /      1437

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 375MB peak: 383MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 375MB peak: 383MB)


Finished mapping BaseDesign
MCP Status: 3 jobs running

@N: MF106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Mapping Compile point view:work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 266MB peak: 267MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 271MB peak: 271MB)

Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.hipri_req_ptr[6:0] (in view: work.BaseDesign(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.gen_apb_byte_shim\.apb_st[5:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.cpu_d_wr_rd_state[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9798:4:9798:9|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9414:2:9414:7|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Found counter in view:work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog) instance mul_div_cnt[5:0] 
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11165:64:11165:92|Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog))

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 276MB peak: 276MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 299MB peak: 299MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: FF150 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11794:22:11794:39|Multiplier fast_mul\.miv_rv32_mul_0.data_out[63:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.hipri_req_ptr[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 293MB peak: 302MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 295MB peak: 302MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 311MB peak: 311MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 311MB peak: 311MB)


Finished preparing to map (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 311MB peak: 311MB)


Finished technology mapping (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 358MB peak: 358MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:28s		    -4.88ns		3085 /       931
   2		0h:00m:28s		    -4.88ns		3058 /       931
   3		0h:00m:29s		    -4.53ns		3058 /       931
   4		0h:00m:29s		    -3.83ns		3057 /       931
   5		0h:00m:30s		    -3.83ns		3057 /       931
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8666:4:8666:7|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.instr_accepted_ex_0 (in view: work.BaseDesign(verilog)) with 121 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5049:4:5049:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode (in view: work.BaseDesign(verilog)) with 35 loads 2 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10059:4:10059:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1] (in view: work.BaseDesign(verilog)) with 13 loads 2 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10059:4:10059:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0] (in view: work.BaseDesign(verilog)) with 13 loads 2 times to improve timing.
@N: FX271 :|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data (in view: work.BaseDesign(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19293:2:19293:7|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.BaseDesign(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9756:2:9756:7|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.stage_state_retr (in view: work.BaseDesign(verilog)) with 36 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11028:4:11028:7|Replicating instance fast_mul\.miv_rv32_mul_0.exu_alu_result_sn_m10 (in view: work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog)) with 126 loads 1 time to improve timing.
Timing driven replication report
Added 12 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   6		0h:00m:35s		    -2.98ns		3078 /       943
   7		0h:00m:35s		    -2.12ns		3086 /       943
   8		0h:00m:36s		    -1.82ns		3087 /       943
   9		0h:00m:36s		    -1.77ns		3094 /       943
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :|Replicating instance G_15_0 (in view: work.BaseDesign(verilog)) with 49 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[1] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[0] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_status_mie.gen_bit_reset\.state_val[0] (in view: work.BaseDesign(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19360:4:19360:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state_valid[1] (in view: work.BaseDesign(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19360:4:19360:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state_valid[0] (in view: work.BaseDesign(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5938:2:5938:7|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[0] (in view: work.BaseDesign(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][2] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10444:16:10444:75|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.gnt[1] (in view: work.BaseDesign(verilog)) with 43 loads 2 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11028:4:11028:7|Replicating instance fast_mul\.miv_rv32_mul_0.exu_alu_result_sn_m6 (in view: work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog)) with 66 loads 1 time to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 43 LUTs via timing driven replication

@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_ebreakm.gen_bit_reset\.state_val[0] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[2] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[3] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 7 LUTs via timing driven replication

  10		0h:00m:37s		    -1.01ns		3168 /       954

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 370MB peak: 370MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:38s; Memory used current: 370MB peak: 371MB)


Finished mapping miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0
MCP Status: 2 jobs running

@N: MF106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7494:7:7494:21|Mapping Compile point view:work.miv_rv32_expipe_Z8(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 270MB peak: 271MB)

@N: BZ173 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|ROM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.BaseDesign(verilog)) mapped in logic.
@N: MO106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|Found ROM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.BaseDesign(verilog)) with 10 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 277MB peak: 277MB)

Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_state[5:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.cpu_d_wr_rd_state[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.hipri_req_ptr[6:0] (in view: work.BaseDesign(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|There are no possible illegal states for state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.BaseDesign(verilog)); safe FSM implementation is not required.
Encoding state machine MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[0] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[2] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Removing sequential instance CoreTimer_C1_0.CoreTimer_C1_0.CtrlReg[0] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Removing sequential instance CoreTimer_C1_0.CoreTimer_C1_0.CtrlReg[2] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.BaseDesign(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9798:4:9798:9|Removing sequential instance gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.miv_rv32_expipe_Z8(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9414:2:9414:7|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11165:64:11165:92|Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog))
@N: FX403 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_xf_1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|RAM gen_gpr\.u_gpr_array_0.mem_xf_1[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_xf[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|RAM gen_gpr\.u_gpr_array_0.mem_xf[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z7(verilog))
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z7(verilog))

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 286MB peak: 286MB)


Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 310MB peak: 310MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: FF150 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11794:22:11794:39|Multiplier fast_mul\.miv_rv32_mul_0.data_out[63:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.hipri_req_ptr[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 314MB peak: 338MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 315MB peak: 338MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 330MB peak: 338MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 330MB peak: 338MB)


Finished preparing to map (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 330MB peak: 338MB)


Finished technology mapping (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 384MB peak: 389MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:36s		    -5.92ns		5425 /      1417
   2		0h:00m:36s		    -4.71ns		5320 /      1417
   3		0h:00m:36s		    -4.63ns		5320 /      1417
   4		0h:00m:37s		    -4.16ns		5320 /      1417
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10444:16:10444:75|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.gnt_i[1] (in view: work.BaseDesign(verilog)) with 47 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19293:2:19293:7|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.BaseDesign(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.BaseDesign(verilog)) with 128 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5856:10:5856:13|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv (in view: work.BaseDesign(verilog)) with 49 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][3] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][3] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][2] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19337:4:19337:9|Replicating instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1] (in view: work.BaseDesign(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[0] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[1] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5032:40:5036:62|Replicating instance u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.debug_mode_enter (in view: work.miv_rv32_expipe_Z8(verilog)) with 58 loads 2 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[2] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":685:6:685:7|Replicating instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.mem_byteen_m[3] (in view: work.BaseDesign(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9756:2:9756:7|Replicating instance stage_state_retr (in view: work.miv_rv32_expipe_Z8(verilog)) with 36 loads 3 times to improve timing.
Timing driven replication report
Added 12 Registers via timing driven replication
Added 48 LUTs via timing driven replication

   5		0h:00m:42s		    -3.35ns		5386 /      1429
   6		0h:00m:43s		    -2.53ns		5390 /      1429
   7		0h:00m:43s		    -2.53ns		5391 /      1429
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11028:4:11028:7|Replicating instance fast_mul\.miv_rv32_mul_0.exu_alu_result_sn_m10 (in view: work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog)) with 126 loads 1 time to improve timing.
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11028:4:11028:7|Replicating instance fast_mul\.miv_rv32_mul_0.exu_alu_result_sn_m6 (in view: work.miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0(verilog)) with 66 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   8		0h:00m:44s		    -2.54ns		5413 /      1429

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:46s; Memory used current: 392MB peak: 392MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 392MB peak: 393MB)


Finished mapping miv_rv32_expipe_Z8
MCP Status: 1 jobs running

@N: MF106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_rv32_cfg1_c0\miv_rv32_cfg1_c0.v":79:7:79:22|Mapping Compile point view:work.MIV_RV32_CFG1_C0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 279MB)

@N: BZ173 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) mapped in logic.
@N: MO106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|Found ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 282MB peak: 282MB)

Encoding state machine PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbcurr_state[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|RAM u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z11(verilog)).
@N: FX702 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0]
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[3:0] is 2 words by 4 bits.
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[3].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[3].
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[7:0] is 2 words by 8 bits.
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[3].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[4].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[5].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[6].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[7].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[3].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[4].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[5].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[6].
@N: FX493 |Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[7].
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory[33:0] is 2 words by 34 bits.
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory[40:0] is 2 words by 41 bits.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.miv_rv32_ipcore_Z11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.miv_rv32_ipcore_Z11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.miv_rv32_ipcore_Z11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.miv_rv32_ipcore_Z11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.miv_rv32_ipcore_Z11(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.miv_rv32_ipcore_Z11(verilog)) because it does not drive other instances.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[1] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[1] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] is 4 words by 1 bits.
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp[0] is 4 words by 1 bits.
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] is 4 words by 32 bits.
@N: MF135 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|RAM MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] is 4 words by 16 bits.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[10] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[11] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[12] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[13] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[9] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[14] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[15] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[1] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[2] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[3] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[4] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[5] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[6] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[7] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[8] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[9] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[10] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[11] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[12] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[13] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[14] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[15] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[1] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[2] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[5] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[6] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[7] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[8] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[3] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[4] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[11] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[12] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[13] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[14] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[15] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[3] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[4] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[5] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[6] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[7] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[8] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[9] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[10] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[1] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[2] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Removing instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z8(verilog))
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z8(verilog))
@N: MF179 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11165:64:11165:92|Found 32 by 32 bit equality operator ('==') u_exu_0.un152_exu_alu_result (in view: work.miv_rv32_expipe_Z8(verilog))
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16135:12:16135:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15548:0:15548:8|Found counter in view:work.miv_rv32_debug_sba(verilog) instance counter[7:0] 
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine cpu_d_wr_rd_state[2:0] (in view: work.miv_rv32_subsys_tcm_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: FX106 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12863:8:12863:13|Using block RAM for single-port RAM
@W: FX107 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12863:8:12863:13|RAM tcm_ram\.u_ram_0.mem[31:0] (in view: work.miv_rv32_subsys_tcm_Z12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11056:2:11056:7|Removing sequential instance cpu_d_req_addr_reg[0] (in view: work.miv_rv32_subsys_tcm_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11056:2:11056:7|Removing sequential instance cpu_d_req_addr_reg[1] (in view: work.miv_rv32_subsys_tcm_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine hipri_req_ptr[6:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
Encoding state machine ahb_st[2:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[17] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[18] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[19] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[20] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[21] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[22] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[23] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[24] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[25] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[26] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[27] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[28] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[29] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[30] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Removing sequential instance haddr_reg[31] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@N: MO231 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13076:6:13076:14|Found counter in view:work.miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] 

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 299MB peak: 299MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 338MB peak: 338MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: FF150 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11794:22:11794:39|Multiplier u_exu_0.fast_mul\.miv_rv32_mul_0.data_out[32:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_CFG1_C0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.hipri_req_ptr[5] (in view: work.MIV_RV32_CFG1_C0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_CFG1_C0(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 329MB peak: 360MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 334MB peak: 360MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:46s; Memory used current: 374MB peak: 374MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 374MB peak: 374MB)

@N: BN362 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16013:12:16013:20|Removing sequential instance MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[0] (in view: work.MIV_RV32_CFG1_C0(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 375MB peak: 375MB)


Finished technology mapping (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 430MB peak: 430MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:52s		   -26.70ns		6539 /      2556
   2		0h:00m:52s		   -26.70ns		6468 /      2556
@N: FX271 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16366:12:16366:20|Replicating instance MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR_8[31] (in view: work.MIV_RV32_CFG1_C0(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:56s		   -26.48ns		6474 /      2556


   4		0h:00m:56s		   -26.48ns		6476 /      2556

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 434MB peak: 434MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 434MB peak: 435MB)


Finished mapping MIV_RV32_CFG1_C0
Multiprocessing finished at : Tue Jan  6 11:39:03 2026
Multiprocessing took 0h:01m:00s realtime, 0h:00m:00s cputime

Summary of Compile Points :
*************************** 
Name                                        Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_CFG1_C0                            Mapped     No database     Tue Jan  6 11:38:03 2026     Tue Jan  6 11:39:03 2026     0h:01m:00s     0h:00m:59s     No            
miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0     Mapped     No database     Tue Jan  6 11:38:04 2026     Tue Jan  6 11:38:43 2026     0h:00m:39s     0h:00m:38s     No            
miv_rv32_expipe_Z8                          Mapped     No database     Tue Jan  6 11:38:03 2026     Tue Jan  6 11:38:50 2026     0h:00m:47s     0h:00m:46s     No            
BaseDesign                                  Mapped     No database     Tue Jan  6 11:38:03 2026     Tue Jan  6 11:38:38 2026     0h:00m:34s     0h:00m:33s     No            
=============================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
@L: "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.srr"
@L: "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\miv_rv32_expipe_Z8\miv_rv32_expipe_Z8.srr"
@L: "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0\miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0.srr"
@L: "C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign\BaseDesign.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 289MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 302MB peak: 302MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 307MB peak: 307MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 307MB peak: 307MB)


Start Writing Netlists (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 212MB peak: 307MB)

Writing Analyst data base C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 292MB peak: 307MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :"c:/polarfire-soc-discovery-kit-reference-design_repo_n2/mpfs_discovery_miv_rv32_cfg1/designer/basedesign/synthesis.fdc":11:0:11:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 288MB peak: 307MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 288MB peak: 307MB)


Start final timing analysis (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 288MB peak: 307MB)

@W: MT246 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pfsoc_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock REF_CLK with period 20.00ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z1|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.N_2.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Jan  6 11:39:09 2026
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -32.354

                                            Requested     Estimated     Requested     Estimated                 Clock                        Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack       Type                         Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z1|N_2_inferred_clock         100.0 MHz     13.4 MHz      10.000        74.708        -32.354     inferred                     Inferred_clkgroup_0_2
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     50.0 MHz      50.6 MHz      20.000        19.769        0.231       generated (from REF_CLK)     async1_1             
REF_CLK                                     50.0 MHz      NA            20.000        NA            NA          declared                     default_clkgroup     
TCK                                         6.0 MHz       NA            166.670       NA            NA          declared                     async1_2             
System                                      100.0 MHz     26.4 MHz      10.000        37.901        -27.901     system                       system_clkgroup      
==================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  20.000      18.731   |  No paths    -      |  No paths    -        |  No paths    -      
System                                   COREJTAGDEBUG_Z1|N_2_inferred_clock      |  10.000      -27.901  |  No paths    -      |  10.000      -26.963  |  No paths    -      
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  20.000      0.231    |  No paths    -      |  No paths    -        |  No paths    -      
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  COREJTAGDEBUG_Z1|N_2_inferred_clock      |  Diff grp    -        |  No paths    -      |  Diff grp    -        |  No paths    -      
COREJTAGDEBUG_Z1|N_2_inferred_clock      System                                   |  10.000      8.633    |  No paths    -      |  No paths    -        |  No paths    -      
COREJTAGDEBUG_Z1|N_2_inferred_clock      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  Diff grp    -        |  No paths    -      |  No paths    -        |  Diff grp    -      
COREJTAGDEBUG_Z1|N_2_inferred_clock      COREJTAGDEBUG_Z1|N_2_inferred_clock      |  10.000      5.462    |  10.000      6.633  |  5.000       2.048    |  5.000       -32.354
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z1|N_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                        Starting                                                                 Arrival            
Instance                                                                                                                                                                                                                Reference                               Type     Pin     Net             Time        Slack  
                                                                                                                                                                                                                        Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       tmsenb          0.218       -32.354
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                                                                                                  COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       endofshift      0.218       -32.257
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[1]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       irReg[1]        0.201       1.653  
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[2]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       irReg[2]        0.201       1.699  
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[3]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       irReg[3]        0.201       1.736  
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[0]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       irReg[0]        0.218       1.964  
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[4]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       irReg[4]        0.218       1.996  
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.fifo_reset             COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       fifo_reset      0.201       2.048  
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[1]            COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       shiftDMI[1]     0.218       2.305  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                                                                                                    COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      Q       state[4]        0.218       2.305  
====================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                                      Starting                                                                        Required            
Instance                                                                                                                                                                                                                              Reference                               Type     Pin     Net                    Time         Slack  
                                                                                                                                                                                                                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_95_i                 5.000        -32.354
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_92_i                 5.000        -32.291
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_102_i                5.000        -32.291
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_113_i                5.000        -32.291
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_99_i                 5.000        -32.274
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_110_i                5.000        -32.274
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_97_i                 5.000        -32.245
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[12]     COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       N_108_i                5.000        -32.245
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[1]      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       currTapState_ns[1]     5.000        -32.230
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]      COREJTAGDEBUG_Z1|N_2_inferred_clock     SLE      D       currTapState_ns[7]     5.000        -32.208
==========================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.354
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.354

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4] / D
    The start point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                        Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                           SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                                       Net      -        -       0.118     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net      -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     Y        Out     0.083     36.415 r     -         
N_117                                                                                                                                                                                                                                        Net      -        -       0.609     -            7         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4     D        In      -         37.024 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4     Y        Out     0.212     37.236 f     -         
N_95_i                                                                                                                                                                                                                                       Net      -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]             SLE      D        In      -         37.354 f     -         
========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.354 is 4.153(11.1%) logic and 33.201(88.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.291

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2] / D
    The start point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                        Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                           SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                                       Net      -        -       0.118     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net      -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     Y        Out     0.088     36.419 f     -         
N_116                                                                                                                                                                                                                                        Net      -        -       0.623     -            8         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4     C        In      -         37.043 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4     Y        Out     0.130     37.173 r     -         
N_92_i                                                                                                                                                                                                                                       Net      -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]             SLE      D        In      -         37.291 r     -         
========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.291 is 4.076(10.9%) logic and 33.215(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.291

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8] / D
    The start point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                        Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                           SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                                       Net      -        -       0.118     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net      -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     Y        Out     0.088     36.419 f     -         
N_116                                                                                                                                                                                                                                        Net      -        -       0.623     -            8         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3     C        In      -         37.043 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3     Y        Out     0.130     37.173 r     -         
N_102_i                                                                                                                                                                                                                                      Net      -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]             SLE      D        In      -         37.291 r     -         
========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.291 is 4.076(10.9%) logic and 33.215(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.291

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15] / D
    The start point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                        Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                           SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                                       Net      -        -       0.118     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net      -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2     Y        Out     0.088     36.419 f     -         
N_116                                                                                                                                                                                                                                        Net      -        -       0.623     -            8         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3     C        In      -         37.043 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3     Y        Out     0.130     37.173 r     -         
N_113_i                                                                                                                                                                                                                                      Net      -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]            SLE      D        In      -         37.291 r     -         
========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.291 is 4.076(10.9%) logic and 33.215(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.274

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13] / D
    The start point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                        Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                                                                                                           SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                                                                                                                       Net      -        -       0.118     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                                                                                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net      -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     B        In      -         36.332 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2     Y        Out     0.083     36.415 r     -         
N_117                                                                                                                                                                                                                                        Net      -        -       0.609     -            7         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3     C        In      -         37.024 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3     Y        Out     0.132     37.156 f     -         
N_110_i                                                                                                                                                                                                                                      Net      -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]            SLE      D        In      -         37.274 f     -         
========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.274 is 4.073(10.9%) logic and 33.201(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                          Starting                                                                                     Arrival          
Instance                                                                                                                                  Reference                                   Type     Pin     Net                             Time        Slack
                                                                                                                                          Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                  0.218       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0]                                 PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                  0.218       0.575
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       d_trx_resp_valid_pkd[1]         0.201       0.636
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0]              PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       d_trx_resp_valid_pkd[0]         0.201       0.734
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       trace_priv_i                    0.218       0.934
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                  0.218       0.971
PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.newreadtrans                                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       newreadtrans                    0.218       0.992
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][3]                     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][3]     0.218       1.175
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][3]                     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][3]     0.218       1.207
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_valid[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_valid[0]                   0.201       1.271
========================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                         Starting                                                                                    Required          
Instance                                                                                                 Reference                                   Type     Pin     Net                            Time         Slack
                                                                                                         Clock                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[2]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[3]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[4]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[5]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[6]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[7]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[8]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[9]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      instr_accepted_ex_RNIL2122     19.873       0.231
=======================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.873

    - Propagation time:                      19.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.231

    Number of logic level(s):                31
    Starting point:                          MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[0] / EN
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                                                                                                                                                       Pin           Pin               Arrival      No. of    
Name                                                                                                                                                                    Type         Name          Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.buff_rd_ptr[0]                                                      SLE          Q             Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                                          Net          -             -       0.612     -            5         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_ADDR[0]     In      -         0.830 r      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data_gen_buff_loop\[0\]\.buff_data_0_0     RAM64x12     R_DATA[0]     Out     0.920     1.750 r      -         
req_buffer_resp_sel[0]                                                                                                                                                  Net          -             -       0.547     -            3         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_4                                                                      CFG4         C             In      -         2.297 r      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_4                                                                      CFG4         Y             Out     0.132     2.429 f      -         
un7_cpu_d_resp_error_rd_4                                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_5                                                                      CFG4         D             In      -         2.547 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un7_cpu_d_resp_error_rd_5                                                                      CFG4         Y             Out     0.192     2.739 f      -         
un7_cpu_d_resp_error_rd_5                                                                                                                                               Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un5_cpu_d_resp_error_sig                                                                       CFG4         D             In      -         2.857 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un5_cpu_d_resp_error_sig                                                                       CFG4         Y             Out     0.192     3.048 f      -         
un5_cpu_d_resp_error_sig                                                                                                                                                Net          -             -       0.547     -            3         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         B             In      -         3.595 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_expipe_resp_access_mem_error                                                                      CFG4         Y             Out     0.077     3.673 f      -         
lsu_expipe_resp_access_mem_error_net                                                                                                                                    Net          -             -       0.563     -            4         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         D             In      -         4.236 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken                      CFG4         Y             Out     0.192     4.428 f      -         
un4_exception_taken                                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIBGNRV1            CFG4         C             In      -         4.546 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIBGNRV1            CFG4         Y             Out     0.145     4.691 f      -         
machine_m8_0_a3_0_1                                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.csr_complete_retr_RNIGJUGK4              CFG4         C             In      -         4.809 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.csr_complete_retr_RNIGJUGK4              CFG4         Y             Out     0.145     4.955 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                                    Net          -             -       1.010     -            84        
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.gpr_wr_valid_retr_1_1_RNIMPM9F6                                         CFG4         B             In      -         5.965 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.gpr_wr_valid_retr_1_1_RNIMPM9F6                                         CFG4         Y             Out     0.084     6.049 r      -         
gpr_N_4                                                                                                                                                                 Net          -             -       0.579     -            5         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gpr_rs1_rd_data_valid                                                         CFG4         B             In      -         6.628 r      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gpr_rs1_rd_data_valid                                                         CFG4         Y             Out     0.088     6.716 f      -         
gpr_rs1_rd_data_valid_ex                                                                                                                                                Net          -             -       0.594     -            6         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_shifter_places_valid                                                                   CFG4         D             In      -         7.310 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_shifter_places_valid                                                                   CFG4         Y             Out     0.192     7.502 f      -         
N_1025                                                                                                                                                                  Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_shifter_places_valid_u                                                                 CFG4         D             In      -         7.620 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_shifter_places_valid_u                                                                 CFG4         Y             Out     0.192     7.812 f      -         
exu_shifter_places_valid                                                                                                                                                Net          -             -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.exu_m6_N_3L3                                                      CFG4         D             In      -         7.936 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.exu_m6_N_3L3                                                      CFG4         Y             Out     0.232     8.168 r      -         
exu_m6_1_0                                                                                                                                                              Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.exu_result_valid_0_sn_m5_RNIS4ES92                                CFG4         B             In      -         8.286 r      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.exu_result_valid_0_sn_m5_RNIS4ES92                                CFG4         Y             Out     0.088     8.373 f      -         
exu_N_7_i                                                                                                                                                               Net          -             -       0.637     -            9         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_rn_RNIBNOFF3                                     CFG4         D             In      -         9.010 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_rn_RNIBNOFF3                                     CFG4         Y             Out     0.192     9.201 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                                   Net          -             -       0.686     -            13        
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1VG1H                                                                     CFG3         B             In      -         9.887 f      -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.sticky_branch_reg_RNI1VG1H                                                                     CFG3         Y             Out     0.084     9.971 r      -         
un5_fetch_ptr_sel_i                                                                                                                                                     Net          -             -       0.896     -            43        
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[19]                                                                         CFG4         D             In      -         10.867 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[19]                                                                         CFG4         Y             Out     0.232     11.099 r     -         
ahb_i_req_addr_net[19]                                                                                                                                                  Net          -             -       0.609     -            7         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_tcm0_i_decode\.un8_cpu_i_req_is_tcm0lto17_9                                                CFG4         D             In      -         11.708 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.gen_tcm0_i_decode\.un8_cpu_i_req_is_tcm0lto17_9                                                CFG4         Y             Out     0.168     11.876 r     -         
un8_cpu_i_req_is_tcm0lt18_9                                                                                                                                             Net          -             -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_tcm0_5                                                                            CFG4         C             In      -         12.000 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_tcm0_5                                                                            CFG4         Y             Out     0.132     12.132 f     -         
cpu_i_req_is_tcm0_5                                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_tcm0                                                                              CFG4         C             In      -         12.250 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_req_is_tcm0                                                                              CFG4         Y             Out     0.145     12.396 f     -         
cpu_i_req_is_tcm0                                                                                                                                                       Net          -             -       0.674     -            12        
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.gnt_m1_0_a2                                                                     CFG4         C             In      -         13.070 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_tcm0\.u_subsys_TCM_0.u_TCM_req_arb.gnt_m1_0_a2                                                                     CFG4         Y             Out     0.145     13.215 f     -         
tcm0_i_req_ready_net                                                                                                                                                    Net          -             -       0.708     -            15        
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un1_cpu_i_req_ready_1                                                                          CFG4         D             In      -         13.923 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_subsys_interconnect_0.un1_cpu_i_req_ready_1                                                                          CFG4         Y             Out     0.192     14.115 f     -         
un1_cpu_i_req_ready_1                                                                                                                                                   Net          -             -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.iab_ready_RNISHIDV                                                                             CFG4         C             In      -         14.239 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.iab_ready_RNISHIDV                                                                             CFG4         Y             Out     0.145     14.384 f     -         
ifu_expipe_req_branch_excpt_req_ready_net                                                                                                                               Net          -             -       0.623     -            8         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_completing_ex_3_1_d                                                             CFG4         D             In      -         15.007 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.bcu_op_completing_ex_3_1_d                                                             CFG4         Y             Out     0.232     15.239 r     -         
bcu_op_completing_ex_3_1_d                                                                                                                                              Net          -             -       0.563     -            4         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.ifu_m7_0_sx                                                                       CFG3         B             In      -         15.802 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.ifu_m7_0_sx                                                                       CFG3         Y             Out     0.083     15.885 r     -         
ifu_m7_0_sx                                                                                                                                                             Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.ifu_m7_0                                                                          CFG4         B             In      -         16.003 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.ifu_m7_0                                                                          CFG4         Y             Out     0.088     16.091 f     -         
ifu_m7_0                                                                                                                                                                Net          -             -       0.563     -            4         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.instr_accepted_ex_2_0_5                            CFG4         D             In      -         16.654 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.instr_accepted_ex_2_0_5                            CFG4         Y             Out     0.232     16.886 r     -         
instr_accepted_ex_2_0_5                                                                                                                                                 Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.instr_accepted_ex_2_0                              CFG4         B             In      -         17.004 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.instr_accepted_ex_2_0                              CFG4         Y             Out     0.083     17.087 r     -         
instr_accepted_ex_3                                                                                                                                                     Net          -             -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.instr_accepted_ex                                                                 CFG4         D             In      -         17.205 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.instr_accepted_ex                                                                 CFG4         Y             Out     0.168     17.373 r     -         
N_3028_i                                                                                                                                                                Net          -             -       1.125     -            145       
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.instr_valid_de_2_1_RNIQ5F51                                                       CFG2         A             In      -         18.498 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.instr_valid_de_2_1_RNIQ5F51                                                       CFG2         Y             Out     0.051     18.549 r     -         
instr_valid_de_2_1_RNIQ5F51                                                                                                                                             Net          -             -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.instr_accepted_ex_RNIL2122                                                        CFG2         A             In      -         18.673 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.instr_accepted_ex_RNIL2122                                                        CFG2         Y             Out     0.051     18.723 r     -         
instr_accepted_ex_RNIL2122                                                                                                                                              Net          -             -       0.918     -            34        
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[0]                                                                    SLE          EN            In      -         19.642 r     -         
============================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.769 is 5.636(28.5%) logic and 14.133(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                            Starting                                             Arrival            
Instance                                                                                    Reference     Type      Pin          Net             Time        Slack  
                                                                                            Clock                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.901
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     URSTB        iURSTB          0.000       -26.963
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       5.927  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       5.959  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       5.985  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.024  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       6.027  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.056  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       6.289  
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt        0.000       6.321  
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                                      Starting                                              Required            
Instance                                                                                                                                                                                                                              Reference     Type     Pin     Net                    Time         Slack  
                                                                                                                                                                                                                                      Clock                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]      System        SLE      D       N_95_i                 10.000       -27.901
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]      System        SLE      D       N_92_i                 10.000       -27.838
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]      System        SLE      D       N_102_i                10.000       -27.838
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]     System        SLE      D       N_113_i                10.000       -27.838
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]      System        SLE      D       N_99_i                 10.000       -27.821
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]     System        SLE      D       N_110_i                10.000       -27.821
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]      System        SLE      D       N_97_i                 10.000       -27.791
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[12]     System        SLE      D       N_108_i                10.000       -27.791
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[1]      System        SLE      D       currTapState_ns[1]     10.000       -27.776
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]      System        SLE      D       currTapState_ns[7]     10.000       -27.755
================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.901
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.901

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                         Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                      UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                                      Net       -        -       0.948     -            6         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      B        In      -         0.948 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         1.979 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         3.030 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         4.080 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         5.131 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         6.182 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         7.232 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         8.283 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         9.334 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         10.385 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         11.435 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         12.486 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         13.537 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         14.587 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         15.638 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         16.689 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         17.739 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         18.790 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         19.841 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         20.892 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         21.942 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         22.993 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         24.044 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         25.094 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         26.145 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         27.196 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         28.247 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         29.297 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         30.348 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         31.399 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         32.449 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         33.500 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         34.551 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         35.601 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         36.652 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     36.755 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net       -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      Y        Out     0.083     36.962 r     -         
N_117                                                                                                                                                                                                                                        Net       -        -       0.609     -            7         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4      D        In      -         37.571 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[4]         CFG4      Y        Out     0.212     37.783 f     -         
N_95_i                                                                                                                                                                                                                                       Net       -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]             SLE       D        In      -         37.901 f     -         
=========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.901 is 3.870(10.2%) logic and 34.031(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.838
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.838

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                         Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                      UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                                      Net       -        -       0.948     -            6         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      B        In      -         0.948 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         1.979 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         3.030 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         4.080 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         5.131 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         6.182 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         7.232 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         8.283 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         9.334 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         10.385 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         11.435 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         12.486 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         13.537 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         14.587 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         15.638 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         16.689 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         17.739 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         18.790 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         19.841 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         20.892 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         21.942 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         22.993 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         24.044 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         25.094 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         26.145 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         27.196 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         28.247 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         29.297 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         30.348 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         31.399 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         32.449 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         33.500 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         34.551 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         35.601 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         36.652 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     36.755 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net       -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      Y        Out     0.088     36.966 f     -         
N_116                                                                                                                                                                                                                                        Net       -        -       0.623     -            8         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4      C        In      -         37.590 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[2]         CFG4      Y        Out     0.130     37.720 r     -         
N_92_i                                                                                                                                                                                                                                       Net       -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]             SLE       D        In      -         37.838 r     -         
=========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.838 is 3.793(10.0%) logic and 34.045(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.838
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.838

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                         Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                      UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                                      Net       -        -       0.948     -            6         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      B        In      -         0.948 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         1.979 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         3.030 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         4.080 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         5.131 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         6.182 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         7.232 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         8.283 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         9.334 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         10.385 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         11.435 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         12.486 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         13.537 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         14.587 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         15.638 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         16.689 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         17.739 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         18.790 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         19.841 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         20.892 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         21.942 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         22.993 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         24.044 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         25.094 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         26.145 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         27.196 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         28.247 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         29.297 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         30.348 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         31.399 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         32.449 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         33.500 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         34.551 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         35.601 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         36.652 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     36.755 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net       -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      Y        Out     0.088     36.966 f     -         
N_116                                                                                                                                                                                                                                        Net       -        -       0.623     -            8         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3      C        In      -         37.590 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[8]         CFG3      Y        Out     0.130     37.720 r     -         
N_102_i                                                                                                                                                                                                                                      Net       -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]             SLE       D        In      -         37.838 r     -         
=========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.838 is 3.793(10.0%) logic and 34.045(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.838
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.838

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                         Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                      UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                                      Net       -        -       0.948     -            6         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      B        In      -         0.948 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         1.979 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         3.030 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         4.080 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         5.131 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         6.182 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         7.232 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         8.283 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         9.334 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         10.385 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         11.435 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         12.486 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         13.537 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         14.587 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         15.638 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         16.689 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         17.739 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         18.790 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         19.841 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         20.892 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         21.942 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         22.993 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         24.044 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         25.094 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         26.145 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         27.196 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         28.247 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         29.297 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         30.348 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         31.399 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         32.449 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         33.500 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         34.551 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         35.601 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         36.652 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     36.755 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net       -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[2]     CFG2      Y        Out     0.088     36.966 f     -         
N_116                                                                                                                                                                                                                                        Net       -        -       0.623     -            8         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3      C        In      -         37.590 f     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[15]        CFG3      Y        Out     0.130     37.720 r     -         
N_113_i                                                                                                                                                                                                                                      Net       -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15]            SLE       D        In      -         37.838 r     -         
=========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.838 is 3.793(10.0%) logic and 34.045(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.821

    Number of logic level(s):                37
    Starting point:                          CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z1|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                                                         Pin      Pin               Arrival      No. of    
Name                                                                                                                                                                                                                                         Type      Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                                                      UJTAG     UTDI     Out     0.000     0.000 r      -         
UTDIInt                                                                                                                                                                                                                                      Net       -        -       0.948     -            6         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      B        In      -         0.948 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                                                                                                      CFG3      Y        Out     0.083     1.031 r      -         
dut_tms_int                                                                                                                                                                                                                                  Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         1.979 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     2.082 r      -         
delay_sel[1]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         3.030 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     3.132 r      -         
delay_sel[2]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         4.080 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     4.183 r      -         
delay_sel[3]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         5.131 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     5.234 r      -         
delay_sel[4]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         6.182 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     6.285 r      -         
delay_sel[5]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         7.232 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     7.335 r      -         
delay_sel[6]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         8.283 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     8.386 r      -         
delay_sel[7]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         9.334 r      -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     9.437 r      -         
delay_sel[8]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         10.385 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     10.487 r     -         
delay_sel[9]                                                                                                                                                                                                                                 Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      A        In      -         11.435 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                                                                                                 BUFD      Y        Out     0.103     11.538 r     -         
delay_sel[10]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         12.486 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     12.589 r     -         
delay_sel[11]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         13.537 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     13.639 r     -         
delay_sel[12]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         14.587 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     14.690 r     -         
delay_sel[13]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         15.638 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     15.741 r     -         
delay_sel[14]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         16.689 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     16.791 r     -         
delay_sel[15]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         17.739 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     17.842 r     -         
delay_sel[16]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         18.790 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     18.893 r     -         
delay_sel[17]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         19.841 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     19.944 r     -         
delay_sel[18]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         20.892 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     20.994 r     -         
delay_sel[19]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         21.942 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     22.045 r     -         
delay_sel[20]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         22.993 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     23.096 r     -         
delay_sel[21]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         24.044 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     24.146 r     -         
delay_sel[22]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         25.094 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     25.197 r     -         
delay_sel[23]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         26.145 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     26.248 r     -         
delay_sel[24]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         27.196 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     27.299 r     -         
delay_sel[25]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         28.247 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     28.349 r     -         
delay_sel[26]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         29.297 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     29.400 r     -         
delay_sel[27]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         30.348 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     30.451 r     -         
delay_sel[28]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         31.399 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     31.501 r     -         
delay_sel[29]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         32.449 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     32.552 r     -         
delay_sel[30]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         33.500 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     33.603 r     -         
delay_sel[31]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         34.551 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     34.653 r     -         
delay_sel[32]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         35.601 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     35.704 r     -         
delay_sel[33]                                                                                                                                                                                                                                Net       -        -       0.948     -            1         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      A        In      -         36.652 r     -         
CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                                                                                                                BUFD      Y        Out     0.103     36.755 r     -         
CoreJTAGDebug_TRSTN_C0_0_TGT_TMS_0                                                                                                                                                                                                           Net       -        -       0.124     -            2         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      B        In      -         36.879 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_ns_i_o2[4]     CFG2      Y        Out     0.083     36.962 r     -         
N_117                                                                                                                                                                                                                                        Net       -        -       0.609     -            7         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3      C        In      -         37.571 r     -         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState_RNO[13]        CFG3      Y        Out     0.132     37.703 f     -         
N_110_i                                                                                                                                                                                                                                      Net       -        -       0.118     -            1         
MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[13]            SLE       D        In      -         37.821 f     -         
=========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.821 is 3.790(10.0%) logic and 34.031(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 292MB peak: 307MB)


Finished timing report (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 292MB peak: 307MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: mpfs095tfcvg784-1
Cell usage:
BUFD            102 uses
CLKINT          3 uses
INIT            1 use
OR4             672 uses
PLL             1 use
UJTAG           1 use
CFG1           55 uses
CFG2           1060 uses
CFG3           1898 uses
CFG4           3479 uses

Carry cells:
ARI1            725 uses - used for arithmetic functions
ARI1            267 uses - used for Wide-Mux implementation
Total ARI1      992 uses


Sequential Cells: 
SLE            2543 uses

DSP Blocks:    4 of 292 (1%)
 MACC_PA:         3 MultAdds
 MACC_PA:         1 Mult

I/O ports: 123
I/O primitives: 118
CLKBUF         1 use
INBUF          4 uses
OUTBUF         113 uses


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 80 of 308 (25%)
Total Block RAMs (RAM64x12) : 7 of 876 (0%)

Total LUTs:    7484

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 84; LUTs = 84;
RAM1K20  Interface Logic : SLEs = 2880; LUTs = 2880;
MACC_PA     Interface Logic : SLEs = 144; LUTs = 144;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2543 + 84 + 2880 + 144 = 5651;
Total number of LUTs after P&R:  7484 + 84 + 2880 + 144 = 10592;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 138MB peak: 307MB)

Process took 0h:01m:07s realtime, 0h:00m:07s cputime
# Tue Jan  6 11:39:09 2026

###########################################################]
