{
	"author": [
		"Huy Nam Nguyen",
		"J. P. Tual",
		"L. Ducousso",
		"Michel Thill",
		"P. Vallet"
	],
	"booktitle": "Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)",
	"booktitleshort": "EDAC-ETC-EUROASIC",
	"crossref": "conf/eurodac/1994edac",
	"dblpkey": "conf/eurodac/NguyenTDTV94",
	"pages": "60-64",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"logic",
		"synthesi",
		"and",
		"verif",
		"of",
		"the",
		"cpu",
		"and",
		"cach",
		"of",
		"a",
		"mainfram",
		"system"
	],
	"tag": [
		"cpu",
		"logic",
		"synthesis",
		"verification"
	],
	"title": "Logic Synthesis and Verification of the CPU and Caches of a Mainframe System",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1994
}