<stg><name>nondf_kernel_2mm_x0</name>


<trans_list>

<trans id="1797" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="71" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="73" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="75" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="76" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="77" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="85" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="86" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="94" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="95" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="103" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="104" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="112" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="113" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="121" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="122" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="130" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="131" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="139" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="140" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="148" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="149" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="157" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="158" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="166" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="167" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="167" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="175" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="176" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="184" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="185" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="185" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="193" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="194" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="194" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="202" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="203" to="204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="203" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="211" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="212" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="212" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="220" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="221" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="221" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="229" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="230" to="231">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="230" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="238" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="239" to="240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="239" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="247" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="248" to="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="248" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="256" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="257" to="258">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="257" to="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="265" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="266" to="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="266" to="275">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="274" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="275" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="275" to="284">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="283" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="284" to="285">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="284" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="292" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="293" to="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="293" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="301" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="302" to="303">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="302" to="311">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="310" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="311" to="312">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="311" to="320">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="319" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="320" to="321">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="320" to="329">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="328" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="329" to="330">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="329" to="338">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="337" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="338" to="339">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="338" to="347">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="346" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="347" to="348">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="347" to="356">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="355" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="356" to="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="356" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="364" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="365" to="366">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="365" to="374">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="367" to="368">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="367" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="369" to="370">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="369" to="367">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="373" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="374" to="375">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="375" to="376">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="375" to="374">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="377" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %xout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xout

]]></Node>
<StgValue><ssdm name="xout_read"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="512" op_0_bw="64">
<![CDATA[
:2 %tmp_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_0"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:3 %tmp_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:4 %tmp_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="512" op_0_bw="64">
<![CDATA[
:5 %tmp_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %tmp_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %tmp_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="512" op_0_bw="64">
<![CDATA[
:8 %tmp_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="512" op_0_bw="64">
<![CDATA[
:9 %tmp_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="64">
<![CDATA[
:10 %tmp_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="512" op_0_bw="64">
<![CDATA[
:11 %tmp_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="64">
<![CDATA[
:12 %tmp_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="512" op_0_bw="64">
<![CDATA[
:13 %tmp_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="512" op_0_bw="64">
<![CDATA[
:14 %tmp_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="64">
<![CDATA[
:15 %tmp_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="64">
<![CDATA[
:16 %tmp_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="512" op_0_bw="64">
<![CDATA[
:17 %tmp_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="64">
<![CDATA[
:18 %tmp_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="64">
<![CDATA[
:19 %tmp_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="512" op_0_bw="64">
<![CDATA[
:20 %tmp_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="64">
<![CDATA[
:21 %tmp_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="64">
<![CDATA[
:22 %tmp_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="64">
<![CDATA[
:23 %tmp_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="64">
<![CDATA[
:24 %tmp_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="64">
<![CDATA[
:25 %tmp_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="64">
<![CDATA[
:26 %tmp_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="512" op_0_bw="64">
<![CDATA[
:27 %tmp_V_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="64">
<![CDATA[
:28 %tmp_V_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="512" op_0_bw="64">
<![CDATA[
:29 %tmp_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="64">
<![CDATA[
:30 %tmp_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="64">
<![CDATA[
:31 %tmp_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="64">
<![CDATA[
:32 %tmp_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="64">
<![CDATA[
:33 %tmp_V_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="64">
<![CDATA[
:34 %A_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_V"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="64">
<![CDATA[
:35 %B_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_0"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="64">
<![CDATA[
:36 %B_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_1"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="64">
<![CDATA[
:37 %B_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_2"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="64">
<![CDATA[
:38 %B_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_3"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="64">
<![CDATA[
:39 %B_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_4"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="64">
<![CDATA[
:40 %B_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_5"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="512" op_0_bw="64">
<![CDATA[
:41 %B_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_6"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="64">
<![CDATA[
:42 %B_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_7"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="512" op_0_bw="64">
<![CDATA[
:43 %B_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_8"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="64">
<![CDATA[
:44 %B_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_9"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="64">
<![CDATA[
:45 %B_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_10"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="64">
<![CDATA[
:46 %B_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_11"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="64">
<![CDATA[
:47 %B_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_12"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="64">
<![CDATA[
:48 %B_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_13"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="64">
<![CDATA[
:49 %B_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_14"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="64">
<![CDATA[
:50 %B_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_15"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="64">
<![CDATA[
:51 %B_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_16"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="64">
<![CDATA[
:52 %B_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_17"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="64">
<![CDATA[
:53 %B_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_18"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="512" op_0_bw="64">
<![CDATA[
:54 %B_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_19"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="64">
<![CDATA[
:55 %B_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_20"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="64">
<![CDATA[
:56 %B_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_21"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="64">
<![CDATA[
:57 %B_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_22"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="512" op_0_bw="64">
<![CDATA[
:58 %B_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_23"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="64">
<![CDATA[
:59 %B_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_24"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="64">
<![CDATA[
:60 %B_V_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_25"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="64">
<![CDATA[
:61 %B_V_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_26"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="512" op_0_bw="64">
<![CDATA[
:62 %B_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_27"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="64">
<![CDATA[
:63 %B_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_28"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="64">
<![CDATA[
:64 %B_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_29"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="64">
<![CDATA[
:65 %B_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_30"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="64">
<![CDATA[
:66 %B_V_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V_31"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:67 %C_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_V"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:68 %D_input_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_input_V"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:69 %D_output_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="D_output_V"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %xout_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="58">
<![CDATA[
:77 %sext_ln28 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:78 %gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln28

]]></Node>
<StgValue><ssdm name="gmem_A_addr"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="451" st_id="2" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="452" st_id="3" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="453" st_id="4" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="454" st_id="5" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="455" st_id="6" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="456" st_id="7" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="457" st_id="8" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="458" st_id="9" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="459" st_id="10" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="460" st_id="11" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="461" st_id="12" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="462" st_id="13" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="463" st_id="14" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="464" st_id="15" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="465" st_id="16" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="466" st_id="17" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="467" st_id="18" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="468" st_id="19" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="469" st_id="20" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="470" st_id="21" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="471" st_id="22" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="472" st_id="23" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="473" st_id="24" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="474" st_id="25" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="475" st_id="26" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="476" st_id="27" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="477" st_id="28" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="478" st_id="29" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="479" st_id="30" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="480" st_id="31" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="481" st_id="32" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="482" st_id="33" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="483" st_id="34" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="484" st_id="35" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="485" st_id="36" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="486" st_id="37" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="487" st_id="38" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="488" st_id="39" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="489" st_id="40" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="490" st_id="41" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="491" st_id="42" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="492" st_id="43" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="493" st_id="44" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="494" st_id="45" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="495" st_id="46" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="496" st_id="47" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="497" st_id="48" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="498" st_id="49" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="499" st_id="50" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="500" st_id="51" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="501" st_id="52" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="502" st_id="53" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="503" st_id="54" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="504" st_id="55" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="505" st_id="56" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="506" st_id="57" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="507" st_id="58" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="508" st_id="59" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="509" st_id="60" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="510" st_id="61" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="511" st_id="62" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="512" st_id="63" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="513" st_id="64" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="514" st_id="65" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="515" st_id="66" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="516" st_id="67" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="517" st_id="68" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="518" st_id="69" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="519" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_621, i32 0, i32 0, void @empty_503, i32 64, i32 0, void @empty_436, void @empty_626, void @empty_503, i32 16, i32 16, i32 16, i32 16, void @empty_503, void @empty_503

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="520" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="512" op_20_bw="512" op_21_bw="512" op_22_bw="512" op_23_bw="512" op_24_bw="512" op_25_bw="512" op_26_bw="512" op_27_bw="512" op_28_bw="512" op_29_bw="512" op_30_bw="512" op_31_bw="512" op_32_bw="512" op_33_bw="64" op_34_bw="64" op_35_bw="64">
<![CDATA[
:70 %specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i512 %tmp_V_0, i512 %tmp_V_1, i512 %tmp_V_2, i512 %tmp_V_3, i512 %tmp_V_4, i512 %tmp_V_5, i512 %tmp_V_6, i512 %tmp_V_7, i512 %tmp_V_8, i512 %tmp_V_9, i512 %tmp_V_10, i512 %tmp_V_11, i512 %tmp_V_12, i512 %tmp_V_13, i512 %tmp_V_14, i512 %tmp_V_15, i512 %tmp_V_16, i512 %tmp_V_17, i512 %tmp_V_18, i512 %tmp_V_19, i512 %tmp_V_20, i512 %tmp_V_21, i512 %tmp_V_22, i512 %tmp_V_23, i512 %tmp_V_24, i512 %tmp_V_25, i512 %tmp_V_26, i512 %tmp_V_27, i512 %tmp_V_28, i512 %tmp_V_29, i512 %tmp_V_30, i512 %tmp_V_31, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln22"/></StgValue>
</operation>

<operation id="521" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:71 %specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i512 %A_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln22"/></StgValue>
</operation>

<operation id="522" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="512" op_20_bw="512" op_21_bw="512" op_22_bw="512" op_23_bw="512" op_24_bw="512" op_25_bw="512" op_26_bw="512" op_27_bw="512" op_28_bw="512" op_29_bw="512" op_30_bw="512" op_31_bw="512" op_32_bw="512" op_33_bw="64" op_34_bw="64" op_35_bw="64">
<![CDATA[
:72 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i512 %B_V_0, i512 %B_V_1, i512 %B_V_2, i512 %B_V_3, i512 %B_V_4, i512 %B_V_5, i512 %B_V_6, i512 %B_V_7, i512 %B_V_8, i512 %B_V_9, i512 %B_V_10, i512 %B_V_11, i512 %B_V_12, i512 %B_V_13, i512 %B_V_14, i512 %B_V_15, i512 %B_V_16, i512 %B_V_17, i512 %B_V_18, i512 %B_V_19, i512 %B_V_20, i512 %B_V_21, i512 %B_V_22, i512 %B_V_23, i512 %B_V_24, i512 %B_V_25, i512 %B_V_26, i512 %B_V_27, i512 %B_V_28, i512 %B_V_29, i512 %B_V_30, i512 %B_V_31, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="523" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:73 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="524" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:74 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_input_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="525" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:75 %specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_output_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln26"/></StgValue>
</operation>

<operation id="526" st_id="70" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:79 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="527" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:80 %br_ln28 = br void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="528" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln28, void, i6 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="529" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln28 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="530" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
:2 %zext_ln28 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="531" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="6">
<![CDATA[
:3 %trunc_ln31 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="532" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:4 %tmp_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln31, i5 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="533" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5 %icmp_ln28 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="534" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="535" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln28 = br i1 %icmp_ln28, void %.split78, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="536" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split78:0 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_440

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="537" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:1 %tmp_V_0_addr_3 = getelementptr i512 %tmp_V_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_0_addr_3"/></StgValue>
</operation>

<operation id="538" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:2 %tmp_V_1_addr = getelementptr i512 %tmp_V_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_1_addr"/></StgValue>
</operation>

<operation id="539" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:3 %tmp_V_2_addr = getelementptr i512 %tmp_V_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_2_addr"/></StgValue>
</operation>

<operation id="540" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:4 %tmp_V_3_addr = getelementptr i512 %tmp_V_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_3_addr"/></StgValue>
</operation>

<operation id="541" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:5 %tmp_V_4_addr = getelementptr i512 %tmp_V_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_4_addr"/></StgValue>
</operation>

<operation id="542" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:6 %tmp_V_5_addr = getelementptr i512 %tmp_V_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_5_addr"/></StgValue>
</operation>

<operation id="543" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:7 %tmp_V_6_addr = getelementptr i512 %tmp_V_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_6_addr"/></StgValue>
</operation>

<operation id="544" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:8 %tmp_V_7_addr = getelementptr i512 %tmp_V_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_7_addr"/></StgValue>
</operation>

<operation id="545" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:9 %tmp_V_8_addr = getelementptr i512 %tmp_V_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_8_addr"/></StgValue>
</operation>

<operation id="546" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:10 %tmp_V_9_addr = getelementptr i512 %tmp_V_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_9_addr"/></StgValue>
</operation>

<operation id="547" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:11 %tmp_V_10_addr = getelementptr i512 %tmp_V_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_10_addr"/></StgValue>
</operation>

<operation id="548" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:12 %tmp_V_11_addr = getelementptr i512 %tmp_V_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_11_addr"/></StgValue>
</operation>

<operation id="549" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:13 %tmp_V_12_addr = getelementptr i512 %tmp_V_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_12_addr"/></StgValue>
</operation>

<operation id="550" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:14 %tmp_V_13_addr = getelementptr i512 %tmp_V_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_13_addr"/></StgValue>
</operation>

<operation id="551" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:15 %tmp_V_14_addr = getelementptr i512 %tmp_V_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_14_addr"/></StgValue>
</operation>

<operation id="552" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:16 %tmp_V_15_addr = getelementptr i512 %tmp_V_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_15_addr"/></StgValue>
</operation>

<operation id="553" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:17 %tmp_V_16_addr = getelementptr i512 %tmp_V_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_16_addr"/></StgValue>
</operation>

<operation id="554" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:18 %tmp_V_17_addr = getelementptr i512 %tmp_V_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_17_addr"/></StgValue>
</operation>

<operation id="555" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:19 %tmp_V_18_addr = getelementptr i512 %tmp_V_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_18_addr"/></StgValue>
</operation>

<operation id="556" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:20 %tmp_V_19_addr = getelementptr i512 %tmp_V_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_19_addr"/></StgValue>
</operation>

<operation id="557" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:21 %tmp_V_20_addr = getelementptr i512 %tmp_V_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_20_addr"/></StgValue>
</operation>

<operation id="558" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:22 %tmp_V_21_addr = getelementptr i512 %tmp_V_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_21_addr"/></StgValue>
</operation>

<operation id="559" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:23 %tmp_V_22_addr = getelementptr i512 %tmp_V_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_22_addr"/></StgValue>
</operation>

<operation id="560" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:24 %tmp_V_23_addr = getelementptr i512 %tmp_V_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_23_addr"/></StgValue>
</operation>

<operation id="561" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:25 %tmp_V_24_addr = getelementptr i512 %tmp_V_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_24_addr"/></StgValue>
</operation>

<operation id="562" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:26 %tmp_V_25_addr = getelementptr i512 %tmp_V_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_25_addr"/></StgValue>
</operation>

<operation id="563" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:27 %tmp_V_26_addr = getelementptr i512 %tmp_V_26, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_26_addr"/></StgValue>
</operation>

<operation id="564" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:28 %tmp_V_27_addr = getelementptr i512 %tmp_V_27, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_27_addr"/></StgValue>
</operation>

<operation id="565" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:29 %tmp_V_28_addr = getelementptr i512 %tmp_V_28, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_28_addr"/></StgValue>
</operation>

<operation id="566" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:30 %tmp_V_29_addr = getelementptr i512 %tmp_V_29, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_29_addr"/></StgValue>
</operation>

<operation id="567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:31 %tmp_V_30_addr = getelementptr i512 %tmp_V_30, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_30_addr"/></StgValue>
</operation>

<operation id="568" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:32 %tmp_V_31_addr = getelementptr i512 %tmp_V_31, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_V_31_addr"/></StgValue>
</operation>

<operation id="569" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:33 %B_V_0_addr_2 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_0_addr_2"/></StgValue>
</operation>

<operation id="570" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:34 %B_V_1_addr = getelementptr i512 %B_V_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_1_addr"/></StgValue>
</operation>

<operation id="571" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:35 %B_V_2_addr = getelementptr i512 %B_V_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_2_addr"/></StgValue>
</operation>

<operation id="572" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:36 %B_V_3_addr = getelementptr i512 %B_V_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_3_addr"/></StgValue>
</operation>

<operation id="573" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:37 %B_V_4_addr = getelementptr i512 %B_V_4, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_4_addr"/></StgValue>
</operation>

<operation id="574" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:38 %B_V_5_addr = getelementptr i512 %B_V_5, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_5_addr"/></StgValue>
</operation>

<operation id="575" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:39 %B_V_6_addr = getelementptr i512 %B_V_6, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_6_addr"/></StgValue>
</operation>

<operation id="576" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:40 %B_V_7_addr = getelementptr i512 %B_V_7, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_7_addr"/></StgValue>
</operation>

<operation id="577" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:41 %B_V_8_addr = getelementptr i512 %B_V_8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_8_addr"/></StgValue>
</operation>

<operation id="578" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:42 %B_V_9_addr = getelementptr i512 %B_V_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_9_addr"/></StgValue>
</operation>

<operation id="579" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:43 %B_V_10_addr = getelementptr i512 %B_V_10, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_10_addr"/></StgValue>
</operation>

<operation id="580" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:44 %B_V_11_addr = getelementptr i512 %B_V_11, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_11_addr"/></StgValue>
</operation>

<operation id="581" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:45 %B_V_12_addr = getelementptr i512 %B_V_12, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_12_addr"/></StgValue>
</operation>

<operation id="582" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:46 %B_V_13_addr = getelementptr i512 %B_V_13, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_13_addr"/></StgValue>
</operation>

<operation id="583" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:47 %B_V_14_addr = getelementptr i512 %B_V_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_14_addr"/></StgValue>
</operation>

<operation id="584" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:48 %B_V_15_addr = getelementptr i512 %B_V_15, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_15_addr"/></StgValue>
</operation>

<operation id="585" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:49 %B_V_16_addr = getelementptr i512 %B_V_16, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_16_addr"/></StgValue>
</operation>

<operation id="586" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:50 %B_V_17_addr = getelementptr i512 %B_V_17, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_17_addr"/></StgValue>
</operation>

<operation id="587" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:51 %B_V_18_addr = getelementptr i512 %B_V_18, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_18_addr"/></StgValue>
</operation>

<operation id="588" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:52 %B_V_19_addr = getelementptr i512 %B_V_19, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_19_addr"/></StgValue>
</operation>

<operation id="589" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:53 %B_V_20_addr = getelementptr i512 %B_V_20, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_20_addr"/></StgValue>
</operation>

<operation id="590" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:54 %B_V_21_addr = getelementptr i512 %B_V_21, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_21_addr"/></StgValue>
</operation>

<operation id="591" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:55 %B_V_22_addr = getelementptr i512 %B_V_22, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_22_addr"/></StgValue>
</operation>

<operation id="592" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:56 %B_V_23_addr = getelementptr i512 %B_V_23, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_23_addr"/></StgValue>
</operation>

<operation id="593" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:57 %B_V_24_addr = getelementptr i512 %B_V_24, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_24_addr"/></StgValue>
</operation>

<operation id="594" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:58 %B_V_25_addr = getelementptr i512 %B_V_25, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_25_addr"/></StgValue>
</operation>

<operation id="595" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:59 %B_V_26_addr = getelementptr i512 %B_V_26, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_26_addr"/></StgValue>
</operation>

<operation id="596" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:60 %B_V_27_addr = getelementptr i512 %B_V_27, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_27_addr"/></StgValue>
</operation>

<operation id="597" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:61 %B_V_28_addr = getelementptr i512 %B_V_28, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_28_addr"/></StgValue>
</operation>

<operation id="598" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:62 %B_V_29_addr = getelementptr i512 %B_V_29, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_29_addr"/></StgValue>
</operation>

<operation id="599" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:63 %B_V_30_addr = getelementptr i512 %B_V_30, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_30_addr"/></StgValue>
</operation>

<operation id="600" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split78:64 %B_V_31_addr = getelementptr i512 %B_V_31, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="B_V_31_addr"/></StgValue>
</operation>

<operation id="601" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.split78:65 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="602" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln39 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="603" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j = phi i6 %add_ln29, void %.split7611212211, i6 0, void %.split78

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="604" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln29 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="605" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln29 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="606" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln31 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="607" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln31 = add i10 %tmp_7_cast, i10 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="608" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
:4 %zext_ln31_1 = zext i10 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="609" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="610" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %C_V_addr = getelementptr i32 %C_V, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="C_V_addr"/></StgValue>
</operation>

<operation id="611" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %D_input_V_addr = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="D_input_V_addr"/></StgValue>
</operation>

<operation id="612" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="613" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln29 = br i1 %icmp_ln29, void %.split76, void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="614" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="6">
<![CDATA[
.split76:1 %trunc_ln30 = trunc i6 %j

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="615" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split76:2 %gmem_A_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_A_addr

]]></Node>
<StgValue><ssdm name="gmem_A_addr_read"/></StgValue>
</operation>

<operation id="616" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="512">
<![CDATA[
.split76:3 %trunc_ln31_1 = trunc i512 %gmem_A_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="617" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="618" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split76:0 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_449

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="619" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="512" op_1_bw="10">
<![CDATA[
.split76:4 %store_ln31 = store i512 %gmem_A_addr_read, i10 %A_V_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="620" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
.split76:5 %switch_ln30 = switch i5 %trunc_ln30, void %branch31, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln30"/></StgValue>
</operation>

<operation id="621" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch30:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="622" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch30:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="623" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch30:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="624" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch29:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="625" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch29:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="626" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch29:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="627" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch28:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="628" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch28:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="629" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch28:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="630" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch27:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="631" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch27:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="632" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch27:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="633" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch26:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="634" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch26:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="635" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch26:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="636" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch25:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="637" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch25:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="638" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch25:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="639" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch24:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="640" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch24:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="641" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch24:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="642" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch23:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="643" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch23:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="644" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch23:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="645" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch22:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="646" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch22:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="647" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch22:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="648" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch21:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="649" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch21:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="650" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch21:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="651" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch20:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="652" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch20:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="653" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch20:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="654" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch19:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="655" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch19:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="656" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch19:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="657" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch18:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="658" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch18:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="659" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch18:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="660" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch17:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="661" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch17:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="662" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch17:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="663" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch16:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="664" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch16:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="665" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch16:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="666" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch15:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="667" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch15:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="668" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch15:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="669" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch14:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="670" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch14:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="671" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch14:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="672" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch13:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="673" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch13:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="674" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch13:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="675" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch12:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="676" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch12:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="677" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch12:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="678" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch11:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="679" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch11:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="680" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch11:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="681" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch10:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="682" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch10:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="683" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch10:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="684" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch9:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="685" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch9:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="686" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch9:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="687" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch8:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="688" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch8:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="689" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="690" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch7:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="691" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch7:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="692" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="693" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch6:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="694" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch6:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="695" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch6:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="696" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch5:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="697" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch5:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="698" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch5:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="699" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch4:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="700" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch4:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="701" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch4:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="702" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch3:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="703" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch3:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="704" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="705" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch2:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="706" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch2:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="707" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="708" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch1:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="709" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch1:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="710" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="711" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch0:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="712" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch0:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="713" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch0:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="714" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch31:0 %store_ln30 = store i512 %gmem_A_addr_read, i5 %tmp_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="715" st_id="74" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
branch31:1 %store_ln32 = store i512 %gmem_A_addr_read, i5 %B_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="716" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch31:2 %br_ln0 = br void %.split7611212211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="717" st_id="75" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split7611212211:0 %store_ln33 = store i32 %trunc_ln31_1, i10 %C_V_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="718" st_id="75" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split7611212211:1 %store_ln34 = store i32 %trunc_ln31_1, i10 %D_input_V_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="719" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.split7611212211:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="720" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_4 = phi i6 %add_ln39, void, i6 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="721" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:1 %add_ln39 = add i6 %i_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="722" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="6">
<![CDATA[
.preheader1:2 %zext_ln39 = zext i6 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="723" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="6">
<![CDATA[
.preheader1:3 %trunc_ln215 = trunc i6 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="724" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:4 %tmp_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215, i5 0

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="725" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:5 %icmp_ln39 = icmp_eq  i6 %i_4, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="726" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="727" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:7 %br_ln39 = br i1 %icmp_ln39, void %.split74, void %.preheader49.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="728" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split74:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_575

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="729" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split74:1 %tmp_V_0_addr = getelementptr i512 %tmp_V_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_0_addr"/></StgValue>
</operation>

<operation id="730" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.split74:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="731" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:0 %br_ln46 = br void %.preheader49

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="732" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k = phi i6 %add_ln43, void %.split10, i6 0, void %.split74

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="733" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i15 = phi i512 %add_ln691, void %.split10, i512 0, void %.split74

]]></Node>
<StgValue><ssdm name="conv3_i15"/></StgValue>
</operation>

<operation id="734" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43 = add i6 %k, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="735" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43 = zext i6 %k

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="736" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215 = zext i6 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="737" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215 = add i10 %tmp_8_cast, i10 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="738" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_2 = zext i10 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="739" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_1 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="A_V_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43 = icmp_eq  i6 %k, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="741" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="742" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="743" st_id="77" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="512" op_0_bw="10">
<![CDATA[
.split10:1 %A_V_load = load i10 %A_V_addr_1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="744" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:2 %B_V_0_addr = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="B_V_0_addr"/></StgValue>
</operation>

<operation id="745" st_id="77" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="512" op_0_bw="5">
<![CDATA[
.split10:3 %B_V_0_load = load i5 %B_V_0_addr

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>

<operation id="746" st_id="77" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i15, i5 %tmp_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="747" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_1_addr_3 = getelementptr i512 %tmp_V_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_1_addr_3"/></StgValue>
</operation>

<operation id="748" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="749" st_id="78" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="512" op_0_bw="10">
<![CDATA[
.split10:1 %A_V_load = load i10 %A_V_addr_1

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="750" st_id="78" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="512" op_0_bw="5">
<![CDATA[
.split10:3 %B_V_0_load = load i5 %B_V_0_addr

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="751" st_id="79" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="752" st_id="80" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="753" st_id="81" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="754" st_id="82" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="755" st_id="83" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:4 %mul_ln691 = mul i512 %A_V_load, i512 %B_V_0_load

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="756" st_id="84" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:5 %add_ln691 = add i512 %mul_ln691, i512 %conv3_i15

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="757" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="758" st_id="85" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split10:5 %add_ln691 = add i512 %mul_ln691, i512 %conv3_i15

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="759" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.split10:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="760" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_1 = phi i6 %add_ln43_1, void %.split12, i6 0, void

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="761" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_116 = phi i512 %add_ln691_1, void %.split12, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_116"/></StgValue>
</operation>

<operation id="762" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_1 = add i6 %k_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="763" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_1 = zext i6 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="764" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_5 = zext i6 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="765" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_2 = add i10 %tmp_8_cast, i10 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="766" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_6 = zext i10 %add_ln215_2

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="767" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_2 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="A_V_addr_2"/></StgValue>
</operation>

<operation id="768" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_1 = icmp_eq  i6 %k_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_1"/></StgValue>
</operation>

<operation id="769" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="770" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_1, void %.split12, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="771" st_id="86" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="10">
<![CDATA[
.split12:1 %A_V_load_1 = load i10 %A_V_addr_2

]]></Node>
<StgValue><ssdm name="A_V_load_1"/></StgValue>
</operation>

<operation id="772" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:2 %B_V_1_addr_2 = getelementptr i512 %B_V_1, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="B_V_1_addr_2"/></StgValue>
</operation>

<operation id="773" st_id="86" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="512" op_0_bw="5">
<![CDATA[
.split12:3 %B_V_1_load = load i5 %B_V_1_addr_2

]]></Node>
<StgValue><ssdm name="B_V_1_load"/></StgValue>
</operation>

<operation id="774" st_id="86" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_116, i5 %tmp_V_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="775" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_2_addr_3 = getelementptr i512 %tmp_V_2, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_2_addr_3"/></StgValue>
</operation>

<operation id="776" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="777" st_id="87" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="10">
<![CDATA[
.split12:1 %A_V_load_1 = load i10 %A_V_addr_2

]]></Node>
<StgValue><ssdm name="A_V_load_1"/></StgValue>
</operation>

<operation id="778" st_id="87" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="512" op_0_bw="5">
<![CDATA[
.split12:3 %B_V_1_load = load i5 %B_V_1_addr_2

]]></Node>
<StgValue><ssdm name="B_V_1_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="779" st_id="88" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:4 %mul_ln691_32 = mul i512 %A_V_load_1, i512 %B_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_32"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="780" st_id="89" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:4 %mul_ln691_32 = mul i512 %A_V_load_1, i512 %B_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_32"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="781" st_id="90" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:4 %mul_ln691_32 = mul i512 %A_V_load_1, i512 %B_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_32"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="782" st_id="91" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:4 %mul_ln691_32 = mul i512 %A_V_load_1, i512 %B_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_32"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="783" st_id="92" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:4 %mul_ln691_32 = mul i512 %A_V_load_1, i512 %B_V_1_load

]]></Node>
<StgValue><ssdm name="mul_ln691_32"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="784" st_id="93" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:5 %add_ln691_1 = add i512 %mul_ln691_32, i512 %conv3_i_116

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="785" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="786" st_id="94" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split12:5 %add_ln691_1 = add i512 %mul_ln691_32, i512 %conv3_i_116

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="787" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
.split12:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="788" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_3 = phi i6 %add_ln43_2, void %.split14, i6 0, void

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="789" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_217 = phi i512 %add_ln691_2, void %.split14, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_217"/></StgValue>
</operation>

<operation id="790" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_2 = add i6 %k_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="791" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_2 = zext i6 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="792" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_8 = zext i6 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="793" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_4 = add i10 %tmp_8_cast, i10 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="794" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_9 = zext i10 %add_ln215_4

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="795" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_3 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_9

]]></Node>
<StgValue><ssdm name="A_V_addr_3"/></StgValue>
</operation>

<operation id="796" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_2 = icmp_eq  i6 %k_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_2"/></StgValue>
</operation>

<operation id="797" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="798" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_2, void %.split14, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="799" st_id="95" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="512" op_0_bw="10">
<![CDATA[
.split14:1 %A_V_load_2 = load i10 %A_V_addr_3

]]></Node>
<StgValue><ssdm name="A_V_load_2"/></StgValue>
</operation>

<operation id="800" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:2 %B_V_2_addr_2 = getelementptr i512 %B_V_2, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="B_V_2_addr_2"/></StgValue>
</operation>

<operation id="801" st_id="95" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="512" op_0_bw="5">
<![CDATA[
.split14:3 %B_V_2_load = load i5 %B_V_2_addr_2

]]></Node>
<StgValue><ssdm name="B_V_2_load"/></StgValue>
</operation>

<operation id="802" st_id="95" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_217, i5 %tmp_V_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="803" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_3_addr_3 = getelementptr i512 %tmp_V_3, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_3_addr_3"/></StgValue>
</operation>

<operation id="804" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="805" st_id="96" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="512" op_0_bw="10">
<![CDATA[
.split14:1 %A_V_load_2 = load i10 %A_V_addr_3

]]></Node>
<StgValue><ssdm name="A_V_load_2"/></StgValue>
</operation>

<operation id="806" st_id="96" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="512" op_0_bw="5">
<![CDATA[
.split14:3 %B_V_2_load = load i5 %B_V_2_addr_2

]]></Node>
<StgValue><ssdm name="B_V_2_load"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="807" st_id="97" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:4 %mul_ln691_33 = mul i512 %A_V_load_2, i512 %B_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_33"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="808" st_id="98" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:4 %mul_ln691_33 = mul i512 %A_V_load_2, i512 %B_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_33"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="809" st_id="99" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:4 %mul_ln691_33 = mul i512 %A_V_load_2, i512 %B_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_33"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="810" st_id="100" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:4 %mul_ln691_33 = mul i512 %A_V_load_2, i512 %B_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_33"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="811" st_id="101" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:4 %mul_ln691_33 = mul i512 %A_V_load_2, i512 %B_V_2_load

]]></Node>
<StgValue><ssdm name="mul_ln691_33"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="812" st_id="102" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:5 %add_ln691_2 = add i512 %mul_ln691_33, i512 %conv3_i_217

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="813" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="814" st_id="103" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split14:5 %add_ln691_2 = add i512 %mul_ln691_33, i512 %conv3_i_217

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="815" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
.split14:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="816" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_4 = phi i6 %add_ln43_3, void %.split16, i6 0, void

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="817" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_318 = phi i512 %add_ln691_3, void %.split16, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_318"/></StgValue>
</operation>

<operation id="818" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_3 = add i6 %k_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="819" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_3 = zext i6 %k_4

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="820" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_10 = zext i6 %k_4

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="821" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_5 = add i10 %tmp_8_cast, i10 %zext_ln215_10

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="822" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_11 = zext i10 %add_ln215_5

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="823" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_4 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_11

]]></Node>
<StgValue><ssdm name="A_V_addr_4"/></StgValue>
</operation>

<operation id="824" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_3 = icmp_eq  i6 %k_4, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_3"/></StgValue>
</operation>

<operation id="825" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="826" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_3, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="827" st_id="104" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="10">
<![CDATA[
.split16:1 %A_V_load_3 = load i10 %A_V_addr_4

]]></Node>
<StgValue><ssdm name="A_V_load_3"/></StgValue>
</operation>

<operation id="828" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:2 %B_V_3_addr_2 = getelementptr i512 %B_V_3, i64 0, i64 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="B_V_3_addr_2"/></StgValue>
</operation>

<operation id="829" st_id="104" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="512" op_0_bw="5">
<![CDATA[
.split16:3 %B_V_3_load = load i5 %B_V_3_addr_2

]]></Node>
<StgValue><ssdm name="B_V_3_load"/></StgValue>
</operation>

<operation id="830" st_id="104" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_318, i5 %tmp_V_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="831" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_4_addr_3 = getelementptr i512 %tmp_V_4, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_4_addr_3"/></StgValue>
</operation>

<operation id="832" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="833" st_id="105" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="10">
<![CDATA[
.split16:1 %A_V_load_3 = load i10 %A_V_addr_4

]]></Node>
<StgValue><ssdm name="A_V_load_3"/></StgValue>
</operation>

<operation id="834" st_id="105" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="512" op_0_bw="5">
<![CDATA[
.split16:3 %B_V_3_load = load i5 %B_V_3_addr_2

]]></Node>
<StgValue><ssdm name="B_V_3_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="835" st_id="106" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:4 %mul_ln691_34 = mul i512 %A_V_load_3, i512 %B_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_34"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="836" st_id="107" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:4 %mul_ln691_34 = mul i512 %A_V_load_3, i512 %B_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_34"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="837" st_id="108" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:4 %mul_ln691_34 = mul i512 %A_V_load_3, i512 %B_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_34"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="838" st_id="109" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:4 %mul_ln691_34 = mul i512 %A_V_load_3, i512 %B_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_34"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="839" st_id="110" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:4 %mul_ln691_34 = mul i512 %A_V_load_3, i512 %B_V_3_load

]]></Node>
<StgValue><ssdm name="mul_ln691_34"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="840" st_id="111" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:5 %add_ln691_3 = add i512 %mul_ln691_34, i512 %conv3_i_318

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="841" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="842" st_id="112" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:5 %add_ln691_3 = add i512 %mul_ln691_34, i512 %conv3_i_318

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="843" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
.split16:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="844" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_5 = phi i6 %add_ln43_4, void %.split18, i6 0, void

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="845" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_419 = phi i512 %add_ln691_4, void %.split18, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_419"/></StgValue>
</operation>

<operation id="846" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_4 = add i6 %k_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="847" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_4 = zext i6 %k_5

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="848" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_12 = zext i6 %k_5

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="849" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_6 = add i10 %tmp_8_cast, i10 %zext_ln215_12

]]></Node>
<StgValue><ssdm name="add_ln215_6"/></StgValue>
</operation>

<operation id="850" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_13 = zext i10 %add_ln215_6

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="851" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_5 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_13

]]></Node>
<StgValue><ssdm name="A_V_addr_5"/></StgValue>
</operation>

<operation id="852" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_4 = icmp_eq  i6 %k_5, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_4"/></StgValue>
</operation>

<operation id="853" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="854" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_4, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="855" st_id="113" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="10">
<![CDATA[
.split18:1 %A_V_load_4 = load i10 %A_V_addr_5

]]></Node>
<StgValue><ssdm name="A_V_load_4"/></StgValue>
</operation>

<operation id="856" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:2 %B_V_4_addr_2 = getelementptr i512 %B_V_4, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="B_V_4_addr_2"/></StgValue>
</operation>

<operation id="857" st_id="113" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="5">
<![CDATA[
.split18:3 %B_V_4_load = load i5 %B_V_4_addr_2

]]></Node>
<StgValue><ssdm name="B_V_4_load"/></StgValue>
</operation>

<operation id="858" st_id="113" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_419, i5 %tmp_V_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="859" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_5_addr_3 = getelementptr i512 %tmp_V_5, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_5_addr_3"/></StgValue>
</operation>

<operation id="860" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="861" st_id="114" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="10">
<![CDATA[
.split18:1 %A_V_load_4 = load i10 %A_V_addr_5

]]></Node>
<StgValue><ssdm name="A_V_load_4"/></StgValue>
</operation>

<operation id="862" st_id="114" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="5">
<![CDATA[
.split18:3 %B_V_4_load = load i5 %B_V_4_addr_2

]]></Node>
<StgValue><ssdm name="B_V_4_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="863" st_id="115" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:4 %mul_ln691_35 = mul i512 %A_V_load_4, i512 %B_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_35"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="864" st_id="116" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:4 %mul_ln691_35 = mul i512 %A_V_load_4, i512 %B_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_35"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="865" st_id="117" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:4 %mul_ln691_35 = mul i512 %A_V_load_4, i512 %B_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_35"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="866" st_id="118" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:4 %mul_ln691_35 = mul i512 %A_V_load_4, i512 %B_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_35"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="867" st_id="119" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:4 %mul_ln691_35 = mul i512 %A_V_load_4, i512 %B_V_4_load

]]></Node>
<StgValue><ssdm name="mul_ln691_35"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="868" st_id="120" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:5 %add_ln691_4 = add i512 %mul_ln691_35, i512 %conv3_i_419

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="869" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="870" st_id="121" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:5 %add_ln691_4 = add i512 %mul_ln691_35, i512 %conv3_i_419

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="871" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
.split18:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="872" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_6 = phi i6 %add_ln43_5, void %.split20, i6 0, void

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="873" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_520 = phi i512 %add_ln691_5, void %.split20, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_520"/></StgValue>
</operation>

<operation id="874" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_5 = add i6 %k_6, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_5"/></StgValue>
</operation>

<operation id="875" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_5 = zext i6 %k_6

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="876" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_14 = zext i6 %k_6

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="877" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_7 = add i10 %tmp_8_cast, i10 %zext_ln215_14

]]></Node>
<StgValue><ssdm name="add_ln215_7"/></StgValue>
</operation>

<operation id="878" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_15 = zext i10 %add_ln215_7

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="879" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_6 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_15

]]></Node>
<StgValue><ssdm name="A_V_addr_6"/></StgValue>
</operation>

<operation id="880" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_5 = icmp_eq  i6 %k_6, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_5"/></StgValue>
</operation>

<operation id="881" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="882" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_5, void %.split20, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="883" st_id="122" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="10">
<![CDATA[
.split20:1 %A_V_load_5 = load i10 %A_V_addr_6

]]></Node>
<StgValue><ssdm name="A_V_load_5"/></StgValue>
</operation>

<operation id="884" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:2 %B_V_5_addr_2 = getelementptr i512 %B_V_5, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="B_V_5_addr_2"/></StgValue>
</operation>

<operation id="885" st_id="122" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="512" op_0_bw="5">
<![CDATA[
.split20:3 %B_V_5_load = load i5 %B_V_5_addr_2

]]></Node>
<StgValue><ssdm name="B_V_5_load"/></StgValue>
</operation>

<operation id="886" st_id="122" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_520, i5 %tmp_V_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="887" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_6_addr_3 = getelementptr i512 %tmp_V_6, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_6_addr_3"/></StgValue>
</operation>

<operation id="888" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="889" st_id="123" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="10">
<![CDATA[
.split20:1 %A_V_load_5 = load i10 %A_V_addr_6

]]></Node>
<StgValue><ssdm name="A_V_load_5"/></StgValue>
</operation>

<operation id="890" st_id="123" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="512" op_0_bw="5">
<![CDATA[
.split20:3 %B_V_5_load = load i5 %B_V_5_addr_2

]]></Node>
<StgValue><ssdm name="B_V_5_load"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="891" st_id="124" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split20:4 %mul_ln691_36 = mul i512 %A_V_load_5, i512 %B_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_36"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="892" st_id="125" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split20:4 %mul_ln691_36 = mul i512 %A_V_load_5, i512 %B_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_36"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="893" st_id="126" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split20:4 %mul_ln691_36 = mul i512 %A_V_load_5, i512 %B_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_36"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="894" st_id="127" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split20:4 %mul_ln691_36 = mul i512 %A_V_load_5, i512 %B_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_36"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="895" st_id="128" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split20:4 %mul_ln691_36 = mul i512 %A_V_load_5, i512 %B_V_5_load

]]></Node>
<StgValue><ssdm name="mul_ln691_36"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="896" st_id="129" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split20:5 %add_ln691_5 = add i512 %mul_ln691_36, i512 %conv3_i_520

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="897" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="898" st_id="130" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split20:5 %add_ln691_5 = add i512 %mul_ln691_36, i512 %conv3_i_520

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>

<operation id="899" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
.split20:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="900" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_7 = phi i6 %add_ln43_6, void %.split22, i6 0, void

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="901" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_621 = phi i512 %add_ln691_6, void %.split22, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_621"/></StgValue>
</operation>

<operation id="902" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_6 = add i6 %k_7, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_6"/></StgValue>
</operation>

<operation id="903" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_6 = zext i6 %k_7

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="904" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_16 = zext i6 %k_7

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="905" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_8 = add i10 %tmp_8_cast, i10 %zext_ln215_16

]]></Node>
<StgValue><ssdm name="add_ln215_8"/></StgValue>
</operation>

<operation id="906" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_17 = zext i10 %add_ln215_8

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="907" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_7 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_17

]]></Node>
<StgValue><ssdm name="A_V_addr_7"/></StgValue>
</operation>

<operation id="908" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_6 = icmp_eq  i6 %k_7, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_6"/></StgValue>
</operation>

<operation id="909" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="910" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_6, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="911" st_id="131" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="10">
<![CDATA[
.split22:1 %A_V_load_6 = load i10 %A_V_addr_7

]]></Node>
<StgValue><ssdm name="A_V_load_6"/></StgValue>
</operation>

<operation id="912" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:2 %B_V_6_addr_2 = getelementptr i512 %B_V_6, i64 0, i64 %zext_ln43_6

]]></Node>
<StgValue><ssdm name="B_V_6_addr_2"/></StgValue>
</operation>

<operation id="913" st_id="131" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="512" op_0_bw="5">
<![CDATA[
.split22:3 %B_V_6_load = load i5 %B_V_6_addr_2

]]></Node>
<StgValue><ssdm name="B_V_6_load"/></StgValue>
</operation>

<operation id="914" st_id="131" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_621, i5 %tmp_V_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="915" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_7_addr_3 = getelementptr i512 %tmp_V_7, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_7_addr_3"/></StgValue>
</operation>

<operation id="916" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="917" st_id="132" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="10">
<![CDATA[
.split22:1 %A_V_load_6 = load i10 %A_V_addr_7

]]></Node>
<StgValue><ssdm name="A_V_load_6"/></StgValue>
</operation>

<operation id="918" st_id="132" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="512" op_0_bw="5">
<![CDATA[
.split22:3 %B_V_6_load = load i5 %B_V_6_addr_2

]]></Node>
<StgValue><ssdm name="B_V_6_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="919" st_id="133" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:4 %mul_ln691_37 = mul i512 %A_V_load_6, i512 %B_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_37"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="920" st_id="134" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:4 %mul_ln691_37 = mul i512 %A_V_load_6, i512 %B_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_37"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="921" st_id="135" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:4 %mul_ln691_37 = mul i512 %A_V_load_6, i512 %B_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_37"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="922" st_id="136" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:4 %mul_ln691_37 = mul i512 %A_V_load_6, i512 %B_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_37"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="923" st_id="137" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:4 %mul_ln691_37 = mul i512 %A_V_load_6, i512 %B_V_6_load

]]></Node>
<StgValue><ssdm name="mul_ln691_37"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="924" st_id="138" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:5 %add_ln691_6 = add i512 %mul_ln691_37, i512 %conv3_i_621

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="925" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="926" st_id="139" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:5 %add_ln691_6 = add i512 %mul_ln691_37, i512 %conv3_i_621

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>

<operation id="927" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
.split22:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="928" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_8 = phi i6 %add_ln43_7, void %.split24, i6 0, void

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="929" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_722 = phi i512 %add_ln691_7, void %.split24, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_722"/></StgValue>
</operation>

<operation id="930" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_7 = add i6 %k_8, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_7"/></StgValue>
</operation>

<operation id="931" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_7 = zext i6 %k_8

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="932" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_18 = zext i6 %k_8

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="933" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_9 = add i10 %tmp_8_cast, i10 %zext_ln215_18

]]></Node>
<StgValue><ssdm name="add_ln215_9"/></StgValue>
</operation>

<operation id="934" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_19 = zext i10 %add_ln215_9

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="935" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_8 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_19

]]></Node>
<StgValue><ssdm name="A_V_addr_8"/></StgValue>
</operation>

<operation id="936" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_7 = icmp_eq  i6 %k_8, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_7"/></StgValue>
</operation>

<operation id="937" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="938" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_7, void %.split24, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="939" st_id="140" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="512" op_0_bw="10">
<![CDATA[
.split24:1 %A_V_load_7 = load i10 %A_V_addr_8

]]></Node>
<StgValue><ssdm name="A_V_load_7"/></StgValue>
</operation>

<operation id="940" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:2 %B_V_7_addr_2 = getelementptr i512 %B_V_7, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="B_V_7_addr_2"/></StgValue>
</operation>

<operation id="941" st_id="140" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="512" op_0_bw="5">
<![CDATA[
.split24:3 %B_V_7_load = load i5 %B_V_7_addr_2

]]></Node>
<StgValue><ssdm name="B_V_7_load"/></StgValue>
</operation>

<operation id="942" st_id="140" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_722, i5 %tmp_V_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="943" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_8_addr_3 = getelementptr i512 %tmp_V_8, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_8_addr_3"/></StgValue>
</operation>

<operation id="944" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="945" st_id="141" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="512" op_0_bw="10">
<![CDATA[
.split24:1 %A_V_load_7 = load i10 %A_V_addr_8

]]></Node>
<StgValue><ssdm name="A_V_load_7"/></StgValue>
</operation>

<operation id="946" st_id="141" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="512" op_0_bw="5">
<![CDATA[
.split24:3 %B_V_7_load = load i5 %B_V_7_addr_2

]]></Node>
<StgValue><ssdm name="B_V_7_load"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="947" st_id="142" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:4 %mul_ln691_38 = mul i512 %A_V_load_7, i512 %B_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_38"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="948" st_id="143" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:4 %mul_ln691_38 = mul i512 %A_V_load_7, i512 %B_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_38"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="949" st_id="144" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:4 %mul_ln691_38 = mul i512 %A_V_load_7, i512 %B_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_38"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="950" st_id="145" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:4 %mul_ln691_38 = mul i512 %A_V_load_7, i512 %B_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_38"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="951" st_id="146" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:4 %mul_ln691_38 = mul i512 %A_V_load_7, i512 %B_V_7_load

]]></Node>
<StgValue><ssdm name="mul_ln691_38"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="952" st_id="147" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:5 %add_ln691_7 = add i512 %mul_ln691_38, i512 %conv3_i_722

]]></Node>
<StgValue><ssdm name="add_ln691_7"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="953" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="954" st_id="148" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split24:5 %add_ln691_7 = add i512 %mul_ln691_38, i512 %conv3_i_722

]]></Node>
<StgValue><ssdm name="add_ln691_7"/></StgValue>
</operation>

<operation id="955" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
.split24:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="956" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_9 = phi i6 %add_ln43_8, void %.split26, i6 0, void

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="957" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_823 = phi i512 %add_ln691_8, void %.split26, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_823"/></StgValue>
</operation>

<operation id="958" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_8 = add i6 %k_9, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_8"/></StgValue>
</operation>

<operation id="959" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_8 = zext i6 %k_9

]]></Node>
<StgValue><ssdm name="zext_ln43_8"/></StgValue>
</operation>

<operation id="960" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_20 = zext i6 %k_9

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="961" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_10 = add i10 %tmp_8_cast, i10 %zext_ln215_20

]]></Node>
<StgValue><ssdm name="add_ln215_10"/></StgValue>
</operation>

<operation id="962" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_21 = zext i10 %add_ln215_10

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="963" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_9 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_21

]]></Node>
<StgValue><ssdm name="A_V_addr_9"/></StgValue>
</operation>

<operation id="964" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_8 = icmp_eq  i6 %k_9, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_8"/></StgValue>
</operation>

<operation id="965" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="966" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_8, void %.split26, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="967" st_id="149" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="512" op_0_bw="10">
<![CDATA[
.split26:1 %A_V_load_8 = load i10 %A_V_addr_9

]]></Node>
<StgValue><ssdm name="A_V_load_8"/></StgValue>
</operation>

<operation id="968" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:2 %B_V_8_addr_2 = getelementptr i512 %B_V_8, i64 0, i64 %zext_ln43_8

]]></Node>
<StgValue><ssdm name="B_V_8_addr_2"/></StgValue>
</operation>

<operation id="969" st_id="149" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="512" op_0_bw="5">
<![CDATA[
.split26:3 %B_V_8_load = load i5 %B_V_8_addr_2

]]></Node>
<StgValue><ssdm name="B_V_8_load"/></StgValue>
</operation>

<operation id="970" st_id="149" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_823, i5 %tmp_V_8_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="971" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_9_addr_3 = getelementptr i512 %tmp_V_9, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_9_addr_3"/></StgValue>
</operation>

<operation id="972" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="973" st_id="150" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="512" op_0_bw="10">
<![CDATA[
.split26:1 %A_V_load_8 = load i10 %A_V_addr_9

]]></Node>
<StgValue><ssdm name="A_V_load_8"/></StgValue>
</operation>

<operation id="974" st_id="150" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="512" op_0_bw="5">
<![CDATA[
.split26:3 %B_V_8_load = load i5 %B_V_8_addr_2

]]></Node>
<StgValue><ssdm name="B_V_8_load"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="975" st_id="151" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:4 %mul_ln691_39 = mul i512 %A_V_load_8, i512 %B_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_39"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="976" st_id="152" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:4 %mul_ln691_39 = mul i512 %A_V_load_8, i512 %B_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_39"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="977" st_id="153" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:4 %mul_ln691_39 = mul i512 %A_V_load_8, i512 %B_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_39"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="978" st_id="154" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:4 %mul_ln691_39 = mul i512 %A_V_load_8, i512 %B_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_39"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="979" st_id="155" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:4 %mul_ln691_39 = mul i512 %A_V_load_8, i512 %B_V_8_load

]]></Node>
<StgValue><ssdm name="mul_ln691_39"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="980" st_id="156" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:5 %add_ln691_8 = add i512 %mul_ln691_39, i512 %conv3_i_823

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="981" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="982" st_id="157" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split26:5 %add_ln691_8 = add i512 %mul_ln691_39, i512 %conv3_i_823

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>

<operation id="983" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
.split26:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="984" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_10 = phi i6 %add_ln43_9, void %.split28, i6 0, void

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="985" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_924 = phi i512 %add_ln691_9, void %.split28, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_924"/></StgValue>
</operation>

<operation id="986" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_9 = add i6 %k_10, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_9"/></StgValue>
</operation>

<operation id="987" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_9 = zext i6 %k_10

]]></Node>
<StgValue><ssdm name="zext_ln43_9"/></StgValue>
</operation>

<operation id="988" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_22 = zext i6 %k_10

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="989" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_11 = add i10 %tmp_8_cast, i10 %zext_ln215_22

]]></Node>
<StgValue><ssdm name="add_ln215_11"/></StgValue>
</operation>

<operation id="990" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_23 = zext i10 %add_ln215_11

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="991" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_10 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_23

]]></Node>
<StgValue><ssdm name="A_V_addr_10"/></StgValue>
</operation>

<operation id="992" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_9 = icmp_eq  i6 %k_10, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_9"/></StgValue>
</operation>

<operation id="993" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="994" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_9, void %.split28, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="995" st_id="158" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="512" op_0_bw="10">
<![CDATA[
.split28:1 %A_V_load_9 = load i10 %A_V_addr_10

]]></Node>
<StgValue><ssdm name="A_V_load_9"/></StgValue>
</operation>

<operation id="996" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:2 %B_V_9_addr_2 = getelementptr i512 %B_V_9, i64 0, i64 %zext_ln43_9

]]></Node>
<StgValue><ssdm name="B_V_9_addr_2"/></StgValue>
</operation>

<operation id="997" st_id="158" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="512" op_0_bw="5">
<![CDATA[
.split28:3 %B_V_9_load = load i5 %B_V_9_addr_2

]]></Node>
<StgValue><ssdm name="B_V_9_load"/></StgValue>
</operation>

<operation id="998" st_id="158" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_924, i5 %tmp_V_9_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="999" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_10_addr_3 = getelementptr i512 %tmp_V_10, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_10_addr_3"/></StgValue>
</operation>

<operation id="1000" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1001" st_id="159" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="512" op_0_bw="10">
<![CDATA[
.split28:1 %A_V_load_9 = load i10 %A_V_addr_10

]]></Node>
<StgValue><ssdm name="A_V_load_9"/></StgValue>
</operation>

<operation id="1002" st_id="159" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="512" op_0_bw="5">
<![CDATA[
.split28:3 %B_V_9_load = load i5 %B_V_9_addr_2

]]></Node>
<StgValue><ssdm name="B_V_9_load"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1003" st_id="160" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split28:4 %mul_ln691_40 = mul i512 %A_V_load_9, i512 %B_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_40"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1004" st_id="161" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split28:4 %mul_ln691_40 = mul i512 %A_V_load_9, i512 %B_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_40"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1005" st_id="162" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split28:4 %mul_ln691_40 = mul i512 %A_V_load_9, i512 %B_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_40"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1006" st_id="163" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split28:4 %mul_ln691_40 = mul i512 %A_V_load_9, i512 %B_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_40"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1007" st_id="164" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split28:4 %mul_ln691_40 = mul i512 %A_V_load_9, i512 %B_V_9_load

]]></Node>
<StgValue><ssdm name="mul_ln691_40"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1008" st_id="165" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split28:5 %add_ln691_9 = add i512 %mul_ln691_40, i512 %conv3_i_924

]]></Node>
<StgValue><ssdm name="add_ln691_9"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1009" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1010" st_id="166" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split28:5 %add_ln691_9 = add i512 %mul_ln691_40, i512 %conv3_i_924

]]></Node>
<StgValue><ssdm name="add_ln691_9"/></StgValue>
</operation>

<operation id="1011" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
.split28:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1012" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_11 = phi i6 %add_ln43_10, void %.split30, i6 0, void

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="1013" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1025 = phi i512 %add_ln691_10, void %.split30, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1025"/></StgValue>
</operation>

<operation id="1014" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_10 = add i6 %k_11, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_10"/></StgValue>
</operation>

<operation id="1015" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_10 = zext i6 %k_11

]]></Node>
<StgValue><ssdm name="zext_ln43_10"/></StgValue>
</operation>

<operation id="1016" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_24 = zext i6 %k_11

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="1017" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_12 = add i10 %tmp_8_cast, i10 %zext_ln215_24

]]></Node>
<StgValue><ssdm name="add_ln215_12"/></StgValue>
</operation>

<operation id="1018" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_25 = zext i10 %add_ln215_12

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="1019" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_11 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_25

]]></Node>
<StgValue><ssdm name="A_V_addr_11"/></StgValue>
</operation>

<operation id="1020" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_10 = icmp_eq  i6 %k_11, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_10"/></StgValue>
</operation>

<operation id="1021" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1022" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_10, void %.split30, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1023" st_id="167" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="512" op_0_bw="10">
<![CDATA[
.split30:1 %A_V_load_10 = load i10 %A_V_addr_11

]]></Node>
<StgValue><ssdm name="A_V_load_10"/></StgValue>
</operation>

<operation id="1024" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:2 %B_V_10_addr_2 = getelementptr i512 %B_V_10, i64 0, i64 %zext_ln43_10

]]></Node>
<StgValue><ssdm name="B_V_10_addr_2"/></StgValue>
</operation>

<operation id="1025" st_id="167" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="512" op_0_bw="5">
<![CDATA[
.split30:3 %B_V_10_load = load i5 %B_V_10_addr_2

]]></Node>
<StgValue><ssdm name="B_V_10_load"/></StgValue>
</operation>

<operation id="1026" st_id="167" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1025, i5 %tmp_V_10_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1027" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_11_addr_3 = getelementptr i512 %tmp_V_11, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_11_addr_3"/></StgValue>
</operation>

<operation id="1028" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1029" st_id="168" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="512" op_0_bw="10">
<![CDATA[
.split30:1 %A_V_load_10 = load i10 %A_V_addr_11

]]></Node>
<StgValue><ssdm name="A_V_load_10"/></StgValue>
</operation>

<operation id="1030" st_id="168" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="512" op_0_bw="5">
<![CDATA[
.split30:3 %B_V_10_load = load i5 %B_V_10_addr_2

]]></Node>
<StgValue><ssdm name="B_V_10_load"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1031" st_id="169" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split30:4 %mul_ln691_41 = mul i512 %A_V_load_10, i512 %B_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_41"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1032" st_id="170" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split30:4 %mul_ln691_41 = mul i512 %A_V_load_10, i512 %B_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_41"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1033" st_id="171" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split30:4 %mul_ln691_41 = mul i512 %A_V_load_10, i512 %B_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_41"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1034" st_id="172" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split30:4 %mul_ln691_41 = mul i512 %A_V_load_10, i512 %B_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_41"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1035" st_id="173" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split30:4 %mul_ln691_41 = mul i512 %A_V_load_10, i512 %B_V_10_load

]]></Node>
<StgValue><ssdm name="mul_ln691_41"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1036" st_id="174" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split30:5 %add_ln691_10 = add i512 %mul_ln691_41, i512 %conv3_i_1025

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1037" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1038" st_id="175" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split30:5 %add_ln691_10 = add i512 %mul_ln691_41, i512 %conv3_i_1025

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>

<operation id="1039" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
.split30:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1040" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_12 = phi i6 %add_ln43_11, void %.split32, i6 0, void

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="1041" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1126 = phi i512 %add_ln691_11, void %.split32, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1126"/></StgValue>
</operation>

<operation id="1042" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_11 = add i6 %k_12, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_11"/></StgValue>
</operation>

<operation id="1043" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_11 = zext i6 %k_12

]]></Node>
<StgValue><ssdm name="zext_ln43_11"/></StgValue>
</operation>

<operation id="1044" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_26 = zext i6 %k_12

]]></Node>
<StgValue><ssdm name="zext_ln215_26"/></StgValue>
</operation>

<operation id="1045" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_13 = add i10 %tmp_8_cast, i10 %zext_ln215_26

]]></Node>
<StgValue><ssdm name="add_ln215_13"/></StgValue>
</operation>

<operation id="1046" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_27 = zext i10 %add_ln215_13

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="1047" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_12 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_27

]]></Node>
<StgValue><ssdm name="A_V_addr_12"/></StgValue>
</operation>

<operation id="1048" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_11 = icmp_eq  i6 %k_12, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_11"/></StgValue>
</operation>

<operation id="1049" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_11, void %.split32, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1051" st_id="176" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="512" op_0_bw="10">
<![CDATA[
.split32:1 %A_V_load_11 = load i10 %A_V_addr_12

]]></Node>
<StgValue><ssdm name="A_V_load_11"/></StgValue>
</operation>

<operation id="1052" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:2 %B_V_11_addr_2 = getelementptr i512 %B_V_11, i64 0, i64 %zext_ln43_11

]]></Node>
<StgValue><ssdm name="B_V_11_addr_2"/></StgValue>
</operation>

<operation id="1053" st_id="176" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="512" op_0_bw="5">
<![CDATA[
.split32:3 %B_V_11_load = load i5 %B_V_11_addr_2

]]></Node>
<StgValue><ssdm name="B_V_11_load"/></StgValue>
</operation>

<operation id="1054" st_id="176" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1126, i5 %tmp_V_11_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1055" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_12_addr_3 = getelementptr i512 %tmp_V_12, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_12_addr_3"/></StgValue>
</operation>

<operation id="1056" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1057" st_id="177" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="512" op_0_bw="10">
<![CDATA[
.split32:1 %A_V_load_11 = load i10 %A_V_addr_12

]]></Node>
<StgValue><ssdm name="A_V_load_11"/></StgValue>
</operation>

<operation id="1058" st_id="177" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="512" op_0_bw="5">
<![CDATA[
.split32:3 %B_V_11_load = load i5 %B_V_11_addr_2

]]></Node>
<StgValue><ssdm name="B_V_11_load"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1059" st_id="178" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split32:4 %mul_ln691_42 = mul i512 %A_V_load_11, i512 %B_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_42"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1060" st_id="179" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split32:4 %mul_ln691_42 = mul i512 %A_V_load_11, i512 %B_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_42"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1061" st_id="180" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split32:4 %mul_ln691_42 = mul i512 %A_V_load_11, i512 %B_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_42"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1062" st_id="181" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split32:4 %mul_ln691_42 = mul i512 %A_V_load_11, i512 %B_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_42"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1063" st_id="182" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split32:4 %mul_ln691_42 = mul i512 %A_V_load_11, i512 %B_V_11_load

]]></Node>
<StgValue><ssdm name="mul_ln691_42"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1064" st_id="183" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split32:5 %add_ln691_11 = add i512 %mul_ln691_42, i512 %conv3_i_1126

]]></Node>
<StgValue><ssdm name="add_ln691_11"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1065" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1066" st_id="184" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split32:5 %add_ln691_11 = add i512 %mul_ln691_42, i512 %conv3_i_1126

]]></Node>
<StgValue><ssdm name="add_ln691_11"/></StgValue>
</operation>

<operation id="1067" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
.split32:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1068" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_13 = phi i6 %add_ln43_12, void %.split34, i6 0, void

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="1069" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1227 = phi i512 %add_ln691_12, void %.split34, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1227"/></StgValue>
</operation>

<operation id="1070" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_12 = add i6 %k_13, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_12"/></StgValue>
</operation>

<operation id="1071" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_12 = zext i6 %k_13

]]></Node>
<StgValue><ssdm name="zext_ln43_12"/></StgValue>
</operation>

<operation id="1072" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_28 = zext i6 %k_13

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="1073" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_14 = add i10 %tmp_8_cast, i10 %zext_ln215_28

]]></Node>
<StgValue><ssdm name="add_ln215_14"/></StgValue>
</operation>

<operation id="1074" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_29 = zext i10 %add_ln215_14

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="1075" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_13 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_29

]]></Node>
<StgValue><ssdm name="A_V_addr_13"/></StgValue>
</operation>

<operation id="1076" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_12 = icmp_eq  i6 %k_13, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_12"/></StgValue>
</operation>

<operation id="1077" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1078" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_12, void %.split34, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1079" st_id="185" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="10">
<![CDATA[
.split34:1 %A_V_load_12 = load i10 %A_V_addr_13

]]></Node>
<StgValue><ssdm name="A_V_load_12"/></StgValue>
</operation>

<operation id="1080" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:2 %B_V_12_addr_2 = getelementptr i512 %B_V_12, i64 0, i64 %zext_ln43_12

]]></Node>
<StgValue><ssdm name="B_V_12_addr_2"/></StgValue>
</operation>

<operation id="1081" st_id="185" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="512" op_0_bw="5">
<![CDATA[
.split34:3 %B_V_12_load = load i5 %B_V_12_addr_2

]]></Node>
<StgValue><ssdm name="B_V_12_load"/></StgValue>
</operation>

<operation id="1082" st_id="185" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1227, i5 %tmp_V_12_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1083" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_13_addr_3 = getelementptr i512 %tmp_V_13, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_13_addr_3"/></StgValue>
</operation>

<operation id="1084" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1085" st_id="186" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="10">
<![CDATA[
.split34:1 %A_V_load_12 = load i10 %A_V_addr_13

]]></Node>
<StgValue><ssdm name="A_V_load_12"/></StgValue>
</operation>

<operation id="1086" st_id="186" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="512" op_0_bw="5">
<![CDATA[
.split34:3 %B_V_12_load = load i5 %B_V_12_addr_2

]]></Node>
<StgValue><ssdm name="B_V_12_load"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1087" st_id="187" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split34:4 %mul_ln691_43 = mul i512 %A_V_load_12, i512 %B_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_43"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1088" st_id="188" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split34:4 %mul_ln691_43 = mul i512 %A_V_load_12, i512 %B_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_43"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1089" st_id="189" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split34:4 %mul_ln691_43 = mul i512 %A_V_load_12, i512 %B_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_43"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1090" st_id="190" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split34:4 %mul_ln691_43 = mul i512 %A_V_load_12, i512 %B_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_43"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1091" st_id="191" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split34:4 %mul_ln691_43 = mul i512 %A_V_load_12, i512 %B_V_12_load

]]></Node>
<StgValue><ssdm name="mul_ln691_43"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1092" st_id="192" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split34:5 %add_ln691_12 = add i512 %mul_ln691_43, i512 %conv3_i_1227

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1093" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1094" st_id="193" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split34:5 %add_ln691_12 = add i512 %mul_ln691_43, i512 %conv3_i_1227

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>

<operation id="1095" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
.split34:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1096" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_14 = phi i6 %add_ln43_13, void %.split36, i6 0, void

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="1097" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1328 = phi i512 %add_ln691_13, void %.split36, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1328"/></StgValue>
</operation>

<operation id="1098" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_13 = add i6 %k_14, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_13"/></StgValue>
</operation>

<operation id="1099" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_13 = zext i6 %k_14

]]></Node>
<StgValue><ssdm name="zext_ln43_13"/></StgValue>
</operation>

<operation id="1100" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_30 = zext i6 %k_14

]]></Node>
<StgValue><ssdm name="zext_ln215_30"/></StgValue>
</operation>

<operation id="1101" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_15 = add i10 %tmp_8_cast, i10 %zext_ln215_30

]]></Node>
<StgValue><ssdm name="add_ln215_15"/></StgValue>
</operation>

<operation id="1102" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_31 = zext i10 %add_ln215_15

]]></Node>
<StgValue><ssdm name="zext_ln215_31"/></StgValue>
</operation>

<operation id="1103" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_14 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_31

]]></Node>
<StgValue><ssdm name="A_V_addr_14"/></StgValue>
</operation>

<operation id="1104" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_13 = icmp_eq  i6 %k_14, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_13"/></StgValue>
</operation>

<operation id="1105" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1106" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_13, void %.split36, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1107" st_id="194" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="512" op_0_bw="10">
<![CDATA[
.split36:1 %A_V_load_13 = load i10 %A_V_addr_14

]]></Node>
<StgValue><ssdm name="A_V_load_13"/></StgValue>
</operation>

<operation id="1108" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:2 %B_V_13_addr_2 = getelementptr i512 %B_V_13, i64 0, i64 %zext_ln43_13

]]></Node>
<StgValue><ssdm name="B_V_13_addr_2"/></StgValue>
</operation>

<operation id="1109" st_id="194" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="512" op_0_bw="5">
<![CDATA[
.split36:3 %B_V_13_load = load i5 %B_V_13_addr_2

]]></Node>
<StgValue><ssdm name="B_V_13_load"/></StgValue>
</operation>

<operation id="1110" st_id="194" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1328, i5 %tmp_V_13_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1111" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_14_addr_3 = getelementptr i512 %tmp_V_14, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_14_addr_3"/></StgValue>
</operation>

<operation id="1112" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1113" st_id="195" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="512" op_0_bw="10">
<![CDATA[
.split36:1 %A_V_load_13 = load i10 %A_V_addr_14

]]></Node>
<StgValue><ssdm name="A_V_load_13"/></StgValue>
</operation>

<operation id="1114" st_id="195" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="512" op_0_bw="5">
<![CDATA[
.split36:3 %B_V_13_load = load i5 %B_V_13_addr_2

]]></Node>
<StgValue><ssdm name="B_V_13_load"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1115" st_id="196" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split36:4 %mul_ln691_44 = mul i512 %A_V_load_13, i512 %B_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_44"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1116" st_id="197" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split36:4 %mul_ln691_44 = mul i512 %A_V_load_13, i512 %B_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_44"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1117" st_id="198" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split36:4 %mul_ln691_44 = mul i512 %A_V_load_13, i512 %B_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_44"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1118" st_id="199" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split36:4 %mul_ln691_44 = mul i512 %A_V_load_13, i512 %B_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_44"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1119" st_id="200" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split36:4 %mul_ln691_44 = mul i512 %A_V_load_13, i512 %B_V_13_load

]]></Node>
<StgValue><ssdm name="mul_ln691_44"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1120" st_id="201" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split36:5 %add_ln691_13 = add i512 %mul_ln691_44, i512 %conv3_i_1328

]]></Node>
<StgValue><ssdm name="add_ln691_13"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1121" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1122" st_id="202" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split36:5 %add_ln691_13 = add i512 %mul_ln691_44, i512 %conv3_i_1328

]]></Node>
<StgValue><ssdm name="add_ln691_13"/></StgValue>
</operation>

<operation id="1123" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
.split36:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1124" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_15 = phi i6 %add_ln43_14, void %.split38, i6 0, void

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="1125" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1429 = phi i512 %add_ln691_14, void %.split38, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1429"/></StgValue>
</operation>

<operation id="1126" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_14 = add i6 %k_15, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_14"/></StgValue>
</operation>

<operation id="1127" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_14 = zext i6 %k_15

]]></Node>
<StgValue><ssdm name="zext_ln43_14"/></StgValue>
</operation>

<operation id="1128" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_32 = zext i6 %k_15

]]></Node>
<StgValue><ssdm name="zext_ln215_32"/></StgValue>
</operation>

<operation id="1129" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_16 = add i10 %tmp_8_cast, i10 %zext_ln215_32

]]></Node>
<StgValue><ssdm name="add_ln215_16"/></StgValue>
</operation>

<operation id="1130" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_33 = zext i10 %add_ln215_16

]]></Node>
<StgValue><ssdm name="zext_ln215_33"/></StgValue>
</operation>

<operation id="1131" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_15 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_33

]]></Node>
<StgValue><ssdm name="A_V_addr_15"/></StgValue>
</operation>

<operation id="1132" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_14 = icmp_eq  i6 %k_15, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_14"/></StgValue>
</operation>

<operation id="1133" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_14, void %.split38, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1135" st_id="203" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="512" op_0_bw="10">
<![CDATA[
.split38:1 %A_V_load_14 = load i10 %A_V_addr_15

]]></Node>
<StgValue><ssdm name="A_V_load_14"/></StgValue>
</operation>

<operation id="1136" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:2 %B_V_14_addr_2 = getelementptr i512 %B_V_14, i64 0, i64 %zext_ln43_14

]]></Node>
<StgValue><ssdm name="B_V_14_addr_2"/></StgValue>
</operation>

<operation id="1137" st_id="203" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="512" op_0_bw="5">
<![CDATA[
.split38:3 %B_V_14_load = load i5 %B_V_14_addr_2

]]></Node>
<StgValue><ssdm name="B_V_14_load"/></StgValue>
</operation>

<operation id="1138" st_id="203" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1429, i5 %tmp_V_14_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1139" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_15_addr_3 = getelementptr i512 %tmp_V_15, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_15_addr_3"/></StgValue>
</operation>

<operation id="1140" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1141" st_id="204" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="512" op_0_bw="10">
<![CDATA[
.split38:1 %A_V_load_14 = load i10 %A_V_addr_15

]]></Node>
<StgValue><ssdm name="A_V_load_14"/></StgValue>
</operation>

<operation id="1142" st_id="204" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="512" op_0_bw="5">
<![CDATA[
.split38:3 %B_V_14_load = load i5 %B_V_14_addr_2

]]></Node>
<StgValue><ssdm name="B_V_14_load"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1143" st_id="205" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split38:4 %mul_ln691_45 = mul i512 %A_V_load_14, i512 %B_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_45"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1144" st_id="206" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split38:4 %mul_ln691_45 = mul i512 %A_V_load_14, i512 %B_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_45"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1145" st_id="207" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split38:4 %mul_ln691_45 = mul i512 %A_V_load_14, i512 %B_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_45"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1146" st_id="208" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split38:4 %mul_ln691_45 = mul i512 %A_V_load_14, i512 %B_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_45"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1147" st_id="209" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split38:4 %mul_ln691_45 = mul i512 %A_V_load_14, i512 %B_V_14_load

]]></Node>
<StgValue><ssdm name="mul_ln691_45"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1148" st_id="210" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split38:5 %add_ln691_14 = add i512 %mul_ln691_45, i512 %conv3_i_1429

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1149" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1150" st_id="211" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split38:5 %add_ln691_14 = add i512 %mul_ln691_45, i512 %conv3_i_1429

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>

<operation id="1151" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
.split38:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1152" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_16 = phi i6 %add_ln43_15, void %.split40, i6 0, void

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="1153" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1530 = phi i512 %add_ln691_15, void %.split40, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1530"/></StgValue>
</operation>

<operation id="1154" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_15 = add i6 %k_16, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_15"/></StgValue>
</operation>

<operation id="1155" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_15 = zext i6 %k_16

]]></Node>
<StgValue><ssdm name="zext_ln43_15"/></StgValue>
</operation>

<operation id="1156" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_34 = zext i6 %k_16

]]></Node>
<StgValue><ssdm name="zext_ln215_34"/></StgValue>
</operation>

<operation id="1157" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_17 = add i10 %tmp_8_cast, i10 %zext_ln215_34

]]></Node>
<StgValue><ssdm name="add_ln215_17"/></StgValue>
</operation>

<operation id="1158" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_35 = zext i10 %add_ln215_17

]]></Node>
<StgValue><ssdm name="zext_ln215_35"/></StgValue>
</operation>

<operation id="1159" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_16 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_35

]]></Node>
<StgValue><ssdm name="A_V_addr_16"/></StgValue>
</operation>

<operation id="1160" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_15 = icmp_eq  i6 %k_16, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_15"/></StgValue>
</operation>

<operation id="1161" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1162" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_15, void %.split40, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1163" st_id="212" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="512" op_0_bw="10">
<![CDATA[
.split40:1 %A_V_load_15 = load i10 %A_V_addr_16

]]></Node>
<StgValue><ssdm name="A_V_load_15"/></StgValue>
</operation>

<operation id="1164" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:2 %B_V_15_addr_2 = getelementptr i512 %B_V_15, i64 0, i64 %zext_ln43_15

]]></Node>
<StgValue><ssdm name="B_V_15_addr_2"/></StgValue>
</operation>

<operation id="1165" st_id="212" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="512" op_0_bw="5">
<![CDATA[
.split40:3 %B_V_15_load = load i5 %B_V_15_addr_2

]]></Node>
<StgValue><ssdm name="B_V_15_load"/></StgValue>
</operation>

<operation id="1166" st_id="212" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1530, i5 %tmp_V_15_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1167" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_16_addr_3 = getelementptr i512 %tmp_V_16, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_16_addr_3"/></StgValue>
</operation>

<operation id="1168" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1169" st_id="213" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="512" op_0_bw="10">
<![CDATA[
.split40:1 %A_V_load_15 = load i10 %A_V_addr_16

]]></Node>
<StgValue><ssdm name="A_V_load_15"/></StgValue>
</operation>

<operation id="1170" st_id="213" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="512" op_0_bw="5">
<![CDATA[
.split40:3 %B_V_15_load = load i5 %B_V_15_addr_2

]]></Node>
<StgValue><ssdm name="B_V_15_load"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1171" st_id="214" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split40:4 %mul_ln691_46 = mul i512 %A_V_load_15, i512 %B_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_46"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1172" st_id="215" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split40:4 %mul_ln691_46 = mul i512 %A_V_load_15, i512 %B_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_46"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1173" st_id="216" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split40:4 %mul_ln691_46 = mul i512 %A_V_load_15, i512 %B_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_46"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1174" st_id="217" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split40:4 %mul_ln691_46 = mul i512 %A_V_load_15, i512 %B_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_46"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1175" st_id="218" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split40:4 %mul_ln691_46 = mul i512 %A_V_load_15, i512 %B_V_15_load

]]></Node>
<StgValue><ssdm name="mul_ln691_46"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1176" st_id="219" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split40:5 %add_ln691_15 = add i512 %mul_ln691_46, i512 %conv3_i_1530

]]></Node>
<StgValue><ssdm name="add_ln691_15"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1177" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1178" st_id="220" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split40:5 %add_ln691_15 = add i512 %mul_ln691_46, i512 %conv3_i_1530

]]></Node>
<StgValue><ssdm name="add_ln691_15"/></StgValue>
</operation>

<operation id="1179" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
.split40:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1180" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_17 = phi i6 %add_ln43_16, void %.split42, i6 0, void

]]></Node>
<StgValue><ssdm name="k_17"/></StgValue>
</operation>

<operation id="1181" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1631 = phi i512 %add_ln691_16, void %.split42, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1631"/></StgValue>
</operation>

<operation id="1182" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_16 = add i6 %k_17, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_16"/></StgValue>
</operation>

<operation id="1183" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_16 = zext i6 %k_17

]]></Node>
<StgValue><ssdm name="zext_ln43_16"/></StgValue>
</operation>

<operation id="1184" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_36 = zext i6 %k_17

]]></Node>
<StgValue><ssdm name="zext_ln215_36"/></StgValue>
</operation>

<operation id="1185" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_18 = add i10 %tmp_8_cast, i10 %zext_ln215_36

]]></Node>
<StgValue><ssdm name="add_ln215_18"/></StgValue>
</operation>

<operation id="1186" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_37 = zext i10 %add_ln215_18

]]></Node>
<StgValue><ssdm name="zext_ln215_37"/></StgValue>
</operation>

<operation id="1187" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_17 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_37

]]></Node>
<StgValue><ssdm name="A_V_addr_17"/></StgValue>
</operation>

<operation id="1188" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_16 = icmp_eq  i6 %k_17, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_16"/></StgValue>
</operation>

<operation id="1189" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1190" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_16, void %.split42, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1191" st_id="221" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="512" op_0_bw="10">
<![CDATA[
.split42:1 %A_V_load_16 = load i10 %A_V_addr_17

]]></Node>
<StgValue><ssdm name="A_V_load_16"/></StgValue>
</operation>

<operation id="1192" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:2 %B_V_16_addr_2 = getelementptr i512 %B_V_16, i64 0, i64 %zext_ln43_16

]]></Node>
<StgValue><ssdm name="B_V_16_addr_2"/></StgValue>
</operation>

<operation id="1193" st_id="221" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="512" op_0_bw="5">
<![CDATA[
.split42:3 %B_V_16_load = load i5 %B_V_16_addr_2

]]></Node>
<StgValue><ssdm name="B_V_16_load"/></StgValue>
</operation>

<operation id="1194" st_id="221" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1631, i5 %tmp_V_16_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1195" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_17_addr_3 = getelementptr i512 %tmp_V_17, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_17_addr_3"/></StgValue>
</operation>

<operation id="1196" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1197" st_id="222" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="512" op_0_bw="10">
<![CDATA[
.split42:1 %A_V_load_16 = load i10 %A_V_addr_17

]]></Node>
<StgValue><ssdm name="A_V_load_16"/></StgValue>
</operation>

<operation id="1198" st_id="222" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="512" op_0_bw="5">
<![CDATA[
.split42:3 %B_V_16_load = load i5 %B_V_16_addr_2

]]></Node>
<StgValue><ssdm name="B_V_16_load"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1199" st_id="223" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split42:4 %mul_ln691_47 = mul i512 %A_V_load_16, i512 %B_V_16_load

]]></Node>
<StgValue><ssdm name="mul_ln691_47"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1200" st_id="224" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split42:4 %mul_ln691_47 = mul i512 %A_V_load_16, i512 %B_V_16_load

]]></Node>
<StgValue><ssdm name="mul_ln691_47"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1201" st_id="225" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split42:4 %mul_ln691_47 = mul i512 %A_V_load_16, i512 %B_V_16_load

]]></Node>
<StgValue><ssdm name="mul_ln691_47"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1202" st_id="226" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split42:4 %mul_ln691_47 = mul i512 %A_V_load_16, i512 %B_V_16_load

]]></Node>
<StgValue><ssdm name="mul_ln691_47"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1203" st_id="227" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split42:4 %mul_ln691_47 = mul i512 %A_V_load_16, i512 %B_V_16_load

]]></Node>
<StgValue><ssdm name="mul_ln691_47"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1204" st_id="228" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split42:5 %add_ln691_16 = add i512 %mul_ln691_47, i512 %conv3_i_1631

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1205" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1206" st_id="229" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split42:5 %add_ln691_16 = add i512 %mul_ln691_47, i512 %conv3_i_1631

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>

<operation id="1207" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
.split42:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1208" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_18 = phi i6 %add_ln43_17, void %.split44, i6 0, void

]]></Node>
<StgValue><ssdm name="k_18"/></StgValue>
</operation>

<operation id="1209" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1732 = phi i512 %add_ln691_17, void %.split44, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1732"/></StgValue>
</operation>

<operation id="1210" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_17 = add i6 %k_18, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_17"/></StgValue>
</operation>

<operation id="1211" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_17 = zext i6 %k_18

]]></Node>
<StgValue><ssdm name="zext_ln43_17"/></StgValue>
</operation>

<operation id="1212" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_38 = zext i6 %k_18

]]></Node>
<StgValue><ssdm name="zext_ln215_38"/></StgValue>
</operation>

<operation id="1213" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_19 = add i10 %tmp_8_cast, i10 %zext_ln215_38

]]></Node>
<StgValue><ssdm name="add_ln215_19"/></StgValue>
</operation>

<operation id="1214" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_39 = zext i10 %add_ln215_19

]]></Node>
<StgValue><ssdm name="zext_ln215_39"/></StgValue>
</operation>

<operation id="1215" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_18 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_39

]]></Node>
<StgValue><ssdm name="A_V_addr_18"/></StgValue>
</operation>

<operation id="1216" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_17 = icmp_eq  i6 %k_18, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_17"/></StgValue>
</operation>

<operation id="1217" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1218" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_17, void %.split44, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1219" st_id="230" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="512" op_0_bw="10">
<![CDATA[
.split44:1 %A_V_load_17 = load i10 %A_V_addr_18

]]></Node>
<StgValue><ssdm name="A_V_load_17"/></StgValue>
</operation>

<operation id="1220" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split44:2 %B_V_17_addr_2 = getelementptr i512 %B_V_17, i64 0, i64 %zext_ln43_17

]]></Node>
<StgValue><ssdm name="B_V_17_addr_2"/></StgValue>
</operation>

<operation id="1221" st_id="230" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="512" op_0_bw="5">
<![CDATA[
.split44:3 %B_V_17_load = load i5 %B_V_17_addr_2

]]></Node>
<StgValue><ssdm name="B_V_17_load"/></StgValue>
</operation>

<operation id="1222" st_id="230" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1732, i5 %tmp_V_17_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1223" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_18_addr_3 = getelementptr i512 %tmp_V_18, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_18_addr_3"/></StgValue>
</operation>

<operation id="1224" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1225" st_id="231" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="512" op_0_bw="10">
<![CDATA[
.split44:1 %A_V_load_17 = load i10 %A_V_addr_18

]]></Node>
<StgValue><ssdm name="A_V_load_17"/></StgValue>
</operation>

<operation id="1226" st_id="231" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="512" op_0_bw="5">
<![CDATA[
.split44:3 %B_V_17_load = load i5 %B_V_17_addr_2

]]></Node>
<StgValue><ssdm name="B_V_17_load"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1227" st_id="232" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split44:4 %mul_ln691_48 = mul i512 %A_V_load_17, i512 %B_V_17_load

]]></Node>
<StgValue><ssdm name="mul_ln691_48"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1228" st_id="233" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split44:4 %mul_ln691_48 = mul i512 %A_V_load_17, i512 %B_V_17_load

]]></Node>
<StgValue><ssdm name="mul_ln691_48"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1229" st_id="234" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split44:4 %mul_ln691_48 = mul i512 %A_V_load_17, i512 %B_V_17_load

]]></Node>
<StgValue><ssdm name="mul_ln691_48"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1230" st_id="235" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split44:4 %mul_ln691_48 = mul i512 %A_V_load_17, i512 %B_V_17_load

]]></Node>
<StgValue><ssdm name="mul_ln691_48"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1231" st_id="236" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split44:4 %mul_ln691_48 = mul i512 %A_V_load_17, i512 %B_V_17_load

]]></Node>
<StgValue><ssdm name="mul_ln691_48"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1232" st_id="237" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split44:5 %add_ln691_17 = add i512 %mul_ln691_48, i512 %conv3_i_1732

]]></Node>
<StgValue><ssdm name="add_ln691_17"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1233" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split44:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1234" st_id="238" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split44:5 %add_ln691_17 = add i512 %mul_ln691_48, i512 %conv3_i_1732

]]></Node>
<StgValue><ssdm name="add_ln691_17"/></StgValue>
</operation>

<operation id="1235" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
.split44:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1236" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_19 = phi i6 %add_ln43_18, void %.split46, i6 0, void

]]></Node>
<StgValue><ssdm name="k_19"/></StgValue>
</operation>

<operation id="1237" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1833 = phi i512 %add_ln691_18, void %.split46, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1833"/></StgValue>
</operation>

<operation id="1238" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_18 = add i6 %k_19, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_18"/></StgValue>
</operation>

<operation id="1239" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_18 = zext i6 %k_19

]]></Node>
<StgValue><ssdm name="zext_ln43_18"/></StgValue>
</operation>

<operation id="1240" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_40 = zext i6 %k_19

]]></Node>
<StgValue><ssdm name="zext_ln215_40"/></StgValue>
</operation>

<operation id="1241" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_20 = add i10 %tmp_8_cast, i10 %zext_ln215_40

]]></Node>
<StgValue><ssdm name="add_ln215_20"/></StgValue>
</operation>

<operation id="1242" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_41 = zext i10 %add_ln215_20

]]></Node>
<StgValue><ssdm name="zext_ln215_41"/></StgValue>
</operation>

<operation id="1243" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_19 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_41

]]></Node>
<StgValue><ssdm name="A_V_addr_19"/></StgValue>
</operation>

<operation id="1244" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_18 = icmp_eq  i6 %k_19, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_18"/></StgValue>
</operation>

<operation id="1245" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1246" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_18, void %.split46, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1247" st_id="239" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="512" op_0_bw="10">
<![CDATA[
.split46:1 %A_V_load_18 = load i10 %A_V_addr_19

]]></Node>
<StgValue><ssdm name="A_V_load_18"/></StgValue>
</operation>

<operation id="1248" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:2 %B_V_18_addr_2 = getelementptr i512 %B_V_18, i64 0, i64 %zext_ln43_18

]]></Node>
<StgValue><ssdm name="B_V_18_addr_2"/></StgValue>
</operation>

<operation id="1249" st_id="239" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="512" op_0_bw="5">
<![CDATA[
.split46:3 %B_V_18_load = load i5 %B_V_18_addr_2

]]></Node>
<StgValue><ssdm name="B_V_18_load"/></StgValue>
</operation>

<operation id="1250" st_id="239" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1833, i5 %tmp_V_18_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1251" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_19_addr_3 = getelementptr i512 %tmp_V_19, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_19_addr_3"/></StgValue>
</operation>

<operation id="1252" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1253" st_id="240" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="512" op_0_bw="10">
<![CDATA[
.split46:1 %A_V_load_18 = load i10 %A_V_addr_19

]]></Node>
<StgValue><ssdm name="A_V_load_18"/></StgValue>
</operation>

<operation id="1254" st_id="240" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="512" op_0_bw="5">
<![CDATA[
.split46:3 %B_V_18_load = load i5 %B_V_18_addr_2

]]></Node>
<StgValue><ssdm name="B_V_18_load"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1255" st_id="241" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split46:4 %mul_ln691_49 = mul i512 %A_V_load_18, i512 %B_V_18_load

]]></Node>
<StgValue><ssdm name="mul_ln691_49"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1256" st_id="242" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split46:4 %mul_ln691_49 = mul i512 %A_V_load_18, i512 %B_V_18_load

]]></Node>
<StgValue><ssdm name="mul_ln691_49"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1257" st_id="243" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split46:4 %mul_ln691_49 = mul i512 %A_V_load_18, i512 %B_V_18_load

]]></Node>
<StgValue><ssdm name="mul_ln691_49"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1258" st_id="244" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split46:4 %mul_ln691_49 = mul i512 %A_V_load_18, i512 %B_V_18_load

]]></Node>
<StgValue><ssdm name="mul_ln691_49"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1259" st_id="245" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split46:4 %mul_ln691_49 = mul i512 %A_V_load_18, i512 %B_V_18_load

]]></Node>
<StgValue><ssdm name="mul_ln691_49"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1260" st_id="246" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split46:5 %add_ln691_18 = add i512 %mul_ln691_49, i512 %conv3_i_1833

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1261" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split46:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1262" st_id="247" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split46:5 %add_ln691_18 = add i512 %mul_ln691_49, i512 %conv3_i_1833

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>

<operation id="1263" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
.split46:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1264" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_20 = phi i6 %add_ln43_19, void %.split48, i6 0, void

]]></Node>
<StgValue><ssdm name="k_20"/></StgValue>
</operation>

<operation id="1265" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_1934 = phi i512 %add_ln691_19, void %.split48, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_1934"/></StgValue>
</operation>

<operation id="1266" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_19 = add i6 %k_20, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_19"/></StgValue>
</operation>

<operation id="1267" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_19 = zext i6 %k_20

]]></Node>
<StgValue><ssdm name="zext_ln43_19"/></StgValue>
</operation>

<operation id="1268" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_42 = zext i6 %k_20

]]></Node>
<StgValue><ssdm name="zext_ln215_42"/></StgValue>
</operation>

<operation id="1269" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_21 = add i10 %tmp_8_cast, i10 %zext_ln215_42

]]></Node>
<StgValue><ssdm name="add_ln215_21"/></StgValue>
</operation>

<operation id="1270" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_43 = zext i10 %add_ln215_21

]]></Node>
<StgValue><ssdm name="zext_ln215_43"/></StgValue>
</operation>

<operation id="1271" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_20 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_43

]]></Node>
<StgValue><ssdm name="A_V_addr_20"/></StgValue>
</operation>

<operation id="1272" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_19 = icmp_eq  i6 %k_20, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_19"/></StgValue>
</operation>

<operation id="1273" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1274" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_19, void %.split48, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1275" st_id="248" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="512" op_0_bw="10">
<![CDATA[
.split48:1 %A_V_load_19 = load i10 %A_V_addr_20

]]></Node>
<StgValue><ssdm name="A_V_load_19"/></StgValue>
</operation>

<operation id="1276" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split48:2 %B_V_19_addr_2 = getelementptr i512 %B_V_19, i64 0, i64 %zext_ln43_19

]]></Node>
<StgValue><ssdm name="B_V_19_addr_2"/></StgValue>
</operation>

<operation id="1277" st_id="248" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="512" op_0_bw="5">
<![CDATA[
.split48:3 %B_V_19_load = load i5 %B_V_19_addr_2

]]></Node>
<StgValue><ssdm name="B_V_19_load"/></StgValue>
</operation>

<operation id="1278" st_id="248" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_1934, i5 %tmp_V_19_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1279" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_20_addr_3 = getelementptr i512 %tmp_V_20, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_20_addr_3"/></StgValue>
</operation>

<operation id="1280" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1281" st_id="249" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="512" op_0_bw="10">
<![CDATA[
.split48:1 %A_V_load_19 = load i10 %A_V_addr_20

]]></Node>
<StgValue><ssdm name="A_V_load_19"/></StgValue>
</operation>

<operation id="1282" st_id="249" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="512" op_0_bw="5">
<![CDATA[
.split48:3 %B_V_19_load = load i5 %B_V_19_addr_2

]]></Node>
<StgValue><ssdm name="B_V_19_load"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1283" st_id="250" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split48:4 %mul_ln691_50 = mul i512 %A_V_load_19, i512 %B_V_19_load

]]></Node>
<StgValue><ssdm name="mul_ln691_50"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1284" st_id="251" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split48:4 %mul_ln691_50 = mul i512 %A_V_load_19, i512 %B_V_19_load

]]></Node>
<StgValue><ssdm name="mul_ln691_50"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1285" st_id="252" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split48:4 %mul_ln691_50 = mul i512 %A_V_load_19, i512 %B_V_19_load

]]></Node>
<StgValue><ssdm name="mul_ln691_50"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1286" st_id="253" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split48:4 %mul_ln691_50 = mul i512 %A_V_load_19, i512 %B_V_19_load

]]></Node>
<StgValue><ssdm name="mul_ln691_50"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1287" st_id="254" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split48:4 %mul_ln691_50 = mul i512 %A_V_load_19, i512 %B_V_19_load

]]></Node>
<StgValue><ssdm name="mul_ln691_50"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1288" st_id="255" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split48:5 %add_ln691_19 = add i512 %mul_ln691_50, i512 %conv3_i_1934

]]></Node>
<StgValue><ssdm name="add_ln691_19"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1289" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split48:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1290" st_id="256" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split48:5 %add_ln691_19 = add i512 %mul_ln691_50, i512 %conv3_i_1934

]]></Node>
<StgValue><ssdm name="add_ln691_19"/></StgValue>
</operation>

<operation id="1291" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
.split48:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1292" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_21 = phi i6 %add_ln43_20, void %.split50, i6 0, void

]]></Node>
<StgValue><ssdm name="k_21"/></StgValue>
</operation>

<operation id="1293" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2035 = phi i512 %add_ln691_20, void %.split50, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2035"/></StgValue>
</operation>

<operation id="1294" st_id="257" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_20 = add i6 %k_21, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_20"/></StgValue>
</operation>

<operation id="1295" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_20 = zext i6 %k_21

]]></Node>
<StgValue><ssdm name="zext_ln43_20"/></StgValue>
</operation>

<operation id="1296" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_44 = zext i6 %k_21

]]></Node>
<StgValue><ssdm name="zext_ln215_44"/></StgValue>
</operation>

<operation id="1297" st_id="257" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_22 = add i10 %tmp_8_cast, i10 %zext_ln215_44

]]></Node>
<StgValue><ssdm name="add_ln215_22"/></StgValue>
</operation>

<operation id="1298" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_45 = zext i10 %add_ln215_22

]]></Node>
<StgValue><ssdm name="zext_ln215_45"/></StgValue>
</operation>

<operation id="1299" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_21 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_45

]]></Node>
<StgValue><ssdm name="A_V_addr_21"/></StgValue>
</operation>

<operation id="1300" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_20 = icmp_eq  i6 %k_21, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_20"/></StgValue>
</operation>

<operation id="1301" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1302" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_20, void %.split50, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1303" st_id="257" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="512" op_0_bw="10">
<![CDATA[
.split50:1 %A_V_load_20 = load i10 %A_V_addr_21

]]></Node>
<StgValue><ssdm name="A_V_load_20"/></StgValue>
</operation>

<operation id="1304" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:2 %B_V_20_addr_2 = getelementptr i512 %B_V_20, i64 0, i64 %zext_ln43_20

]]></Node>
<StgValue><ssdm name="B_V_20_addr_2"/></StgValue>
</operation>

<operation id="1305" st_id="257" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="512" op_0_bw="5">
<![CDATA[
.split50:3 %B_V_20_load = load i5 %B_V_20_addr_2

]]></Node>
<StgValue><ssdm name="B_V_20_load"/></StgValue>
</operation>

<operation id="1306" st_id="257" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2035, i5 %tmp_V_20_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1307" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_21_addr_3 = getelementptr i512 %tmp_V_21, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_21_addr_3"/></StgValue>
</operation>

<operation id="1308" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1309" st_id="258" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="512" op_0_bw="10">
<![CDATA[
.split50:1 %A_V_load_20 = load i10 %A_V_addr_21

]]></Node>
<StgValue><ssdm name="A_V_load_20"/></StgValue>
</operation>

<operation id="1310" st_id="258" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="512" op_0_bw="5">
<![CDATA[
.split50:3 %B_V_20_load = load i5 %B_V_20_addr_2

]]></Node>
<StgValue><ssdm name="B_V_20_load"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1311" st_id="259" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split50:4 %mul_ln691_51 = mul i512 %A_V_load_20, i512 %B_V_20_load

]]></Node>
<StgValue><ssdm name="mul_ln691_51"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1312" st_id="260" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split50:4 %mul_ln691_51 = mul i512 %A_V_load_20, i512 %B_V_20_load

]]></Node>
<StgValue><ssdm name="mul_ln691_51"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1313" st_id="261" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split50:4 %mul_ln691_51 = mul i512 %A_V_load_20, i512 %B_V_20_load

]]></Node>
<StgValue><ssdm name="mul_ln691_51"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1314" st_id="262" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split50:4 %mul_ln691_51 = mul i512 %A_V_load_20, i512 %B_V_20_load

]]></Node>
<StgValue><ssdm name="mul_ln691_51"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1315" st_id="263" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split50:4 %mul_ln691_51 = mul i512 %A_V_load_20, i512 %B_V_20_load

]]></Node>
<StgValue><ssdm name="mul_ln691_51"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1316" st_id="264" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split50:5 %add_ln691_20 = add i512 %mul_ln691_51, i512 %conv3_i_2035

]]></Node>
<StgValue><ssdm name="add_ln691_20"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1317" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1318" st_id="265" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split50:5 %add_ln691_20 = add i512 %mul_ln691_51, i512 %conv3_i_2035

]]></Node>
<StgValue><ssdm name="add_ln691_20"/></StgValue>
</operation>

<operation id="1319" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
.split50:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1320" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_22 = phi i6 %add_ln43_21, void %.split52, i6 0, void

]]></Node>
<StgValue><ssdm name="k_22"/></StgValue>
</operation>

<operation id="1321" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2136 = phi i512 %add_ln691_21, void %.split52, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2136"/></StgValue>
</operation>

<operation id="1322" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_21 = add i6 %k_22, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_21"/></StgValue>
</operation>

<operation id="1323" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_21 = zext i6 %k_22

]]></Node>
<StgValue><ssdm name="zext_ln43_21"/></StgValue>
</operation>

<operation id="1324" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_46 = zext i6 %k_22

]]></Node>
<StgValue><ssdm name="zext_ln215_46"/></StgValue>
</operation>

<operation id="1325" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_23 = add i10 %tmp_8_cast, i10 %zext_ln215_46

]]></Node>
<StgValue><ssdm name="add_ln215_23"/></StgValue>
</operation>

<operation id="1326" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_47 = zext i10 %add_ln215_23

]]></Node>
<StgValue><ssdm name="zext_ln215_47"/></StgValue>
</operation>

<operation id="1327" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_22 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_47

]]></Node>
<StgValue><ssdm name="A_V_addr_22"/></StgValue>
</operation>

<operation id="1328" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_21 = icmp_eq  i6 %k_22, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_21"/></StgValue>
</operation>

<operation id="1329" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1330" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_21, void %.split52, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1331" st_id="266" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="512" op_0_bw="10">
<![CDATA[
.split52:1 %A_V_load_21 = load i10 %A_V_addr_22

]]></Node>
<StgValue><ssdm name="A_V_load_21"/></StgValue>
</operation>

<operation id="1332" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:2 %B_V_21_addr_2 = getelementptr i512 %B_V_21, i64 0, i64 %zext_ln43_21

]]></Node>
<StgValue><ssdm name="B_V_21_addr_2"/></StgValue>
</operation>

<operation id="1333" st_id="266" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="512" op_0_bw="5">
<![CDATA[
.split52:3 %B_V_21_load = load i5 %B_V_21_addr_2

]]></Node>
<StgValue><ssdm name="B_V_21_load"/></StgValue>
</operation>

<operation id="1334" st_id="266" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2136, i5 %tmp_V_21_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1335" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_22_addr_3 = getelementptr i512 %tmp_V_22, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_22_addr_3"/></StgValue>
</operation>

<operation id="1336" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1337" st_id="267" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="512" op_0_bw="10">
<![CDATA[
.split52:1 %A_V_load_21 = load i10 %A_V_addr_22

]]></Node>
<StgValue><ssdm name="A_V_load_21"/></StgValue>
</operation>

<operation id="1338" st_id="267" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="512" op_0_bw="5">
<![CDATA[
.split52:3 %B_V_21_load = load i5 %B_V_21_addr_2

]]></Node>
<StgValue><ssdm name="B_V_21_load"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1339" st_id="268" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split52:4 %mul_ln691_52 = mul i512 %A_V_load_21, i512 %B_V_21_load

]]></Node>
<StgValue><ssdm name="mul_ln691_52"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1340" st_id="269" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split52:4 %mul_ln691_52 = mul i512 %A_V_load_21, i512 %B_V_21_load

]]></Node>
<StgValue><ssdm name="mul_ln691_52"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1341" st_id="270" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split52:4 %mul_ln691_52 = mul i512 %A_V_load_21, i512 %B_V_21_load

]]></Node>
<StgValue><ssdm name="mul_ln691_52"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1342" st_id="271" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split52:4 %mul_ln691_52 = mul i512 %A_V_load_21, i512 %B_V_21_load

]]></Node>
<StgValue><ssdm name="mul_ln691_52"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1343" st_id="272" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split52:4 %mul_ln691_52 = mul i512 %A_V_load_21, i512 %B_V_21_load

]]></Node>
<StgValue><ssdm name="mul_ln691_52"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1344" st_id="273" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split52:5 %add_ln691_21 = add i512 %mul_ln691_52, i512 %conv3_i_2136

]]></Node>
<StgValue><ssdm name="add_ln691_21"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1345" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1346" st_id="274" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split52:5 %add_ln691_21 = add i512 %mul_ln691_52, i512 %conv3_i_2136

]]></Node>
<StgValue><ssdm name="add_ln691_21"/></StgValue>
</operation>

<operation id="1347" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
.split52:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1348" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_23 = phi i6 %add_ln43_22, void %.split54, i6 0, void

]]></Node>
<StgValue><ssdm name="k_23"/></StgValue>
</operation>

<operation id="1349" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2237 = phi i512 %add_ln691_22, void %.split54, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2237"/></StgValue>
</operation>

<operation id="1350" st_id="275" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_22 = add i6 %k_23, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_22"/></StgValue>
</operation>

<operation id="1351" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_22 = zext i6 %k_23

]]></Node>
<StgValue><ssdm name="zext_ln43_22"/></StgValue>
</operation>

<operation id="1352" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_48 = zext i6 %k_23

]]></Node>
<StgValue><ssdm name="zext_ln215_48"/></StgValue>
</operation>

<operation id="1353" st_id="275" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_24 = add i10 %tmp_8_cast, i10 %zext_ln215_48

]]></Node>
<StgValue><ssdm name="add_ln215_24"/></StgValue>
</operation>

<operation id="1354" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_49 = zext i10 %add_ln215_24

]]></Node>
<StgValue><ssdm name="zext_ln215_49"/></StgValue>
</operation>

<operation id="1355" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_23 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_49

]]></Node>
<StgValue><ssdm name="A_V_addr_23"/></StgValue>
</operation>

<operation id="1356" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_22 = icmp_eq  i6 %k_23, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_22"/></StgValue>
</operation>

<operation id="1357" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1358" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_22, void %.split54, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1359" st_id="275" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="512" op_0_bw="10">
<![CDATA[
.split54:1 %A_V_load_22 = load i10 %A_V_addr_23

]]></Node>
<StgValue><ssdm name="A_V_load_22"/></StgValue>
</operation>

<operation id="1360" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split54:2 %B_V_22_addr_2 = getelementptr i512 %B_V_22, i64 0, i64 %zext_ln43_22

]]></Node>
<StgValue><ssdm name="B_V_22_addr_2"/></StgValue>
</operation>

<operation id="1361" st_id="275" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="512" op_0_bw="5">
<![CDATA[
.split54:3 %B_V_22_load = load i5 %B_V_22_addr_2

]]></Node>
<StgValue><ssdm name="B_V_22_load"/></StgValue>
</operation>

<operation id="1362" st_id="275" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2237, i5 %tmp_V_22_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1363" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_23_addr_3 = getelementptr i512 %tmp_V_23, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_23_addr_3"/></StgValue>
</operation>

<operation id="1364" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1365" st_id="276" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="512" op_0_bw="10">
<![CDATA[
.split54:1 %A_V_load_22 = load i10 %A_V_addr_23

]]></Node>
<StgValue><ssdm name="A_V_load_22"/></StgValue>
</operation>

<operation id="1366" st_id="276" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="512" op_0_bw="5">
<![CDATA[
.split54:3 %B_V_22_load = load i5 %B_V_22_addr_2

]]></Node>
<StgValue><ssdm name="B_V_22_load"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1367" st_id="277" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split54:4 %mul_ln691_53 = mul i512 %A_V_load_22, i512 %B_V_22_load

]]></Node>
<StgValue><ssdm name="mul_ln691_53"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1368" st_id="278" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split54:4 %mul_ln691_53 = mul i512 %A_V_load_22, i512 %B_V_22_load

]]></Node>
<StgValue><ssdm name="mul_ln691_53"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1369" st_id="279" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split54:4 %mul_ln691_53 = mul i512 %A_V_load_22, i512 %B_V_22_load

]]></Node>
<StgValue><ssdm name="mul_ln691_53"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1370" st_id="280" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split54:4 %mul_ln691_53 = mul i512 %A_V_load_22, i512 %B_V_22_load

]]></Node>
<StgValue><ssdm name="mul_ln691_53"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1371" st_id="281" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split54:4 %mul_ln691_53 = mul i512 %A_V_load_22, i512 %B_V_22_load

]]></Node>
<StgValue><ssdm name="mul_ln691_53"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1372" st_id="282" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split54:5 %add_ln691_22 = add i512 %mul_ln691_53, i512 %conv3_i_2237

]]></Node>
<StgValue><ssdm name="add_ln691_22"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1373" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split54:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1374" st_id="283" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split54:5 %add_ln691_22 = add i512 %mul_ln691_53, i512 %conv3_i_2237

]]></Node>
<StgValue><ssdm name="add_ln691_22"/></StgValue>
</operation>

<operation id="1375" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
.split54:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1376" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_24 = phi i6 %add_ln43_23, void %.split56, i6 0, void

]]></Node>
<StgValue><ssdm name="k_24"/></StgValue>
</operation>

<operation id="1377" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2338 = phi i512 %add_ln691_23, void %.split56, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2338"/></StgValue>
</operation>

<operation id="1378" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_23 = add i6 %k_24, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_23"/></StgValue>
</operation>

<operation id="1379" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_23 = zext i6 %k_24

]]></Node>
<StgValue><ssdm name="zext_ln43_23"/></StgValue>
</operation>

<operation id="1380" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_50 = zext i6 %k_24

]]></Node>
<StgValue><ssdm name="zext_ln215_50"/></StgValue>
</operation>

<operation id="1381" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_25 = add i10 %tmp_8_cast, i10 %zext_ln215_50

]]></Node>
<StgValue><ssdm name="add_ln215_25"/></StgValue>
</operation>

<operation id="1382" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_51 = zext i10 %add_ln215_25

]]></Node>
<StgValue><ssdm name="zext_ln215_51"/></StgValue>
</operation>

<operation id="1383" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_24 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_51

]]></Node>
<StgValue><ssdm name="A_V_addr_24"/></StgValue>
</operation>

<operation id="1384" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_23 = icmp_eq  i6 %k_24, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_23"/></StgValue>
</operation>

<operation id="1385" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1386" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_23, void %.split56, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1387" st_id="284" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="512" op_0_bw="10">
<![CDATA[
.split56:1 %A_V_load_23 = load i10 %A_V_addr_24

]]></Node>
<StgValue><ssdm name="A_V_load_23"/></StgValue>
</operation>

<operation id="1388" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split56:2 %B_V_23_addr_2 = getelementptr i512 %B_V_23, i64 0, i64 %zext_ln43_23

]]></Node>
<StgValue><ssdm name="B_V_23_addr_2"/></StgValue>
</operation>

<operation id="1389" st_id="284" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="512" op_0_bw="5">
<![CDATA[
.split56:3 %B_V_23_load = load i5 %B_V_23_addr_2

]]></Node>
<StgValue><ssdm name="B_V_23_load"/></StgValue>
</operation>

<operation id="1390" st_id="284" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2338, i5 %tmp_V_23_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1391" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_24_addr_3 = getelementptr i512 %tmp_V_24, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_24_addr_3"/></StgValue>
</operation>

<operation id="1392" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1393" st_id="285" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="512" op_0_bw="10">
<![CDATA[
.split56:1 %A_V_load_23 = load i10 %A_V_addr_24

]]></Node>
<StgValue><ssdm name="A_V_load_23"/></StgValue>
</operation>

<operation id="1394" st_id="285" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="512" op_0_bw="5">
<![CDATA[
.split56:3 %B_V_23_load = load i5 %B_V_23_addr_2

]]></Node>
<StgValue><ssdm name="B_V_23_load"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1395" st_id="286" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split56:4 %mul_ln691_54 = mul i512 %A_V_load_23, i512 %B_V_23_load

]]></Node>
<StgValue><ssdm name="mul_ln691_54"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1396" st_id="287" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split56:4 %mul_ln691_54 = mul i512 %A_V_load_23, i512 %B_V_23_load

]]></Node>
<StgValue><ssdm name="mul_ln691_54"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1397" st_id="288" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split56:4 %mul_ln691_54 = mul i512 %A_V_load_23, i512 %B_V_23_load

]]></Node>
<StgValue><ssdm name="mul_ln691_54"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1398" st_id="289" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split56:4 %mul_ln691_54 = mul i512 %A_V_load_23, i512 %B_V_23_load

]]></Node>
<StgValue><ssdm name="mul_ln691_54"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1399" st_id="290" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split56:4 %mul_ln691_54 = mul i512 %A_V_load_23, i512 %B_V_23_load

]]></Node>
<StgValue><ssdm name="mul_ln691_54"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1400" st_id="291" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split56:5 %add_ln691_23 = add i512 %mul_ln691_54, i512 %conv3_i_2338

]]></Node>
<StgValue><ssdm name="add_ln691_23"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1401" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split56:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1402" st_id="292" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split56:5 %add_ln691_23 = add i512 %mul_ln691_54, i512 %conv3_i_2338

]]></Node>
<StgValue><ssdm name="add_ln691_23"/></StgValue>
</operation>

<operation id="1403" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
.split56:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1404" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_25 = phi i6 %add_ln43_24, void %.split58, i6 0, void

]]></Node>
<StgValue><ssdm name="k_25"/></StgValue>
</operation>

<operation id="1405" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2439 = phi i512 %add_ln691_24, void %.split58, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2439"/></StgValue>
</operation>

<operation id="1406" st_id="293" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_24 = add i6 %k_25, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_24"/></StgValue>
</operation>

<operation id="1407" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_24 = zext i6 %k_25

]]></Node>
<StgValue><ssdm name="zext_ln43_24"/></StgValue>
</operation>

<operation id="1408" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_52 = zext i6 %k_25

]]></Node>
<StgValue><ssdm name="zext_ln215_52"/></StgValue>
</operation>

<operation id="1409" st_id="293" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_26 = add i10 %tmp_8_cast, i10 %zext_ln215_52

]]></Node>
<StgValue><ssdm name="add_ln215_26"/></StgValue>
</operation>

<operation id="1410" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_53 = zext i10 %add_ln215_26

]]></Node>
<StgValue><ssdm name="zext_ln215_53"/></StgValue>
</operation>

<operation id="1411" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_25 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_53

]]></Node>
<StgValue><ssdm name="A_V_addr_25"/></StgValue>
</operation>

<operation id="1412" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_24 = icmp_eq  i6 %k_25, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_24"/></StgValue>
</operation>

<operation id="1413" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1414" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_24, void %.split58, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1415" st_id="293" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="512" op_0_bw="10">
<![CDATA[
.split58:1 %A_V_load_24 = load i10 %A_V_addr_25

]]></Node>
<StgValue><ssdm name="A_V_load_24"/></StgValue>
</operation>

<operation id="1416" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split58:2 %B_V_24_addr_2 = getelementptr i512 %B_V_24, i64 0, i64 %zext_ln43_24

]]></Node>
<StgValue><ssdm name="B_V_24_addr_2"/></StgValue>
</operation>

<operation id="1417" st_id="293" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="512" op_0_bw="5">
<![CDATA[
.split58:3 %B_V_24_load = load i5 %B_V_24_addr_2

]]></Node>
<StgValue><ssdm name="B_V_24_load"/></StgValue>
</operation>

<operation id="1418" st_id="293" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2439, i5 %tmp_V_24_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1419" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_25_addr_3 = getelementptr i512 %tmp_V_25, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_25_addr_3"/></StgValue>
</operation>

<operation id="1420" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1421" st_id="294" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="512" op_0_bw="10">
<![CDATA[
.split58:1 %A_V_load_24 = load i10 %A_V_addr_25

]]></Node>
<StgValue><ssdm name="A_V_load_24"/></StgValue>
</operation>

<operation id="1422" st_id="294" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="512" op_0_bw="5">
<![CDATA[
.split58:3 %B_V_24_load = load i5 %B_V_24_addr_2

]]></Node>
<StgValue><ssdm name="B_V_24_load"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1423" st_id="295" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split58:4 %mul_ln691_55 = mul i512 %A_V_load_24, i512 %B_V_24_load

]]></Node>
<StgValue><ssdm name="mul_ln691_55"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1424" st_id="296" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split58:4 %mul_ln691_55 = mul i512 %A_V_load_24, i512 %B_V_24_load

]]></Node>
<StgValue><ssdm name="mul_ln691_55"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1425" st_id="297" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split58:4 %mul_ln691_55 = mul i512 %A_V_load_24, i512 %B_V_24_load

]]></Node>
<StgValue><ssdm name="mul_ln691_55"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1426" st_id="298" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split58:4 %mul_ln691_55 = mul i512 %A_V_load_24, i512 %B_V_24_load

]]></Node>
<StgValue><ssdm name="mul_ln691_55"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1427" st_id="299" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split58:4 %mul_ln691_55 = mul i512 %A_V_load_24, i512 %B_V_24_load

]]></Node>
<StgValue><ssdm name="mul_ln691_55"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1428" st_id="300" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split58:5 %add_ln691_24 = add i512 %mul_ln691_55, i512 %conv3_i_2439

]]></Node>
<StgValue><ssdm name="add_ln691_24"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1429" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split58:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1430" st_id="301" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split58:5 %add_ln691_24 = add i512 %mul_ln691_55, i512 %conv3_i_2439

]]></Node>
<StgValue><ssdm name="add_ln691_24"/></StgValue>
</operation>

<operation id="1431" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
.split58:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1432" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_26 = phi i6 %add_ln43_25, void %.split60, i6 0, void

]]></Node>
<StgValue><ssdm name="k_26"/></StgValue>
</operation>

<operation id="1433" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2540 = phi i512 %add_ln691_25, void %.split60, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2540"/></StgValue>
</operation>

<operation id="1434" st_id="302" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_25 = add i6 %k_26, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_25"/></StgValue>
</operation>

<operation id="1435" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_25 = zext i6 %k_26

]]></Node>
<StgValue><ssdm name="zext_ln43_25"/></StgValue>
</operation>

<operation id="1436" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_54 = zext i6 %k_26

]]></Node>
<StgValue><ssdm name="zext_ln215_54"/></StgValue>
</operation>

<operation id="1437" st_id="302" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_27 = add i10 %tmp_8_cast, i10 %zext_ln215_54

]]></Node>
<StgValue><ssdm name="add_ln215_27"/></StgValue>
</operation>

<operation id="1438" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_55 = zext i10 %add_ln215_27

]]></Node>
<StgValue><ssdm name="zext_ln215_55"/></StgValue>
</operation>

<operation id="1439" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_26 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_55

]]></Node>
<StgValue><ssdm name="A_V_addr_26"/></StgValue>
</operation>

<operation id="1440" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_25 = icmp_eq  i6 %k_26, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_25"/></StgValue>
</operation>

<operation id="1441" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1442" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_25, void %.split60, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1443" st_id="302" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="512" op_0_bw="10">
<![CDATA[
.split60:1 %A_V_load_25 = load i10 %A_V_addr_26

]]></Node>
<StgValue><ssdm name="A_V_load_25"/></StgValue>
</operation>

<operation id="1444" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split60:2 %B_V_25_addr_2 = getelementptr i512 %B_V_25, i64 0, i64 %zext_ln43_25

]]></Node>
<StgValue><ssdm name="B_V_25_addr_2"/></StgValue>
</operation>

<operation id="1445" st_id="302" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="512" op_0_bw="5">
<![CDATA[
.split60:3 %B_V_25_load = load i5 %B_V_25_addr_2

]]></Node>
<StgValue><ssdm name="B_V_25_load"/></StgValue>
</operation>

<operation id="1446" st_id="302" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2540, i5 %tmp_V_25_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1447" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_26_addr_3 = getelementptr i512 %tmp_V_26, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_26_addr_3"/></StgValue>
</operation>

<operation id="1448" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1449" st_id="303" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="512" op_0_bw="10">
<![CDATA[
.split60:1 %A_V_load_25 = load i10 %A_V_addr_26

]]></Node>
<StgValue><ssdm name="A_V_load_25"/></StgValue>
</operation>

<operation id="1450" st_id="303" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="512" op_0_bw="5">
<![CDATA[
.split60:3 %B_V_25_load = load i5 %B_V_25_addr_2

]]></Node>
<StgValue><ssdm name="B_V_25_load"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1451" st_id="304" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split60:4 %mul_ln691_56 = mul i512 %A_V_load_25, i512 %B_V_25_load

]]></Node>
<StgValue><ssdm name="mul_ln691_56"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1452" st_id="305" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split60:4 %mul_ln691_56 = mul i512 %A_V_load_25, i512 %B_V_25_load

]]></Node>
<StgValue><ssdm name="mul_ln691_56"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1453" st_id="306" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split60:4 %mul_ln691_56 = mul i512 %A_V_load_25, i512 %B_V_25_load

]]></Node>
<StgValue><ssdm name="mul_ln691_56"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1454" st_id="307" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split60:4 %mul_ln691_56 = mul i512 %A_V_load_25, i512 %B_V_25_load

]]></Node>
<StgValue><ssdm name="mul_ln691_56"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1455" st_id="308" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split60:4 %mul_ln691_56 = mul i512 %A_V_load_25, i512 %B_V_25_load

]]></Node>
<StgValue><ssdm name="mul_ln691_56"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1456" st_id="309" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split60:5 %add_ln691_25 = add i512 %mul_ln691_56, i512 %conv3_i_2540

]]></Node>
<StgValue><ssdm name="add_ln691_25"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1457" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split60:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1458" st_id="310" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split60:5 %add_ln691_25 = add i512 %mul_ln691_56, i512 %conv3_i_2540

]]></Node>
<StgValue><ssdm name="add_ln691_25"/></StgValue>
</operation>

<operation id="1459" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
.split60:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1460" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_27 = phi i6 %add_ln43_26, void %.split62, i6 0, void

]]></Node>
<StgValue><ssdm name="k_27"/></StgValue>
</operation>

<operation id="1461" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2641 = phi i512 %add_ln691_26, void %.split62, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2641"/></StgValue>
</operation>

<operation id="1462" st_id="311" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_26 = add i6 %k_27, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_26"/></StgValue>
</operation>

<operation id="1463" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_26 = zext i6 %k_27

]]></Node>
<StgValue><ssdm name="zext_ln43_26"/></StgValue>
</operation>

<operation id="1464" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_56 = zext i6 %k_27

]]></Node>
<StgValue><ssdm name="zext_ln215_56"/></StgValue>
</operation>

<operation id="1465" st_id="311" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_28 = add i10 %tmp_8_cast, i10 %zext_ln215_56

]]></Node>
<StgValue><ssdm name="add_ln215_28"/></StgValue>
</operation>

<operation id="1466" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_57 = zext i10 %add_ln215_28

]]></Node>
<StgValue><ssdm name="zext_ln215_57"/></StgValue>
</operation>

<operation id="1467" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_27 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_57

]]></Node>
<StgValue><ssdm name="A_V_addr_27"/></StgValue>
</operation>

<operation id="1468" st_id="311" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_26 = icmp_eq  i6 %k_27, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_26"/></StgValue>
</operation>

<operation id="1469" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1470" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_26, void %.split62, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1471" st_id="311" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="512" op_0_bw="10">
<![CDATA[
.split62:1 %A_V_load_26 = load i10 %A_V_addr_27

]]></Node>
<StgValue><ssdm name="A_V_load_26"/></StgValue>
</operation>

<operation id="1472" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split62:2 %B_V_26_addr_2 = getelementptr i512 %B_V_26, i64 0, i64 %zext_ln43_26

]]></Node>
<StgValue><ssdm name="B_V_26_addr_2"/></StgValue>
</operation>

<operation id="1473" st_id="311" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="512" op_0_bw="5">
<![CDATA[
.split62:3 %B_V_26_load = load i5 %B_V_26_addr_2

]]></Node>
<StgValue><ssdm name="B_V_26_load"/></StgValue>
</operation>

<operation id="1474" st_id="311" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2641, i5 %tmp_V_26_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1475" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_27_addr_3 = getelementptr i512 %tmp_V_27, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_27_addr_3"/></StgValue>
</operation>

<operation id="1476" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1477" st_id="312" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="512" op_0_bw="10">
<![CDATA[
.split62:1 %A_V_load_26 = load i10 %A_V_addr_27

]]></Node>
<StgValue><ssdm name="A_V_load_26"/></StgValue>
</operation>

<operation id="1478" st_id="312" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="512" op_0_bw="5">
<![CDATA[
.split62:3 %B_V_26_load = load i5 %B_V_26_addr_2

]]></Node>
<StgValue><ssdm name="B_V_26_load"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1479" st_id="313" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split62:4 %mul_ln691_57 = mul i512 %A_V_load_26, i512 %B_V_26_load

]]></Node>
<StgValue><ssdm name="mul_ln691_57"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1480" st_id="314" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split62:4 %mul_ln691_57 = mul i512 %A_V_load_26, i512 %B_V_26_load

]]></Node>
<StgValue><ssdm name="mul_ln691_57"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1481" st_id="315" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split62:4 %mul_ln691_57 = mul i512 %A_V_load_26, i512 %B_V_26_load

]]></Node>
<StgValue><ssdm name="mul_ln691_57"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1482" st_id="316" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split62:4 %mul_ln691_57 = mul i512 %A_V_load_26, i512 %B_V_26_load

]]></Node>
<StgValue><ssdm name="mul_ln691_57"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1483" st_id="317" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split62:4 %mul_ln691_57 = mul i512 %A_V_load_26, i512 %B_V_26_load

]]></Node>
<StgValue><ssdm name="mul_ln691_57"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1484" st_id="318" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split62:5 %add_ln691_26 = add i512 %mul_ln691_57, i512 %conv3_i_2641

]]></Node>
<StgValue><ssdm name="add_ln691_26"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1485" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1486" st_id="319" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split62:5 %add_ln691_26 = add i512 %mul_ln691_57, i512 %conv3_i_2641

]]></Node>
<StgValue><ssdm name="add_ln691_26"/></StgValue>
</operation>

<operation id="1487" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
.split62:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1488" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_28 = phi i6 %add_ln43_27, void %.split64, i6 0, void

]]></Node>
<StgValue><ssdm name="k_28"/></StgValue>
</operation>

<operation id="1489" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2742 = phi i512 %add_ln691_27, void %.split64, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2742"/></StgValue>
</operation>

<operation id="1490" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_27 = add i6 %k_28, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_27"/></StgValue>
</operation>

<operation id="1491" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_27 = zext i6 %k_28

]]></Node>
<StgValue><ssdm name="zext_ln43_27"/></StgValue>
</operation>

<operation id="1492" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_58 = zext i6 %k_28

]]></Node>
<StgValue><ssdm name="zext_ln215_58"/></StgValue>
</operation>

<operation id="1493" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_29 = add i10 %tmp_8_cast, i10 %zext_ln215_58

]]></Node>
<StgValue><ssdm name="add_ln215_29"/></StgValue>
</operation>

<operation id="1494" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_59 = zext i10 %add_ln215_29

]]></Node>
<StgValue><ssdm name="zext_ln215_59"/></StgValue>
</operation>

<operation id="1495" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_28 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_59

]]></Node>
<StgValue><ssdm name="A_V_addr_28"/></StgValue>
</operation>

<operation id="1496" st_id="320" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_27 = icmp_eq  i6 %k_28, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_27"/></StgValue>
</operation>

<operation id="1497" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1498" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_27, void %.split64, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1499" st_id="320" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="512" op_0_bw="10">
<![CDATA[
.split64:1 %A_V_load_27 = load i10 %A_V_addr_28

]]></Node>
<StgValue><ssdm name="A_V_load_27"/></StgValue>
</operation>

<operation id="1500" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split64:2 %B_V_27_addr_2 = getelementptr i512 %B_V_27, i64 0, i64 %zext_ln43_27

]]></Node>
<StgValue><ssdm name="B_V_27_addr_2"/></StgValue>
</operation>

<operation id="1501" st_id="320" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="512" op_0_bw="5">
<![CDATA[
.split64:3 %B_V_27_load = load i5 %B_V_27_addr_2

]]></Node>
<StgValue><ssdm name="B_V_27_load"/></StgValue>
</operation>

<operation id="1502" st_id="320" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2742, i5 %tmp_V_27_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1503" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_28_addr_3 = getelementptr i512 %tmp_V_28, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_28_addr_3"/></StgValue>
</operation>

<operation id="1504" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1505" st_id="321" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="512" op_0_bw="10">
<![CDATA[
.split64:1 %A_V_load_27 = load i10 %A_V_addr_28

]]></Node>
<StgValue><ssdm name="A_V_load_27"/></StgValue>
</operation>

<operation id="1506" st_id="321" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="512" op_0_bw="5">
<![CDATA[
.split64:3 %B_V_27_load = load i5 %B_V_27_addr_2

]]></Node>
<StgValue><ssdm name="B_V_27_load"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1507" st_id="322" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split64:4 %mul_ln691_58 = mul i512 %A_V_load_27, i512 %B_V_27_load

]]></Node>
<StgValue><ssdm name="mul_ln691_58"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1508" st_id="323" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split64:4 %mul_ln691_58 = mul i512 %A_V_load_27, i512 %B_V_27_load

]]></Node>
<StgValue><ssdm name="mul_ln691_58"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1509" st_id="324" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split64:4 %mul_ln691_58 = mul i512 %A_V_load_27, i512 %B_V_27_load

]]></Node>
<StgValue><ssdm name="mul_ln691_58"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1510" st_id="325" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split64:4 %mul_ln691_58 = mul i512 %A_V_load_27, i512 %B_V_27_load

]]></Node>
<StgValue><ssdm name="mul_ln691_58"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1511" st_id="326" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split64:4 %mul_ln691_58 = mul i512 %A_V_load_27, i512 %B_V_27_load

]]></Node>
<StgValue><ssdm name="mul_ln691_58"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1512" st_id="327" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split64:5 %add_ln691_27 = add i512 %mul_ln691_58, i512 %conv3_i_2742

]]></Node>
<StgValue><ssdm name="add_ln691_27"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1513" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split64:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1514" st_id="328" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split64:5 %add_ln691_27 = add i512 %mul_ln691_58, i512 %conv3_i_2742

]]></Node>
<StgValue><ssdm name="add_ln691_27"/></StgValue>
</operation>

<operation id="1515" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
.split64:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1516" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_29 = phi i6 %add_ln43_28, void %.split66, i6 0, void

]]></Node>
<StgValue><ssdm name="k_29"/></StgValue>
</operation>

<operation id="1517" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2843 = phi i512 %add_ln691_28, void %.split66, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2843"/></StgValue>
</operation>

<operation id="1518" st_id="329" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_28 = add i6 %k_29, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_28"/></StgValue>
</operation>

<operation id="1519" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_28 = zext i6 %k_29

]]></Node>
<StgValue><ssdm name="zext_ln43_28"/></StgValue>
</operation>

<operation id="1520" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_60 = zext i6 %k_29

]]></Node>
<StgValue><ssdm name="zext_ln215_60"/></StgValue>
</operation>

<operation id="1521" st_id="329" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_30 = add i10 %tmp_8_cast, i10 %zext_ln215_60

]]></Node>
<StgValue><ssdm name="add_ln215_30"/></StgValue>
</operation>

<operation id="1522" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_61 = zext i10 %add_ln215_30

]]></Node>
<StgValue><ssdm name="zext_ln215_61"/></StgValue>
</operation>

<operation id="1523" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_29 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_61

]]></Node>
<StgValue><ssdm name="A_V_addr_29"/></StgValue>
</operation>

<operation id="1524" st_id="329" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_28 = icmp_eq  i6 %k_29, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_28"/></StgValue>
</operation>

<operation id="1525" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1526" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_28, void %.split66, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1527" st_id="329" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="512" op_0_bw="10">
<![CDATA[
.split66:1 %A_V_load_28 = load i10 %A_V_addr_29

]]></Node>
<StgValue><ssdm name="A_V_load_28"/></StgValue>
</operation>

<operation id="1528" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split66:2 %B_V_28_addr_2 = getelementptr i512 %B_V_28, i64 0, i64 %zext_ln43_28

]]></Node>
<StgValue><ssdm name="B_V_28_addr_2"/></StgValue>
</operation>

<operation id="1529" st_id="329" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="512" op_0_bw="5">
<![CDATA[
.split66:3 %B_V_28_load = load i5 %B_V_28_addr_2

]]></Node>
<StgValue><ssdm name="B_V_28_load"/></StgValue>
</operation>

<operation id="1530" st_id="329" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2843, i5 %tmp_V_28_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1531" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_29_addr_3 = getelementptr i512 %tmp_V_29, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_29_addr_3"/></StgValue>
</operation>

<operation id="1532" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1533" st_id="330" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="512" op_0_bw="10">
<![CDATA[
.split66:1 %A_V_load_28 = load i10 %A_V_addr_29

]]></Node>
<StgValue><ssdm name="A_V_load_28"/></StgValue>
</operation>

<operation id="1534" st_id="330" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="512" op_0_bw="5">
<![CDATA[
.split66:3 %B_V_28_load = load i5 %B_V_28_addr_2

]]></Node>
<StgValue><ssdm name="B_V_28_load"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1535" st_id="331" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split66:4 %mul_ln691_59 = mul i512 %A_V_load_28, i512 %B_V_28_load

]]></Node>
<StgValue><ssdm name="mul_ln691_59"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1536" st_id="332" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split66:4 %mul_ln691_59 = mul i512 %A_V_load_28, i512 %B_V_28_load

]]></Node>
<StgValue><ssdm name="mul_ln691_59"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1537" st_id="333" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split66:4 %mul_ln691_59 = mul i512 %A_V_load_28, i512 %B_V_28_load

]]></Node>
<StgValue><ssdm name="mul_ln691_59"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1538" st_id="334" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split66:4 %mul_ln691_59 = mul i512 %A_V_load_28, i512 %B_V_28_load

]]></Node>
<StgValue><ssdm name="mul_ln691_59"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1539" st_id="335" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split66:4 %mul_ln691_59 = mul i512 %A_V_load_28, i512 %B_V_28_load

]]></Node>
<StgValue><ssdm name="mul_ln691_59"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1540" st_id="336" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split66:5 %add_ln691_28 = add i512 %mul_ln691_59, i512 %conv3_i_2843

]]></Node>
<StgValue><ssdm name="add_ln691_28"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1541" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1542" st_id="337" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split66:5 %add_ln691_28 = add i512 %mul_ln691_59, i512 %conv3_i_2843

]]></Node>
<StgValue><ssdm name="add_ln691_28"/></StgValue>
</operation>

<operation id="1543" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
.split66:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1544" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_30 = phi i6 %add_ln43_29, void %.split68, i6 0, void

]]></Node>
<StgValue><ssdm name="k_30"/></StgValue>
</operation>

<operation id="1545" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_2944 = phi i512 %add_ln691_29, void %.split68, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_2944"/></StgValue>
</operation>

<operation id="1546" st_id="338" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_29 = add i6 %k_30, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_29"/></StgValue>
</operation>

<operation id="1547" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_29 = zext i6 %k_30

]]></Node>
<StgValue><ssdm name="zext_ln43_29"/></StgValue>
</operation>

<operation id="1548" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_62 = zext i6 %k_30

]]></Node>
<StgValue><ssdm name="zext_ln215_62"/></StgValue>
</operation>

<operation id="1549" st_id="338" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_31 = add i10 %tmp_8_cast, i10 %zext_ln215_62

]]></Node>
<StgValue><ssdm name="add_ln215_31"/></StgValue>
</operation>

<operation id="1550" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_63 = zext i10 %add_ln215_31

]]></Node>
<StgValue><ssdm name="zext_ln215_63"/></StgValue>
</operation>

<operation id="1551" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_30 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_63

]]></Node>
<StgValue><ssdm name="A_V_addr_30"/></StgValue>
</operation>

<operation id="1552" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_29 = icmp_eq  i6 %k_30, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_29"/></StgValue>
</operation>

<operation id="1553" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1554" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_29, void %.split68, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1555" st_id="338" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="512" op_0_bw="10">
<![CDATA[
.split68:1 %A_V_load_29 = load i10 %A_V_addr_30

]]></Node>
<StgValue><ssdm name="A_V_load_29"/></StgValue>
</operation>

<operation id="1556" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split68:2 %B_V_29_addr_2 = getelementptr i512 %B_V_29, i64 0, i64 %zext_ln43_29

]]></Node>
<StgValue><ssdm name="B_V_29_addr_2"/></StgValue>
</operation>

<operation id="1557" st_id="338" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="512" op_0_bw="5">
<![CDATA[
.split68:3 %B_V_29_load = load i5 %B_V_29_addr_2

]]></Node>
<StgValue><ssdm name="B_V_29_load"/></StgValue>
</operation>

<operation id="1558" st_id="338" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_2944, i5 %tmp_V_29_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1559" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_30_addr_3 = getelementptr i512 %tmp_V_30, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_30_addr_3"/></StgValue>
</operation>

<operation id="1560" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1561" st_id="339" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="512" op_0_bw="10">
<![CDATA[
.split68:1 %A_V_load_29 = load i10 %A_V_addr_30

]]></Node>
<StgValue><ssdm name="A_V_load_29"/></StgValue>
</operation>

<operation id="1562" st_id="339" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="512" op_0_bw="5">
<![CDATA[
.split68:3 %B_V_29_load = load i5 %B_V_29_addr_2

]]></Node>
<StgValue><ssdm name="B_V_29_load"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1563" st_id="340" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split68:4 %mul_ln691_60 = mul i512 %A_V_load_29, i512 %B_V_29_load

]]></Node>
<StgValue><ssdm name="mul_ln691_60"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1564" st_id="341" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split68:4 %mul_ln691_60 = mul i512 %A_V_load_29, i512 %B_V_29_load

]]></Node>
<StgValue><ssdm name="mul_ln691_60"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1565" st_id="342" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split68:4 %mul_ln691_60 = mul i512 %A_V_load_29, i512 %B_V_29_load

]]></Node>
<StgValue><ssdm name="mul_ln691_60"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1566" st_id="343" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split68:4 %mul_ln691_60 = mul i512 %A_V_load_29, i512 %B_V_29_load

]]></Node>
<StgValue><ssdm name="mul_ln691_60"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1567" st_id="344" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split68:4 %mul_ln691_60 = mul i512 %A_V_load_29, i512 %B_V_29_load

]]></Node>
<StgValue><ssdm name="mul_ln691_60"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1568" st_id="345" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split68:5 %add_ln691_29 = add i512 %mul_ln691_60, i512 %conv3_i_2944

]]></Node>
<StgValue><ssdm name="add_ln691_29"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1569" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split68:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1570" st_id="346" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split68:5 %add_ln691_29 = add i512 %mul_ln691_60, i512 %conv3_i_2944

]]></Node>
<StgValue><ssdm name="add_ln691_29"/></StgValue>
</operation>

<operation id="1571" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
.split68:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1572" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_31 = phi i6 %add_ln43_30, void %.split70, i6 0, void

]]></Node>
<StgValue><ssdm name="k_31"/></StgValue>
</operation>

<operation id="1573" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_3045 = phi i512 %add_ln691_30, void %.split70, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_3045"/></StgValue>
</operation>

<operation id="1574" st_id="347" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_30 = add i6 %k_31, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_30"/></StgValue>
</operation>

<operation id="1575" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_30 = zext i6 %k_31

]]></Node>
<StgValue><ssdm name="zext_ln43_30"/></StgValue>
</operation>

<operation id="1576" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_64 = zext i6 %k_31

]]></Node>
<StgValue><ssdm name="zext_ln215_64"/></StgValue>
</operation>

<operation id="1577" st_id="347" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_32 = add i10 %tmp_8_cast, i10 %zext_ln215_64

]]></Node>
<StgValue><ssdm name="add_ln215_32"/></StgValue>
</operation>

<operation id="1578" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_65 = zext i10 %add_ln215_32

]]></Node>
<StgValue><ssdm name="zext_ln215_65"/></StgValue>
</operation>

<operation id="1579" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_31 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_65

]]></Node>
<StgValue><ssdm name="A_V_addr_31"/></StgValue>
</operation>

<operation id="1580" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_30 = icmp_eq  i6 %k_31, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_30"/></StgValue>
</operation>

<operation id="1581" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1582" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_30, void %.split70, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1583" st_id="347" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="512" op_0_bw="10">
<![CDATA[
.split70:1 %A_V_load_30 = load i10 %A_V_addr_31

]]></Node>
<StgValue><ssdm name="A_V_load_30"/></StgValue>
</operation>

<operation id="1584" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split70:2 %B_V_30_addr_2 = getelementptr i512 %B_V_30, i64 0, i64 %zext_ln43_30

]]></Node>
<StgValue><ssdm name="B_V_30_addr_2"/></StgValue>
</operation>

<operation id="1585" st_id="347" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="512" op_0_bw="5">
<![CDATA[
.split70:3 %B_V_30_load = load i5 %B_V_30_addr_2

]]></Node>
<StgValue><ssdm name="B_V_30_load"/></StgValue>
</operation>

<operation id="1586" st_id="347" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_3045, i5 %tmp_V_30_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1587" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %tmp_V_31_addr_3 = getelementptr i512 %tmp_V_31, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="tmp_V_31_addr_3"/></StgValue>
</operation>

<operation id="1588" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1589" st_id="348" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="512" op_0_bw="10">
<![CDATA[
.split70:1 %A_V_load_30 = load i10 %A_V_addr_31

]]></Node>
<StgValue><ssdm name="A_V_load_30"/></StgValue>
</operation>

<operation id="1590" st_id="348" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="512" op_0_bw="5">
<![CDATA[
.split70:3 %B_V_30_load = load i5 %B_V_30_addr_2

]]></Node>
<StgValue><ssdm name="B_V_30_load"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1591" st_id="349" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split70:4 %mul_ln691_61 = mul i512 %A_V_load_30, i512 %B_V_30_load

]]></Node>
<StgValue><ssdm name="mul_ln691_61"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1592" st_id="350" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split70:4 %mul_ln691_61 = mul i512 %A_V_load_30, i512 %B_V_30_load

]]></Node>
<StgValue><ssdm name="mul_ln691_61"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1593" st_id="351" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split70:4 %mul_ln691_61 = mul i512 %A_V_load_30, i512 %B_V_30_load

]]></Node>
<StgValue><ssdm name="mul_ln691_61"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1594" st_id="352" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split70:4 %mul_ln691_61 = mul i512 %A_V_load_30, i512 %B_V_30_load

]]></Node>
<StgValue><ssdm name="mul_ln691_61"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1595" st_id="353" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split70:4 %mul_ln691_61 = mul i512 %A_V_load_30, i512 %B_V_30_load

]]></Node>
<StgValue><ssdm name="mul_ln691_61"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1596" st_id="354" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split70:5 %add_ln691_30 = add i512 %mul_ln691_61, i512 %conv3_i_3045

]]></Node>
<StgValue><ssdm name="add_ln691_30"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1597" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split70:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1598" st_id="355" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split70:5 %add_ln691_30 = add i512 %mul_ln691_61, i512 %conv3_i_3045

]]></Node>
<StgValue><ssdm name="add_ln691_30"/></StgValue>
</operation>

<operation id="1599" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
.split70:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1600" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_32 = phi i6 %add_ln43_31, void %.split72, i6 0, void

]]></Node>
<StgValue><ssdm name="k_32"/></StgValue>
</operation>

<operation id="1601" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %conv3_i_3146 = phi i512 %add_ln691_31, void %.split72, i512 0, void

]]></Node>
<StgValue><ssdm name="conv3_i_3146"/></StgValue>
</operation>

<operation id="1602" st_id="356" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln43_31 = add i6 %k_32, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43_31"/></StgValue>
</operation>

<operation id="1603" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln43_31 = zext i6 %k_32

]]></Node>
<StgValue><ssdm name="zext_ln43_31"/></StgValue>
</operation>

<operation id="1604" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="6">
<![CDATA[
:4 %zext_ln215_66 = zext i6 %k_32

]]></Node>
<StgValue><ssdm name="zext_ln215_66"/></StgValue>
</operation>

<operation id="1605" st_id="356" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_33 = add i10 %tmp_8_cast, i10 %zext_ln215_66

]]></Node>
<StgValue><ssdm name="add_ln215_33"/></StgValue>
</operation>

<operation id="1606" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_67 = zext i10 %add_ln215_33

]]></Node>
<StgValue><ssdm name="zext_ln215_67"/></StgValue>
</operation>

<operation id="1607" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr_32 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_67

]]></Node>
<StgValue><ssdm name="A_V_addr_32"/></StgValue>
</operation>

<operation id="1608" st_id="356" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln43_31 = icmp_eq  i6 %k_32, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43_31"/></StgValue>
</operation>

<operation id="1609" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1610" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_31, void %.split72, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="1611" st_id="356" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="512" op_0_bw="10">
<![CDATA[
.split72:1 %A_V_load_31 = load i10 %A_V_addr_32

]]></Node>
<StgValue><ssdm name="A_V_load_31"/></StgValue>
</operation>

<operation id="1612" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split72:2 %B_V_31_addr_2 = getelementptr i512 %B_V_31, i64 0, i64 %zext_ln43_31

]]></Node>
<StgValue><ssdm name="B_V_31_addr_2"/></StgValue>
</operation>

<operation id="1613" st_id="356" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="512" op_0_bw="5">
<![CDATA[
.split72:3 %B_V_31_load = load i5 %B_V_31_addr_2

]]></Node>
<StgValue><ssdm name="B_V_31_load"/></StgValue>
</operation>

<operation id="1614" st_id="356" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="512" op_1_bw="5">
<![CDATA[
:0 %store_ln691 = store i512 %conv3_i_3146, i5 %tmp_V_31_addr_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="1615" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1616" st_id="357" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="512" op_0_bw="10">
<![CDATA[
.split72:1 %A_V_load_31 = load i10 %A_V_addr_32

]]></Node>
<StgValue><ssdm name="A_V_load_31"/></StgValue>
</operation>

<operation id="1617" st_id="357" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="512" op_0_bw="5">
<![CDATA[
.split72:3 %B_V_31_load = load i5 %B_V_31_addr_2

]]></Node>
<StgValue><ssdm name="B_V_31_load"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1618" st_id="358" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split72:4 %mul_ln691_62 = mul i512 %A_V_load_31, i512 %B_V_31_load

]]></Node>
<StgValue><ssdm name="mul_ln691_62"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1619" st_id="359" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split72:4 %mul_ln691_62 = mul i512 %A_V_load_31, i512 %B_V_31_load

]]></Node>
<StgValue><ssdm name="mul_ln691_62"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1620" st_id="360" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split72:4 %mul_ln691_62 = mul i512 %A_V_load_31, i512 %B_V_31_load

]]></Node>
<StgValue><ssdm name="mul_ln691_62"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1621" st_id="361" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split72:4 %mul_ln691_62 = mul i512 %A_V_load_31, i512 %B_V_31_load

]]></Node>
<StgValue><ssdm name="mul_ln691_62"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1622" st_id="362" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split72:4 %mul_ln691_62 = mul i512 %A_V_load_31, i512 %B_V_31_load

]]></Node>
<StgValue><ssdm name="mul_ln691_62"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1623" st_id="363" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split72:5 %add_ln691_31 = add i512 %mul_ln691_62, i512 %conv3_i_3146

]]></Node>
<StgValue><ssdm name="add_ln691_31"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1624" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split72:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1383

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1625" st_id="364" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split72:5 %add_ln691_31 = add i512 %mul_ln691_62, i512 %conv3_i_3146

]]></Node>
<StgValue><ssdm name="add_ln691_31"/></StgValue>
</operation>

<operation id="1626" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
.split72:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1627" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader49:0 %i_5 = phi i6 %add_ln46, void, i6 0, void %.preheader49.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1628" st_id="365" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49:1 %add_ln46 = add i6 %i_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="1629" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="6">
<![CDATA[
.preheader49:2 %zext_ln46 = zext i6 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="1630" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="5" op_0_bw="6">
<![CDATA[
.preheader49:3 %trunc_ln215_1 = trunc i6 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="1631" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader49:4 %tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="1632" st_id="365" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49:5 %icmp_ln46 = icmp_eq  i6 %i_5, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="1633" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader49:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1634" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49:7 %br_ln46 = br i1 %icmp_ln46, void %.split8, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="1635" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:1 %tmp_V_0_addr_4 = getelementptr i512 %tmp_V_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_0_addr_4"/></StgValue>
</operation>

<operation id="1636" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="512" op_0_bw="5">
<![CDATA[
.split8:2 %tmp_V_0_load = load i5 %tmp_V_0_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_0_load"/></StgValue>
</operation>

<operation id="1637" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:3 %tmp_V_1_addr_4 = getelementptr i512 %tmp_V_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_1_addr_4"/></StgValue>
</operation>

<operation id="1638" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="512" op_0_bw="5">
<![CDATA[
.split8:4 %tmp_V_1_load = load i5 %tmp_V_1_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_1_load"/></StgValue>
</operation>

<operation id="1639" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:5 %tmp_V_2_addr_4 = getelementptr i512 %tmp_V_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_2_addr_4"/></StgValue>
</operation>

<operation id="1640" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="512" op_0_bw="5">
<![CDATA[
.split8:6 %tmp_V_2_load = load i5 %tmp_V_2_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_2_load"/></StgValue>
</operation>

<operation id="1641" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:7 %tmp_V_3_addr_4 = getelementptr i512 %tmp_V_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_3_addr_4"/></StgValue>
</operation>

<operation id="1642" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="512" op_0_bw="5">
<![CDATA[
.split8:8 %tmp_V_3_load = load i5 %tmp_V_3_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_3_load"/></StgValue>
</operation>

<operation id="1643" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:9 %tmp_V_4_addr_4 = getelementptr i512 %tmp_V_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_4_addr_4"/></StgValue>
</operation>

<operation id="1644" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="512" op_0_bw="5">
<![CDATA[
.split8:10 %tmp_V_4_load = load i5 %tmp_V_4_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_4_load"/></StgValue>
</operation>

<operation id="1645" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:11 %tmp_V_5_addr_4 = getelementptr i512 %tmp_V_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_5_addr_4"/></StgValue>
</operation>

<operation id="1646" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="512" op_0_bw="5">
<![CDATA[
.split8:12 %tmp_V_5_load = load i5 %tmp_V_5_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_5_load"/></StgValue>
</operation>

<operation id="1647" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:13 %tmp_V_6_addr_4 = getelementptr i512 %tmp_V_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_6_addr_4"/></StgValue>
</operation>

<operation id="1648" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="512" op_0_bw="5">
<![CDATA[
.split8:14 %tmp_V_6_load = load i5 %tmp_V_6_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_6_load"/></StgValue>
</operation>

<operation id="1649" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:15 %tmp_V_7_addr_4 = getelementptr i512 %tmp_V_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_7_addr_4"/></StgValue>
</operation>

<operation id="1650" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="512" op_0_bw="5">
<![CDATA[
.split8:16 %tmp_V_7_load = load i5 %tmp_V_7_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_7_load"/></StgValue>
</operation>

<operation id="1651" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:17 %tmp_V_8_addr_4 = getelementptr i512 %tmp_V_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_8_addr_4"/></StgValue>
</operation>

<operation id="1652" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="512" op_0_bw="5">
<![CDATA[
.split8:18 %tmp_V_8_load = load i5 %tmp_V_8_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_8_load"/></StgValue>
</operation>

<operation id="1653" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:19 %tmp_V_9_addr_4 = getelementptr i512 %tmp_V_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_9_addr_4"/></StgValue>
</operation>

<operation id="1654" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="512" op_0_bw="5">
<![CDATA[
.split8:20 %tmp_V_9_load = load i5 %tmp_V_9_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_9_load"/></StgValue>
</operation>

<operation id="1655" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:21 %tmp_V_10_addr_4 = getelementptr i512 %tmp_V_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_10_addr_4"/></StgValue>
</operation>

<operation id="1656" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="512" op_0_bw="5">
<![CDATA[
.split8:22 %tmp_V_10_load = load i5 %tmp_V_10_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_10_load"/></StgValue>
</operation>

<operation id="1657" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:23 %tmp_V_11_addr_4 = getelementptr i512 %tmp_V_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_11_addr_4"/></StgValue>
</operation>

<operation id="1658" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="512" op_0_bw="5">
<![CDATA[
.split8:24 %tmp_V_11_load = load i5 %tmp_V_11_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_11_load"/></StgValue>
</operation>

<operation id="1659" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:25 %tmp_V_12_addr_4 = getelementptr i512 %tmp_V_12, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_12_addr_4"/></StgValue>
</operation>

<operation id="1660" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="512" op_0_bw="5">
<![CDATA[
.split8:26 %tmp_V_12_load = load i5 %tmp_V_12_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_12_load"/></StgValue>
</operation>

<operation id="1661" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:27 %tmp_V_13_addr_4 = getelementptr i512 %tmp_V_13, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_13_addr_4"/></StgValue>
</operation>

<operation id="1662" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="512" op_0_bw="5">
<![CDATA[
.split8:28 %tmp_V_13_load = load i5 %tmp_V_13_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_13_load"/></StgValue>
</operation>

<operation id="1663" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:29 %tmp_V_14_addr_4 = getelementptr i512 %tmp_V_14, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_14_addr_4"/></StgValue>
</operation>

<operation id="1664" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="512" op_0_bw="5">
<![CDATA[
.split8:30 %tmp_V_14_load = load i5 %tmp_V_14_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_14_load"/></StgValue>
</operation>

<operation id="1665" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:31 %tmp_V_15_addr_4 = getelementptr i512 %tmp_V_15, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_15_addr_4"/></StgValue>
</operation>

<operation id="1666" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="512" op_0_bw="5">
<![CDATA[
.split8:32 %tmp_V_15_load = load i5 %tmp_V_15_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_15_load"/></StgValue>
</operation>

<operation id="1667" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:33 %tmp_V_16_addr_4 = getelementptr i512 %tmp_V_16, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_16_addr_4"/></StgValue>
</operation>

<operation id="1668" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="512" op_0_bw="5">
<![CDATA[
.split8:34 %tmp_V_16_load = load i5 %tmp_V_16_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_16_load"/></StgValue>
</operation>

<operation id="1669" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:35 %tmp_V_17_addr_4 = getelementptr i512 %tmp_V_17, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_17_addr_4"/></StgValue>
</operation>

<operation id="1670" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="512" op_0_bw="5">
<![CDATA[
.split8:36 %tmp_V_17_load = load i5 %tmp_V_17_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_17_load"/></StgValue>
</operation>

<operation id="1671" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:37 %tmp_V_18_addr_4 = getelementptr i512 %tmp_V_18, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_18_addr_4"/></StgValue>
</operation>

<operation id="1672" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="512" op_0_bw="5">
<![CDATA[
.split8:38 %tmp_V_18_load = load i5 %tmp_V_18_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_18_load"/></StgValue>
</operation>

<operation id="1673" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:39 %tmp_V_19_addr_4 = getelementptr i512 %tmp_V_19, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_19_addr_4"/></StgValue>
</operation>

<operation id="1674" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="512" op_0_bw="5">
<![CDATA[
.split8:40 %tmp_V_19_load = load i5 %tmp_V_19_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_19_load"/></StgValue>
</operation>

<operation id="1675" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:41 %tmp_V_20_addr_4 = getelementptr i512 %tmp_V_20, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_20_addr_4"/></StgValue>
</operation>

<operation id="1676" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="512" op_0_bw="5">
<![CDATA[
.split8:42 %tmp_V_20_load = load i5 %tmp_V_20_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_20_load"/></StgValue>
</operation>

<operation id="1677" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:43 %tmp_V_21_addr_4 = getelementptr i512 %tmp_V_21, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_21_addr_4"/></StgValue>
</operation>

<operation id="1678" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="512" op_0_bw="5">
<![CDATA[
.split8:44 %tmp_V_21_load = load i5 %tmp_V_21_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_21_load"/></StgValue>
</operation>

<operation id="1679" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:45 %tmp_V_22_addr_4 = getelementptr i512 %tmp_V_22, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_22_addr_4"/></StgValue>
</operation>

<operation id="1680" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="512" op_0_bw="5">
<![CDATA[
.split8:46 %tmp_V_22_load = load i5 %tmp_V_22_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_22_load"/></StgValue>
</operation>

<operation id="1681" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:47 %tmp_V_23_addr_4 = getelementptr i512 %tmp_V_23, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_23_addr_4"/></StgValue>
</operation>

<operation id="1682" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="512" op_0_bw="5">
<![CDATA[
.split8:48 %tmp_V_23_load = load i5 %tmp_V_23_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_23_load"/></StgValue>
</operation>

<operation id="1683" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:49 %tmp_V_24_addr_4 = getelementptr i512 %tmp_V_24, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_24_addr_4"/></StgValue>
</operation>

<operation id="1684" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="512" op_0_bw="5">
<![CDATA[
.split8:50 %tmp_V_24_load = load i5 %tmp_V_24_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_24_load"/></StgValue>
</operation>

<operation id="1685" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:51 %tmp_V_25_addr_4 = getelementptr i512 %tmp_V_25, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_25_addr_4"/></StgValue>
</operation>

<operation id="1686" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="512" op_0_bw="5">
<![CDATA[
.split8:52 %tmp_V_25_load = load i5 %tmp_V_25_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_25_load"/></StgValue>
</operation>

<operation id="1687" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:53 %tmp_V_26_addr_4 = getelementptr i512 %tmp_V_26, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_26_addr_4"/></StgValue>
</operation>

<operation id="1688" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="512" op_0_bw="5">
<![CDATA[
.split8:54 %tmp_V_26_load = load i5 %tmp_V_26_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_26_load"/></StgValue>
</operation>

<operation id="1689" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:55 %tmp_V_27_addr_4 = getelementptr i512 %tmp_V_27, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_27_addr_4"/></StgValue>
</operation>

<operation id="1690" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="512" op_0_bw="5">
<![CDATA[
.split8:56 %tmp_V_27_load = load i5 %tmp_V_27_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_27_load"/></StgValue>
</operation>

<operation id="1691" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:57 %tmp_V_28_addr_4 = getelementptr i512 %tmp_V_28, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_28_addr_4"/></StgValue>
</operation>

<operation id="1692" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="512" op_0_bw="5">
<![CDATA[
.split8:58 %tmp_V_28_load = load i5 %tmp_V_28_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_28_load"/></StgValue>
</operation>

<operation id="1693" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:59 %tmp_V_29_addr_4 = getelementptr i512 %tmp_V_29, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_29_addr_4"/></StgValue>
</operation>

<operation id="1694" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="512" op_0_bw="5">
<![CDATA[
.split8:60 %tmp_V_29_load = load i5 %tmp_V_29_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_29_load"/></StgValue>
</operation>

<operation id="1695" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:61 %tmp_V_30_addr_4 = getelementptr i512 %tmp_V_30, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_30_addr_4"/></StgValue>
</operation>

<operation id="1696" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="512" op_0_bw="5">
<![CDATA[
.split8:62 %tmp_V_30_load = load i5 %tmp_V_30_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_30_load"/></StgValue>
</operation>

<operation id="1697" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="5" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:63 %tmp_V_31_addr_4 = getelementptr i512 %tmp_V_31, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="tmp_V_31_addr_4"/></StgValue>
</operation>

<operation id="1698" st_id="365" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="512" op_0_bw="5">
<![CDATA[
.split8:64 %tmp_V_31_load = load i5 %tmp_V_31_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_31_load"/></StgValue>
</operation>

<operation id="1699" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln58 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1700" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1818

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1701" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="512" op_0_bw="5">
<![CDATA[
.split8:2 %tmp_V_0_load = load i5 %tmp_V_0_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_0_load"/></StgValue>
</operation>

<operation id="1702" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="512" op_0_bw="5">
<![CDATA[
.split8:4 %tmp_V_1_load = load i5 %tmp_V_1_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_1_load"/></StgValue>
</operation>

<operation id="1703" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="512" op_0_bw="5">
<![CDATA[
.split8:6 %tmp_V_2_load = load i5 %tmp_V_2_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_2_load"/></StgValue>
</operation>

<operation id="1704" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="512" op_0_bw="5">
<![CDATA[
.split8:8 %tmp_V_3_load = load i5 %tmp_V_3_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_3_load"/></StgValue>
</operation>

<operation id="1705" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="512" op_0_bw="5">
<![CDATA[
.split8:10 %tmp_V_4_load = load i5 %tmp_V_4_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_4_load"/></StgValue>
</operation>

<operation id="1706" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="512" op_0_bw="5">
<![CDATA[
.split8:12 %tmp_V_5_load = load i5 %tmp_V_5_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_5_load"/></StgValue>
</operation>

<operation id="1707" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="512" op_0_bw="5">
<![CDATA[
.split8:14 %tmp_V_6_load = load i5 %tmp_V_6_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_6_load"/></StgValue>
</operation>

<operation id="1708" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="512" op_0_bw="5">
<![CDATA[
.split8:16 %tmp_V_7_load = load i5 %tmp_V_7_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_7_load"/></StgValue>
</operation>

<operation id="1709" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="512" op_0_bw="5">
<![CDATA[
.split8:18 %tmp_V_8_load = load i5 %tmp_V_8_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_8_load"/></StgValue>
</operation>

<operation id="1710" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="512" op_0_bw="5">
<![CDATA[
.split8:20 %tmp_V_9_load = load i5 %tmp_V_9_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_9_load"/></StgValue>
</operation>

<operation id="1711" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="512" op_0_bw="5">
<![CDATA[
.split8:22 %tmp_V_10_load = load i5 %tmp_V_10_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_10_load"/></StgValue>
</operation>

<operation id="1712" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="512" op_0_bw="5">
<![CDATA[
.split8:24 %tmp_V_11_load = load i5 %tmp_V_11_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_11_load"/></StgValue>
</operation>

<operation id="1713" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="512" op_0_bw="5">
<![CDATA[
.split8:26 %tmp_V_12_load = load i5 %tmp_V_12_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_12_load"/></StgValue>
</operation>

<operation id="1714" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="512" op_0_bw="5">
<![CDATA[
.split8:28 %tmp_V_13_load = load i5 %tmp_V_13_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_13_load"/></StgValue>
</operation>

<operation id="1715" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="512" op_0_bw="5">
<![CDATA[
.split8:30 %tmp_V_14_load = load i5 %tmp_V_14_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_14_load"/></StgValue>
</operation>

<operation id="1716" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="512" op_0_bw="5">
<![CDATA[
.split8:32 %tmp_V_15_load = load i5 %tmp_V_15_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_15_load"/></StgValue>
</operation>

<operation id="1717" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="512" op_0_bw="5">
<![CDATA[
.split8:34 %tmp_V_16_load = load i5 %tmp_V_16_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_16_load"/></StgValue>
</operation>

<operation id="1718" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="512" op_0_bw="5">
<![CDATA[
.split8:36 %tmp_V_17_load = load i5 %tmp_V_17_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_17_load"/></StgValue>
</operation>

<operation id="1719" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="512" op_0_bw="5">
<![CDATA[
.split8:38 %tmp_V_18_load = load i5 %tmp_V_18_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_18_load"/></StgValue>
</operation>

<operation id="1720" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="512" op_0_bw="5">
<![CDATA[
.split8:40 %tmp_V_19_load = load i5 %tmp_V_19_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_19_load"/></StgValue>
</operation>

<operation id="1721" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="512" op_0_bw="5">
<![CDATA[
.split8:42 %tmp_V_20_load = load i5 %tmp_V_20_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_20_load"/></StgValue>
</operation>

<operation id="1722" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="512" op_0_bw="5">
<![CDATA[
.split8:44 %tmp_V_21_load = load i5 %tmp_V_21_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_21_load"/></StgValue>
</operation>

<operation id="1723" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="512" op_0_bw="5">
<![CDATA[
.split8:46 %tmp_V_22_load = load i5 %tmp_V_22_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_22_load"/></StgValue>
</operation>

<operation id="1724" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="512" op_0_bw="5">
<![CDATA[
.split8:48 %tmp_V_23_load = load i5 %tmp_V_23_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_23_load"/></StgValue>
</operation>

<operation id="1725" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="512" op_0_bw="5">
<![CDATA[
.split8:50 %tmp_V_24_load = load i5 %tmp_V_24_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_24_load"/></StgValue>
</operation>

<operation id="1726" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="512" op_0_bw="5">
<![CDATA[
.split8:52 %tmp_V_25_load = load i5 %tmp_V_25_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_25_load"/></StgValue>
</operation>

<operation id="1727" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="512" op_0_bw="5">
<![CDATA[
.split8:54 %tmp_V_26_load = load i5 %tmp_V_26_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_26_load"/></StgValue>
</operation>

<operation id="1728" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="512" op_0_bw="5">
<![CDATA[
.split8:56 %tmp_V_27_load = load i5 %tmp_V_27_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_27_load"/></StgValue>
</operation>

<operation id="1729" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="512" op_0_bw="5">
<![CDATA[
.split8:58 %tmp_V_28_load = load i5 %tmp_V_28_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_28_load"/></StgValue>
</operation>

<operation id="1730" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="512" op_0_bw="5">
<![CDATA[
.split8:60 %tmp_V_29_load = load i5 %tmp_V_29_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_29_load"/></StgValue>
</operation>

<operation id="1731" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="512" op_0_bw="5">
<![CDATA[
.split8:62 %tmp_V_30_load = load i5 %tmp_V_30_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_30_load"/></StgValue>
</operation>

<operation id="1732" st_id="366" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="512" op_0_bw="5">
<![CDATA[
.split8:64 %tmp_V_31_load = load i5 %tmp_V_31_addr_4

]]></Node>
<StgValue><ssdm name="tmp_V_31_load"/></StgValue>
</operation>

<operation id="1733" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
.split8:65 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1734" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i6 %add_ln47, void, i6 0, void %.split8

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="1735" st_id="367" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln47 = add i6 %j_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="1736" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln215_3 = zext i6 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="1737" st_id="367" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln215_1 = add i10 %tmp_9_cast, i10 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="1738" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="10">
<![CDATA[
:4 %zext_ln215_4 = zext i10 %add_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="1739" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %D_input_V_addr_2 = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="D_input_V_addr_2"/></StgValue>
</operation>

<operation id="1740" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %D_output_V_addr_2 = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="D_output_V_addr_2"/></StgValue>
</operation>

<operation id="1741" st_id="367" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7 %icmp_ln47 = icmp_eq  i6 %j_4, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="1742" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1743" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln47 = br i1 %icmp_ln47, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="1744" st_id="367" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="10">
<![CDATA[
.split6:1 %sum = load i10 %D_input_V_addr_2

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1745" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1746" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_105

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="1747" st_id="368" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="10">
<![CDATA[
.split6:1 %sum = load i10 %D_input_V_addr_2

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1748" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
.split6:2 %br_ln50 = br void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1749" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k_2 = phi i6 %add_ln50, void %.split4, i6 0, void %.split6

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="1750" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %sum_2 = phi i32 %sum_3, void %.split4, i32 %sum, void %.split6

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1751" st_id="369" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln50 = add i6 %k_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="1752" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="5" op_0_bw="6">
<![CDATA[
:3 %trunc_ln215_2 = trunc i6 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="1753" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:4 %tmp_13_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="1754" st_id="369" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln215_3 = add i10 %tmp_13_cast, i10 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="1755" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln215_7 = zext i10 %add_ln215_3

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="1756" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %C_V_addr_1 = getelementptr i32 %C_V, i64 0, i64 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="C_V_addr_1"/></StgValue>
</operation>

<operation id="1757" st_id="369" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %icmp_ln50 = icmp_eq  i6 %k_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="1758" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1759" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln50 = br i1 %icmp_ln50, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="1760" st_id="369" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="512" op_20_bw="512" op_21_bw="512" op_22_bw="512" op_23_bw="512" op_24_bw="512" op_25_bw="512" op_26_bw="512" op_27_bw="512" op_28_bw="512" op_29_bw="512" op_30_bw="512" op_31_bw="512" op_32_bw="512" op_33_bw="5">
<![CDATA[
.split4:1 %tmp = mux i512 @_ssdm_op_Mux.ap_auto.32i512.i5, i512 %tmp_V_0_load, i512 %tmp_V_1_load, i512 %tmp_V_2_load, i512 %tmp_V_3_load, i512 %tmp_V_4_load, i512 %tmp_V_5_load, i512 %tmp_V_6_load, i512 %tmp_V_7_load, i512 %tmp_V_8_load, i512 %tmp_V_9_load, i512 %tmp_V_10_load, i512 %tmp_V_11_load, i512 %tmp_V_12_load, i512 %tmp_V_13_load, i512 %tmp_V_14_load, i512 %tmp_V_15_load, i512 %tmp_V_16_load, i512 %tmp_V_17_load, i512 %tmp_V_18_load, i512 %tmp_V_19_load, i512 %tmp_V_20_load, i512 %tmp_V_21_load, i512 %tmp_V_22_load, i512 %tmp_V_23_load, i512 %tmp_V_24_load, i512 %tmp_V_25_load, i512 %tmp_V_26_load, i512 %tmp_V_27_load, i512 %tmp_V_28_load, i512 %tmp_V_29_load, i512 %tmp_V_30_load, i512 %tmp_V_31_load, i5 %trunc_ln215_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1761" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="512">
<![CDATA[
.split4:2 %trunc_ln51 = trunc i512 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="1762" st_id="369" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="10">
<![CDATA[
.split4:3 %C_V_load = load i10 %C_V_addr_1

]]></Node>
<StgValue><ssdm name="C_V_load"/></StgValue>
</operation>

<operation id="1763" st_id="369" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0 %store_ln52 = store i32 %sum_2, i10 %D_output_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1764" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1765" st_id="370" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="10">
<![CDATA[
.split4:3 %C_V_load = load i10 %C_V_addr_1

]]></Node>
<StgValue><ssdm name="C_V_load"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1766" st_id="371" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:4 %mul_ln51 = mul i32 %C_V_load, i32 %trunc_ln51

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1767" st_id="372" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:4 %mul_ln51 = mul i32 %C_V_load, i32 %trunc_ln51

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1768" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1919

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="1769" st_id="373" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:5 %sum_3 = add i32 %mul_ln51, i32 %sum_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1770" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
.split4:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1771" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %i_6 = phi i6 %add_ln56, void, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="1772" st_id="374" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1 %add_ln56 = add i6 %i_6, i6 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="1773" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="6">
<![CDATA[
.preheader:2 %trunc_ln58 = trunc i6 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="1774" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:3 %tmp_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln58, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="1775" st_id="374" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4 %icmp_ln56 = icmp_eq  i6 %i_6, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="1776" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1777" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln56 = br i1 %icmp_ln56, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1778" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1379

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="1779" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
.split2:1 %br_ln57 = br void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1780" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0">
<![CDATA[
:0 %ret_ln61 = ret

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1781" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_5 = phi i6 %add_ln57, void %.split, i6 0, void %.split2

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="1782" st_id="375" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln57 = add i6 %j_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="1783" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln58 = zext i6 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="1784" st_id="375" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln58 = add i10 %tmp_10_cast, i10 %zext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="1785" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="10">
<![CDATA[
:4 %zext_ln58_1 = zext i10 %add_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="1786" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %D_output_V_addr = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="D_output_V_addr"/></StgValue>
</operation>

<operation id="1787" st_id="375" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6 %icmp_ln57 = icmp_eq  i6 %j_5, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="1788" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1789" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln57 = br i1 %icmp_ln57, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1790" st_id="375" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="10">
<![CDATA[
.split:2 %D_output_V_load = load i10 %D_output_V_addr

]]></Node>
<StgValue><ssdm name="D_output_V_load"/></StgValue>
</operation>

<operation id="1791" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1792" st_id="376" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="10">
<![CDATA[
.split:2 %D_output_V_load = load i10 %D_output_V_addr

]]></Node>
<StgValue><ssdm name="D_output_V_load"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1793" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_901

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="1794" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %xin_addr = getelementptr i32 %xin, i64 0, i64 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="xin_addr"/></StgValue>
</operation>

<operation id="1795" st_id="377" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:3 %store_ln58 = store i32 %D_output_V_load, i10 %xin_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1796" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
