Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 14A1DA2BF41
	for <lists+qemu-devel@lfdr.de>; Fri,  7 Feb 2025 10:28:05 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tgKdA-0008OT-2U; Fri, 07 Feb 2025 04:26:36 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1tgKd7-0008OD-TP
 for qemu-devel@nongnu.org; Fri, 07 Feb 2025 04:26:34 -0500
Received: from mail-pl1-x634.google.com ([2607:f8b0:4864:20::634])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1tgKd6-0004tv-6w
 for qemu-devel@nongnu.org; Fri, 07 Feb 2025 04:26:33 -0500
Received: by mail-pl1-x634.google.com with SMTP id
 d9443c01a7336-21c2f1b610dso45466005ad.0
 for <qemu-devel@nongnu.org>; Fri, 07 Feb 2025 01:26:31 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1738920390; x=1739525190; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=JO5nb8FKj9WGGe6KGRMp/my0Bb+7VKxvWE4c1MgZ/d8=;
 b=QiXrRAjuUBBCzvAE/n5TaYOj1wYMnu9mfbLo8+ceXQrrvWBPjAwC9bGf1Q2k6f0hKH
 FJS4wgDG56aBMABUokmzuXNgWelv3clwwYdOwuThINo4qQWlwVuiHb6irZbSCZQs31lC
 koV0v815kZLNnZ/pUJrVUUgWBHxKOv7lSH6CnDGS9i5S7TnAIcVZr1YFisu/7HT0M5vH
 LJL87seH8X6Re3aEppjqwUmZ6sJMelPbLpPXYk5hdrcVzY3+t7KEtDABDNuzKHb2iBRl
 NWnFPcQySmYkT3djMMuyTpgRmcu+KaATyRR5jsnC9yn/pK2Hnf4KRE0WED6h5K5ncxwH
 OCtA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1738920390; x=1739525190;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=JO5nb8FKj9WGGe6KGRMp/my0Bb+7VKxvWE4c1MgZ/d8=;
 b=f7BgmtlUoDnveoZWhn8po4xdtaw6CZXEdKlFhdo0NBgQ5EyurtKSUAjUdbmZgTK3Ql
 tm0qL2L7Ys5gIzNC33x7R8M4cc4Zkl5Y5b95F3p3nUQSbQFaEbdyKXkQgXpK9QaHXo7S
 fm3UG/TB9dz+r9rWThXvRphYKecicXJ+OfGOEGomEbDA5uNVEkzXt+2UVJxQb45YRfca
 VX1KPS3JerB2Jpd6V1W3MhslTyp3nw6QTCV8b+T5+Z0jAHlpmMUw5+4lvMotMKcwcrT/
 3XpE9uWkHhVTk4/pAYbLXCQ43Q3ftjzmJGCK2Hx73rAOa/HCckNkXZ/5INUJQJ0azL7z
 b+fw==
X-Forwarded-Encrypted: i=1;
 AJvYcCXqh6OMxHu9TjCX4s4tY+2IoT7hYGwuHJkWBRHh60JGKghR22jMtK3nn3hy/aPqfJY185MI7DWjtgY9@nongnu.org
X-Gm-Message-State: AOJu0Yxk2I1yKUtp+m4hIKWNE5dm/aQhYv/Iout3cVslJJQ9+7vQZhZ1
 k7+OiAF4pfcfOrkxdypBy9UbJFPw98n0DQTVMLTNdShGxS/pYZKzeUmdn5wiDJc=
X-Gm-Gg: ASbGnctm3wRuQXa9uwiIPh6IoECrAa/uZWihRcRootAQ1XBBSQj3BN+HGVjAYBjvn+g
 s61zcu6QKplJFTsBrgaYnzpM7xdcC2s6Czmn7CJgGw3ht9ARa0+KuedioReIaBwsGvHHFtDf6d+
 tOtuiWuutN8nBtLDyVlvzM1FCZqKOw+rPUQ6AmpA60Ccmmqnn64WXCwqBZ1CvCWfpAFmbfV+Rjo
 VdB+taCxkVHqVgRZX1WO0SmOBeuu9X82t9eOvEBlOGlNFk2XKH3b7cES0o6reDyMT78ia7I5QS9
 oiG9vU2fBygzfC2XYUk67HHiazVFCWi8K32lMQ23ZB7ecU0U/lQD942fhosSZux2jsly
X-Google-Smtp-Source: AGHT+IGfZGvSY/5YcgQTfJ55NZ4dPtYLsM0sVfI1RQQTSzITtrOQevCdA9Zc78ypD1G9sW7qqUgXdQ==
X-Received: by 2002:a05:6a21:b8a:b0:1e8:a374:cee6 with SMTP id
 adf61e73a8af0-1ee03a21dbfmr5547024637.6.1738920390067; 
 Fri, 07 Feb 2025 01:26:30 -0800 (PST)
Received: from [100.64.0.1] (218-166-198-8.dynamic-ip.hinet.net.
 [218.166.198.8]) by smtp.gmail.com with ESMTPSA id
 41be03b00d2f7-ad51aee79casm2277334a12.44.2025.02.07.01.26.27
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Fri, 07 Feb 2025 01:26:29 -0800 (PST)
Message-ID: <4486e09d-ffa6-466a-8938-b7c2b5fdbcbb@sifive.com>
Date: Fri, 7 Feb 2025 17:26:25 +0800
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 01/12] target/riscv: Source vector registers cannot
 overlap mask register
To: Anton Blanchard <antonb@tenstorrent.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, Bin Meng <bmeng.cn@gmail.com>,
 Weiwei Li <liwei1518@gmail.com>,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>
References: <20250126072056.4004912-1-antonb@tenstorrent.com>
 <20250126072056.4004912-2-antonb@tenstorrent.com>
Content-Language: en-US
From: Max Chou <max.chou@sifive.com>
In-Reply-To: <20250126072056.4004912-2-antonb@tenstorrent.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::634;
 envelope-from=max.chou@sifive.com; helo=mail-pl1-x634.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Reviewed-by: Max Chou <max.chou@sifive.com>


On 2025/1/26 3:20 PM, Anton Blanchard wrote:
> Add the relevant ISA paragraphs explaining why source (and destination)
> registers cannot overlap the mask register.
>
> Signed-off-by: Anton Blanchard <antonb@tenstorrent.com>
> ---
>   target/riscv/insn_trans/trans_rvv.c.inc | 29 ++++++++++++++++++++++---
>   1 file changed, 26 insertions(+), 3 deletions(-)
>
> diff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/insn_trans/trans_rvv.c.inc
> index b9883a5d32..20b1cb127b 100644
> --- a/target/riscv/insn_trans/trans_rvv.c.inc
> +++ b/target/riscv/insn_trans/trans_rvv.c.inc
> @@ -100,10 +100,33 @@ static bool require_scale_rvfmin(DisasContext *s)
>       }
>   }
>   
> -/* Destination vector register group cannot overlap source mask register. */
> -static bool require_vm(int vm, int vd)
> +/*
> + * Source and destination vector register groups cannot overlap source mask
> + * register:
> + *
> + * A vector register cannot be used to provide source operands with more than
> + * one EEW for a single instruction. A mask register source is considered to
> + * have EEW=1 for this constraint. An encoding that would result in the same
> + * vector register being read with two or more different EEWs, including when
> + * the vector register appears at different positions within two or more vector
> + * register groups, is reserved.
> + * (Section 5.2)
> + *
> + * A destination vector register group can overlap a source vector
> + * register group only if one of the following holds:
> + *  1. The destination EEW equals the source EEW.
> + *  2. The destination EEW is smaller than the source EEW and the overlap
> + *     is in the lowest-numbered part of the source register group.
> + *  3. The destination EEW is greater than the source EEW, the source EMUL
> + *     is at least 1, and the overlap is in the highest-numbered part of
> + *     the destination register group.
> + * For the purpose of determining register group overlap constraints, mask
> + * elements have EEW=1.
> + * (Section 5.2)
> + */
> +static bool require_vm(int vm, int v)
>   {
> -    return (vm != 0 || vd != 0);
> +    return (vm != 0 || v != 0);
>   }
>   
>   static bool require_nf(int vd, int nf, int lmul)


