Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pdm/common/qsys/ALTCLKCTRL.qsys --synthesis=VERILOG --output-directory=/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pdm/de1-soc/ip/ALTCLKCTRL/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/ALTCLKCTRL.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 16.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ALTCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V.
: ALTCLKCTRL.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer.
Info: ALTCLKCTRL: Generating ALTCLKCTRL "ALTCLKCTRL" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity ALTCLKCTRL_altclkctrl_0.
Info: altclkctrl_0: "ALTCLKCTRL" instantiated altclkctrl "altclkctrl_0"
Info: ALTCLKCTRL: Done "ALTCLKCTRL" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
