# Copyright (c) 2024 S. Holzapfel <me@sebholzapfel.com>
#
# SPDX-License-Identifier: CERN-OHL-S-2.0

from amaranth import *
from amaranth.lib import data, stream, wiring
from amaranth.lib.memory import Memory
from amaranth.lib.wiring import In, Out
from amaranth.utils import exact_log2

from amaranth_future import fixed

from . import ASQ, mac


class WaveShaper(wiring.Component):

    """
    ``Waveshaper`` maps every sample ``x`` to ``f(x)``, where ``f``
    can be any arbitrary python function.

    ``f(x)`` is evaluated at ``N=lut_size`` points at elaboration time,
    to create a LUT (lookup table ROM) mapping the input domain (``ASQ``)
    to output samples. For any input sample that sits between elements in the
    ROM, linear interpolation is used to determine the output sample.

    This can be used for waveshaping, but is also useful for arbitrary
    remapping of samples, for example tanh-based soft clipping, linear-
    to exponential or linear-to-log space conversion.

    Members
    -------
    i : :py:`In(stream.Signature(ASQ))`
        Input stream for sending samples to the waveshaper.

    o : :py:`In(stream.Signature(ASQ))`
        Output stream for getting samples from the waveshaper.
    """

    i: In(stream.Signature(ASQ))
    o: Out(stream.Signature(ASQ))

    def __init__(self, lut_function=None, lut_size=512, continuous=False, macp=None):
        """
        lut_function : function
            Function taking and emitting ``float`` values in a valid ``ASQ`` range.
        lut_size : int
            Size of the LUT ROM in elements. Larger provides a better approximation.
        continuous : bool
            Behavior of linear interpolation at ``ASQ`` endpoints. For ``ASQ.i_bits==1``
            and for a function where ``f(+1) ~= f(-1)``, this should be used to ensure an
            incoming saw results in a continuous output.
        macp : mac.MAC
            Optional shared MAC provider.
        """
        self.lut_size = lut_size
        self.lut_addr_width = exact_log2(lut_size)
        self.continuous = continuous
        self.macp = macp or mac.MAC.default()

        # build LUT such that we can index into it using 2s
        # complement and pluck out results with correct sign.
        self.lut = []
        for i in range(lut_size):
            x = None
            if i < lut_size//2:
                x = 2*i / lut_size
            else:
                x = 2*(i - lut_size) / lut_size
            fx = lut_function(x)
            if fx > ASQ.max().as_float() or fx < ASQ.min().as_float():
                print(f"WARN: WaveShaper `lut_function` generates {fx:.5f} which is outside "
                      f"[{ASQ.min().as_float():.5f}..{ASQ.max().as_float():.5f}] (will be clamped)")
            self.lut.append(fixed.Const(fx, shape=ASQ, clamp=True))

        super().__init__()

    def elaborate(self, platform):
        m = Module()

        m.submodules.macp = mp = self.macp

        m.submodules.mem = mem = Memory(
            shape=ASQ, depth=self.lut_size, init=self.lut)
        rport = mem.read_port()

        ltype = fixed.SQ(self.lut_addr_width, ASQ.f_bits-self.lut_addr_width+1)

        x = Signal(ltype)
        y = Signal(ASQ)
        read0 = Signal(ASQ)
        read1 = Signal(ASQ)

        trunc = Signal()

        with m.FSM() as fsm:

            with m.State('WAIT-VALID'):
                m.d.comb += self.i.ready.eq(1),
                with m.If(self.i.valid):
                    m.d.sync += x.eq(self.i.payload << (ltype.i_bits-1))
                    m.d.sync += y.eq(0)
                    m.next = 'ADDR0'

            with m.State('ADDR0'):
                m.d.comb += [
                    rport.en.eq(1),
                ]
                # is this a function where f(+1) ~= f(-1)
                if self.continuous:
                    m.d.comb += rport.addr.eq(x.truncate()+1)
                else:
                    with m.If((x.truncate()).as_value() ==
                              2**(self.lut_addr_width-1)-1):
                        m.d.comb += trunc.eq(1)
                        m.d.comb += rport.addr.eq(x.truncate())
                    with m.Else():
                        m.d.comb += rport.addr.eq(x.truncate()+1)
                m.next = 'READ0'

            with m.State('READ0'):
                m.d.sync += read0.eq(rport.data)
                m.d.comb += [
                    rport.addr.eq(x.truncate()),
                    rport.en.eq(1),
                ]
                m.next = 'READ1'

            with m.State('READ1'):
                m.d.sync += read1.eq(rport.data)
                m.next = 'MAC0'

            with m.State('MAC0'):
                with mp.Multiply(m, a=read0, b=x-x.truncate()):
                    m.d.sync += y.eq(mp.result.z)
                    m.next = 'MAC1'

            with m.State('MAC1'):
                with mp.Multiply(m, a=read1, b=(x.truncate()-x+1)):
                    m.d.sync += self.o.payload.eq(y + mp.result.z)
                    m.next = 'WAIT-READY'

            with m.State('WAIT-READY'):
                m.d.comb += [
                    self.o.valid.eq(1),
                ]
                with m.If(self.o.ready):
                    m.next = 'WAIT-VALID'


        return m


class PitchShift(wiring.Component):

    """
    Granular pitch shifter. Works by crossfading 2 separately tracked taps on
    a delay line - both tap positions are moving towards the write head (for
    pitching up) or away from the write head (for pitching down). Whenever
    the tap positions are close to overflowing, the discontinuity is smoothed
    by a crossfade of length ``xfade``.

    Maximum pitch-shifting grain size is the delay line 'max_delay' // 2. Smaller
    grain sizes or crossfades result in a 'fluttering' effect, but have lower latency.
    To reduce fluttering at low latency, one can dynamically track the ``grain_sz``
    based on the input frequency.

    The delay line write head must be hooked up to the input source from outside this
    component (this allows multiple shifters to share a single delay line).

    Members
    -------
    i : :py:`In(stream.Signature(StructLayout({"pitch": ..., "grain_sz": ...}))`
        Input stream, one element per desired output sample. ``pitch`` is a
        ``fixed.SQ`` i where 0 is no pitch shift, positive shifts up (e.g. 1 is 2x speed),
        negative shifts down. ``grain_sz`` is the length of audio grain used for pitch
        shifting - up to the ``tap.max_delay``

    o : :py:`In(stream.Signature(ASQ))`
        Output stream of pitch shifted samples.
    """

    def __init__(self, tap, xfade=256, macp=None):
        """
        tap : delay_line.DelayLineTap()
            ``DelayLineTap`` which pitch shifter reads at 2 tap positions for every
            output sample. The delayline write head must be hooked up to the input source.
        xfade : int
            Crossfade length between taps, in samples. Crossfades occur at every
            transition where we switch from one part of the delayline to the other.
            Longer crossfades and grain sizes produce less 'fluttering'.
        macp : mac.MAC
            Optional shared MAC provider.
        """
        assert xfade <= (tap.max_delay // 4)
        self.tap        = tap
        self.xfade      = xfade
        self.xfade_bits = exact_log2(xfade)
        # delay type: integer component is index into delay line
        # +1 is necessary so that we don't overflow on adding grain_sz.
        self.dtype = fixed.SQ(self.tap.addr_width+2, 8)
        self.macp = macp or mac.MAC.default()
        super().__init__({
            "i": In(stream.Signature(data.StructLayout({
                    "pitch": self.dtype,
                    "grain_sz": unsigned(exact_log2(tap.max_delay)),
                  }))),
            "o": Out(stream.Signature(ASQ)),
        })

    def elaborate(self, platform):
        m = Module()

        m.submodules.macp = mp = self.macp

        # Current position in delay line 0, 1 (+= pitch every sample)
        delay0 = Signal(self.dtype)
        delay1 = Signal(self.dtype)
        # Last samples from delay lines
        sample0 = Signal(ASQ)
        sample1 = Signal(ASQ)
        # Envelope values
        env0 = Signal(ASQ)
        env1 = Signal(ASQ)
        output = Signal(ASQ)

        s    = Signal(self.dtype)
        m.d.comb += s.eq(delay0 + self.i.payload.pitch)

        # Last latched grain size, pitch
        grain_sz_latched = Signal(self.i.payload.grain_sz.shape())

        # Second tap always uses second half of delay line.
        m.d.comb += delay1.eq(delay0 + grain_sz_latched)

        with m.FSM() as fsm:
            with m.State('WAIT-VALID'):
                m.d.comb += self.i.ready.eq(1),
                with m.If(self.i.valid):
                    pitch    = self.i.payload.pitch
                    grain_sz = self.i.payload.grain_sz
                    m.d.sync += grain_sz_latched.eq(grain_sz)
                    with m.If((delay0 + pitch) < fixed.Const(0, shape=self.dtype)):
                        m.d.sync += delay0.eq(delay0 + grain_sz + pitch)
                    with m.Elif((delay0 + pitch) > fixed.Value.cast(grain_sz)):
                        m.d.sync += delay0.eq(delay0 + pitch - grain_sz)
                    with m.Else():
                        m.d.sync += delay0.eq(delay0 + pitch)
                    m.next = 'TAP0'
            with m.State('TAP0'):
                m.d.comb += [
                    self.tap.o.ready.eq(1),
                    self.tap.i.valid.eq(1),
                    self.tap.i.payload.eq(1+delay0.truncate() >> delay0.f_bits),
                ]
                with m.If(self.tap.o.valid):
                    m.d.comb += self.tap.i.valid.eq(0),
                    m.d.sync += sample0.eq(self.tap.o.payload)
                    m.next = 'TAP1'
            with m.State('TAP1'):
                m.d.comb += [
                    self.tap.o.ready.eq(1),
                    self.tap.i.valid.eq(1),
                    self.tap.i.payload.eq(delay1.truncate() >> delay1.f_bits),
                ]
                with m.If(self.tap.o.valid):
                    m.d.comb += self.tap.i.valid.eq(0),
                    m.d.sync += sample1.eq(self.tap.o.payload)
                    m.next = 'ENV'
            with m.State('ENV'):
                with m.If(delay0 < self.xfade):
                    # Map delay0 <= [0, xfade] to env0 <= [0, 1]
                    m.d.sync += [
                        env0.eq(delay0 >> self.xfade_bits),
                        env1.eq(ASQ.max() -
                                (delay0 >> self.xfade_bits)),
                    ]
                with m.Else():
                    # If we're outside the xfade, just take tap 0
                    m.d.sync += [
                        env0.eq(ASQ.max()),
                        env1.eq(0),
                    ]
                m.next = 'MAC0'
            with m.State('MAC0'):
                with mp.Multiply(m, a=sample0, b=env0):
                    m.d.sync += self.o.payload.eq(mp.result.z)
                    m.next = 'MAC1'
            with m.State('MAC1'):
                with mp.Multiply(m, a=sample1, b=env1):
                    m.d.sync += self.o.payload.eq(self.o.payload + mp.result.z)
                    m.next = 'WAIT-READY'
            with m.State('WAIT-READY'):
                m.d.comb += self.o.valid.eq(1),
                with m.If(self.o.ready):
                    m.d.sync += output.eq(self.o.payload)
                    m.next = 'WAIT-VALID'
        return m
