<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jul 29 11:51:47 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu104:part0:1.1" DEVICE="xczu7ev" NAME="hardware_acceletor" PACKAGE="ffvc1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_ACLK"/>
        <CONNECTION INSTANCE="output_mem_0" PORT="clk"/>
        <CONNECTION INSTANCE="input_mem_0" PORT="clk"/>
        <CONNECTION INSTANCE="vir_input_mem_0" PORT="clk"/>
        <CONNECTION INSTANCE="weight_mem_0" PORT="clk"/>
        <CONNECTION INSTANCE="systolic_array_0" PORT="clk"/>
        <CONNECTION INSTANCE="controller_0" PORT="clk"/>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_ARESETN"/>
        <CONNECTION INSTANCE="input_mem_0" PORT="arestn"/>
        <CONNECTION INSTANCE="output_mem_0" PORT="arestn"/>
        <CONNECTION INSTANCE="vir_input_mem_0" PORT="arestn"/>
        <CONNECTION INSTANCE="weight_mem_0" PORT="arestn"/>
        <CONNECTION INSTANCE="systolic_array_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="controller_0" PORT="arestn"/>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_slave_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_awvalid" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_awready" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_wvalid" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_wready" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_bvalid" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_bready" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_arvalid" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_arready" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_0_rvalid" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_0_rready" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_master_0" PORT="M_AXI_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="S_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_awvalid" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_awready" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_wvalid" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_wready" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_bvalid" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_bready" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="S_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_arvalid" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_arready" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_0_rvalid" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_0_rready" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_slave_0" PORT="S_AXI_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hardware_acceletor_S_AXI_ACLK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_0_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_0_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_0_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_0_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_0_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_0_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_0_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_0_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_0_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_slave_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_slave_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_master_0_M_AXI" DATAWIDTH="32" NAME="M_AXI_0" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hardware_acceletor_S_AXI_ACLK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_0_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_0_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_0_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_0_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_0_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_0_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_0_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_0_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_0_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/axi_master_0" HWVERSION="1.0" INSTANCE="axi_master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_master" VLNV="xilinx.com:module_ref:axi_master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_axi_master_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="start_convolution" SIGIS="undef" SIGNAME="axi_slave_0_start_convolution">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="start_convolution"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="image_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_image_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="image_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="image_dimension" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_image_dimension">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="image_dimension"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_kernel_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="kernel_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_dimension" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_kernel_dimension">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="kernel_dimension"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="output_image_data" RIGHT="0" SIGIS="undef" SIGNAME="output_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_mem_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_writing_fsm" SIGIS="undef" SIGNAME="controller_0_start_wr_fsm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="start_wr_fsm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="input_memory_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_input_memory_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_mem_0" PORT="wr_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="weight_memory_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_weight_memory_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="weight_mem_0" PORT="wr_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="output_memory_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_output_memory_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_mem_0" PORT="rd_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="capture_image_data" SIGIS="undef" SIGNAME="axi_master_0_capture_image_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_mem_0" PORT="wr_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="capture_kernel_data" SIGIS="undef" SIGNAME="axi_master_0_capture_kernel_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="weight_mem_0" PORT="wr_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ended_reading" SIGIS="undef" SIGNAME="axi_master_0_ended_reading">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="reading_ended"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ended_convolution" SIGIS="undef" SIGNAME="axi_master_0_ended_convolution">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="end_convolution"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="weight_mem_0" PORT="wr_data"/>
            <CONNECTION INSTANCE="input_mem_0" PORT="wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="axi_master_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="M_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_master_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hardware_acceletor_S_AXI_ACLK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A1FFFF" INSTANCE="M_AXI_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M_AXI_0"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_slave_0" HWVERSION="1.0" INSTANCE="axi_slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_slave" VLNV="xilinx.com:module_ref:axi_slave:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_axi_slave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="start_convolution" SIGIS="undef" SIGNAME="axi_slave_0_start_convolution">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="start_convolution"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="image_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_image_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="image_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="image_dimension" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_image_dimension">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="image_dimension"/>
            <CONNECTION INSTANCE="axi_master_0" PORT="image_dimension"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_kernel_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="kernel_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_dimension" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_kernel_dimension">
          <CONNECTIONS>
            <CONNECTION INSTANCE="weight_mem_0" PORT="kernel_dimension"/>
            <CONNECTION INSTANCE="controller_0" PORT="kernel_dimension"/>
            <CONNECTION INSTANCE="axi_master_0" PORT="kernel_dimension"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_convolution" SIGIS="undef" SIGNAME="axi_master_0_ended_convolution">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="ended_convolution"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_slave_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_slave_0_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hardware_acceletor_imp" PORT="S_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hardware_acceletor_S_AXI_ACLK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/controller_0" HWVERSION="1.0" INSTANCE="controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller" VLNV="xilinx.com:module_ref:controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IDLE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="RD_IN_DATA" VALUE="&quot;001&quot;"/>
        <PARAMETER NAME="IN_PRCSS" VALUE="&quot;010&quot;"/>
        <PARAMETER NAME="WT_IN_OUT_MEM" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="START_WR" VALUE="&quot;100&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arestn" SIGIS="undef" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reading_ended" SIGIS="undef" SIGNAME="axi_master_0_ended_reading">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="ended_reading"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="image_dimension" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_image_dimension">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="image_dimension"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_dimension" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_kernel_dimension">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="kernel_dimension"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vir_wr_enable" SIGIS="undef" SIGNAME="controller_0_vir_wr_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vir_input_mem_0" PORT="wr_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="start_wr_fsm" SIGIS="undef" SIGNAME="controller_0_start_wr_fsm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="start_writing_fsm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ou_wr_enable" SIGIS="undef" SIGNAME="controller_0_ou_wr_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_mem_0" PORT="wr_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="in_mem_rd_addr" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_in_mem_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_mem_0" PORT="rd_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="wt_mem_rd_addr" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_wt_mem_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="weight_mem_0" PORT="rd_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="vr_mem_wr_addr" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_vr_mem_wr_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vir_input_mem_0" PORT="wr_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ou_mem_rd_addr" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_ou_mem_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="systolic_array_0" PORT="rd_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ou_mem_wr_addr" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_ou_mem_wr_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_mem_0" PORT="wr_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd_address" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_rd_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vir_input_mem_0" PORT="rd_address"/>
            <CONNECTION INSTANCE="weight_mem_0" PORT="counter"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/input_mem_0" HWVERSION="1.0" INSTANCE="input_mem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="input_mem" VLNV="xilinx.com:module_ref:input_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="WIDTH" VALUE="9"/>
        <PARAMETER NAME="LENGTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_input_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arestn" SIGIS="undef" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_enable" SIGIS="undef" SIGNAME="axi_master_0_capture_image_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="capture_image_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wr_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_input_memory_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="input_memory_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rd_address" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_in_mem_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="in_mem_rd_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="input_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vir_input_mem_0" PORT="wr_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/output_mem_0" HWVERSION="1.0" INSTANCE="output_mem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="output_mem" VLNV="xilinx.com:module_ref:output_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="WIDTH" VALUE="9"/>
        <PARAMETER NAME="LENGTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_output_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arestn" SIGIS="undef" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_enable" SIGIS="undef" SIGNAME="controller_0_ou_wr_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="ou_wr_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wr_address" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_ou_mem_wr_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="ou_mem_wr_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rd_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_output_memory_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="output_memory_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="systolic_array_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="systolic_array_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="output_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="output_image_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/systolic_array_0" HWVERSION="1.0" INSTANCE="systolic_array_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="systolic_array" VLNV="xilinx.com:module_ref:systolic_array:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_systolic_array_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="weight_data" RIGHT="0" SIGIS="undef" SIGNAME="weight_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="weight_mem_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="287" NAME="input_data" RIGHT="0" SIGIS="undef" SIGNAME="vir_input_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vir_input_mem_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rd_address" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_ou_mem_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="ou_mem_rd_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="systolic_array_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_mem_0" PORT="wr_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/vir_input_mem_0" HWVERSION="1.0" INSTANCE="vir_input_mem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vir_input_mem" VLNV="xilinx.com:module_ref:vir_input_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="WIDTH" VALUE="9"/>
        <PARAMETER NAME="LENGTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_vir_input_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arestn" SIGIS="undef" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_enable" SIGIS="undef" SIGNAME="controller_0_vir_wr_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="vir_wr_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wr_address" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_vr_mem_wr_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="vr_mem_wr_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="input_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_mem_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd_address" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_rd_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="rd_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="287" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="vir_input_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="systolic_array_0" PORT="input_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/weight_mem_0" HWVERSION="1.0" INSTANCE="weight_mem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="weight_mem" VLNV="xilinx.com:module_ref:weight_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="WIDTH" VALUE="9"/>
        <PARAMETER NAME="LENGTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="hardware_acceletor_weight_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="arestn" SIGIS="undef" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_enable" SIGIS="undef" SIGNAME="axi_master_0_capture_kernel_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="capture_kernel_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_dimension" RIGHT="0" SIGIS="undef" SIGNAME="axi_slave_0_kernel_dimension">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_0" PORT="kernel_dimension"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wr_address" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_weight_memory_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="weight_memory_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rd_address" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_wt_mem_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="wt_mem_rd_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_rd_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="rd_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_master_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="weight_mem_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="systolic_array_0" PORT="weight_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
