# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../parameterizable_adder_project.srcs/sources_1/new/four_bits_RCA.vhd" \
"../../../../parameterizable_adder_project.srcs/sim_1/new/four_bits_RCA_tb.vhd" \

# Do not sort compile order
nosort
