<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>&#34;Computer science&#34; | Genetic Logic Lab</title>
    <link>/tag/computer-science/</link>
      <atom:link href="/tag/computer-science/index.xml" rel="self" type="application/rss+xml" />
    <description>&#34;Computer science&#34;</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Thu, 01 Mar 2001 00:00:00 +0000</lastBuildDate>
    <image>
      <url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url>
      <title>&#34;Computer science&#34;</title>
      <link>/tag/computer-science/</link>
    </image>
    
    <item>
      <title>Efficient Exact Two-Level Hazard-Free Logic Minimization</title>
      <link>/publication/efficient-exact-twolevel-myers-2001/</link>
      <pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-exact-twolevel-myers-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title>
      <link>/publication/achieving-fast-exact-jacobson-2000-a/</link>
      <pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate>
      <guid>/publication/achieving-fast-exact-jacobson-2000-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title>
      <link>/publication/achieving-fast-exact-jacobson-2000/</link>
      <pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate>
      <guid>/publication/achieving-fast-exact-jacobson-2000/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link>
      <pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Timing Analysis Algorithms for Timed State Space Exploration</title>
      <link>/publication/efficient-timing-analysis-belluomini-1997/</link>
      <pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-timing-analysis-belluomini-1997/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
