Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 13:51:52 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.327ns (42.785%)  route 1.775ns (57.215%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X11Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=98, routed)          1.082     2.023    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_n_1_[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.053     2.076 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.076    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5_n_1
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.373 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_n_1
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.433 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.433    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0_n_1
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.493 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.493    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1_n_1
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.553 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.553    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2_n_1
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.613 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.613    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3_n_1
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.008     2.681    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4_n_1
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.741 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.741    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5_n_1
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.801 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.801    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_2_out[0]
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.936 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.685     3.621    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_0_in
    SLICE_X7Y119         LUT5 (Prop_lut5_I3_O)        0.153     3.774 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.774    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[0]_i_1_n_1
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 1.327ns (42.826%)  route 1.772ns (57.174%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X11Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=98, routed)          1.082     2.023    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_n_1_[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.053     2.076 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.076    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5_n_1
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.373 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_n_1
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.433 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.433    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0_n_1
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.493 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.493    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1_n_1
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.553 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.553    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2_n_1
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.613 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.613    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3_n_1
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.008     2.681    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4_n_1
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.741 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.741    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5_n_1
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.801 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.801    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_2_out[0]
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.936 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.682     3.618    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_0_in
    SLICE_X7Y119         LUT4 (Prop_lut4_I2_O)        0.153     3.771 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.771    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[3]_i_1_n_1
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.327ns (42.868%)  route 1.769ns (57.132%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X11Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=98, routed)          1.082     2.023    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_n_1_[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.053     2.076 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.076    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5_n_1
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.373 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_n_1
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.433 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.433    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0_n_1
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.493 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.493    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1_n_1
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.553 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.553    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2_n_1
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.613 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.613    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3_n_1
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.008     2.681    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4_n_1
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.741 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.741    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5_n_1
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.801 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.801    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_2_out[0]
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.936 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.679     3.615    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_0_in
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.153     3.768 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     3.768    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[15]_i_1_n_1
    SLICE_X7Y122         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X7Y122         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.428ns (15.892%)  route 2.265ns (84.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I3_O)        0.053     2.892 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1/O
                         net (fo=4, routed)           0.474     3.365    bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1_n_1
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y119        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.428ns (15.892%)  route 2.265ns (84.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I3_O)        0.053     2.892 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1/O
                         net (fo=4, routed)           0.474     3.365    bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1_n_1
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y119        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.428ns (15.892%)  route 2.265ns (84.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I3_O)        0.053     2.892 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1/O
                         net (fo=4, routed)           0.474     3.365    bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1_n_1
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y119        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.871    




