|MyCircuit
clock => reg:PC.Clock
clock => reg_IF_ID:IFIDREG.Clock
clock => reg_ID_EX:IDEXREG.Clock
clock => reg_EX_MEM:EXMEMREG.Clock
clock => reg_MEM_WB:MEMWBREG.Clock
clock2 => regFile:RegisterFile.Clock
regOUT[0] <= regFile:RegisterFile.Output[0]
regOUT[1] <= regFile:RegisterFile.Output[1]
regOUT[2] <= regFile:RegisterFile.Output[2]
regOUT[3] <= regFile:RegisterFile.Output[3]
regOUT[4] <= regFile:RegisterFile.Output[4]
regOUT[5] <= regFile:RegisterFile.Output[5]
regOUT[6] <= regFile:RegisterFile.Output[6]
regOUT[7] <= regFile:RegisterFile.Output[7]
regOUT[8] <= regFile:RegisterFile.Output[8]
regOUT[9] <= regFile:RegisterFile.Output[9]
regOUT[10] <= regFile:RegisterFile.Output[10]
regOUT[11] <= regFile:RegisterFile.Output[11]
regOUT[12] <= regFile:RegisterFile.Output[12]
regOUT[13] <= regFile:RegisterFile.Output[13]
regOUT[14] <= regFile:RegisterFile.Output[14]
regOUT[15] <= regFile:RegisterFile.Output[15]
regOUT[16] <= regFile:RegisterFile.Output[16]
regOUT[17] <= regFile:RegisterFile.Output[17]
regOUT[18] <= regFile:RegisterFile.Output[18]
regOUT[19] <= regFile:RegisterFile.Output[19]
regOUT[20] <= regFile:RegisterFile.Output[20]
regOUT[21] <= regFile:RegisterFile.Output[21]
regOUT[22] <= regFile:RegisterFile.Output[22]
regOUT[23] <= regFile:RegisterFile.Output[23]
regOUT[24] <= regFile:RegisterFile.Output[24]
regOUT[25] <= regFile:RegisterFile.Output[25]
regOUT[26] <= regFile:RegisterFile.Output[26]
regOUT[27] <= regFile:RegisterFile.Output[27]
regOUT[28] <= regFile:RegisterFile.Output[28]
regOUT[29] <= regFile:RegisterFile.Output[29]
regOUT[30] <= regFile:RegisterFile.Output[30]
regOUT[31] <= regFile:RegisterFile.Output[31]
regOUT[32] <= regFile:RegisterFile.Output[32]
regOUT[33] <= regFile:RegisterFile.Output[33]
regOUT[34] <= regFile:RegisterFile.Output[34]
regOUT[35] <= regFile:RegisterFile.Output[35]
regOUT[36] <= regFile:RegisterFile.Output[36]
regOUT[37] <= regFile:RegisterFile.Output[37]
regOUT[38] <= regFile:RegisterFile.Output[38]
regOUT[39] <= regFile:RegisterFile.Output[39]
regOUT[40] <= regFile:RegisterFile.Output[40]
regOUT[41] <= regFile:RegisterFile.Output[41]
regOUT[42] <= regFile:RegisterFile.Output[42]
regOUT[43] <= regFile:RegisterFile.Output[43]
regOUT[44] <= regFile:RegisterFile.Output[44]
regOUT[45] <= regFile:RegisterFile.Output[45]
regOUT[46] <= regFile:RegisterFile.Output[46]
regOUT[47] <= regFile:RegisterFile.Output[47]
regOUT[48] <= regFile:RegisterFile.Output[48]
regOUT[49] <= regFile:RegisterFile.Output[49]
regOUT[50] <= regFile:RegisterFile.Output[50]
regOUT[51] <= regFile:RegisterFile.Output[51]
regOUT[52] <= regFile:RegisterFile.Output[52]
regOUT[53] <= regFile:RegisterFile.Output[53]
regOUT[54] <= regFile:RegisterFile.Output[54]
regOUT[55] <= regFile:RegisterFile.Output[55]
regOUT[56] <= regFile:RegisterFile.Output[56]
regOUT[57] <= regFile:RegisterFile.Output[57]
regOUT[58] <= regFile:RegisterFile.Output[58]
regOUT[59] <= regFile:RegisterFile.Output[59]
regOUT[60] <= regFile:RegisterFile.Output[60]
regOUT[61] <= regFile:RegisterFile.Output[61]
regOUT[62] <= regFile:RegisterFile.Output[62]
regOUT[63] <= regFile:RegisterFile.Output[63]
regOUT[64] <= regFile:RegisterFile.Output[64]
regOUT[65] <= regFile:RegisterFile.Output[65]
regOUT[66] <= regFile:RegisterFile.Output[66]
regOUT[67] <= regFile:RegisterFile.Output[67]
regOUT[68] <= regFile:RegisterFile.Output[68]
regOUT[69] <= regFile:RegisterFile.Output[69]
regOUT[70] <= regFile:RegisterFile.Output[70]
regOUT[71] <= regFile:RegisterFile.Output[71]
regOUT[72] <= regFile:RegisterFile.Output[72]
regOUT[73] <= regFile:RegisterFile.Output[73]
regOUT[74] <= regFile:RegisterFile.Output[74]
regOUT[75] <= regFile:RegisterFile.Output[75]
regOUT[76] <= regFile:RegisterFile.Output[76]
regOUT[77] <= regFile:RegisterFile.Output[77]
regOUT[78] <= regFile:RegisterFile.Output[78]
regOUT[79] <= regFile:RegisterFile.Output[79]
regOUT[80] <= regFile:RegisterFile.Output[80]
regOUT[81] <= regFile:RegisterFile.Output[81]
regOUT[82] <= regFile:RegisterFile.Output[82]
regOUT[83] <= regFile:RegisterFile.Output[83]
regOUT[84] <= regFile:RegisterFile.Output[84]
regOUT[85] <= regFile:RegisterFile.Output[85]
regOUT[86] <= regFile:RegisterFile.Output[86]
regOUT[87] <= regFile:RegisterFile.Output[87]
regOUT[88] <= regFile:RegisterFile.Output[88]
regOUT[89] <= regFile:RegisterFile.Output[89]
regOUT[90] <= regFile:RegisterFile.Output[90]
regOUT[91] <= regFile:RegisterFile.Output[91]
regOUT[92] <= regFile:RegisterFile.Output[92]
regOUT[93] <= regFile:RegisterFile.Output[93]
regOUT[94] <= regFile:RegisterFile.Output[94]
regOUT[95] <= regFile:RegisterFile.Output[95]
regOUT[96] <= regFile:RegisterFile.Output[96]
regOUT[97] <= regFile:RegisterFile.Output[97]
regOUT[98] <= regFile:RegisterFile.Output[98]
regOUT[99] <= regFile:RegisterFile.Output[99]
regOUT[100] <= regFile:RegisterFile.Output[100]
regOUT[101] <= regFile:RegisterFile.Output[101]
regOUT[102] <= regFile:RegisterFile.Output[102]
regOUT[103] <= regFile:RegisterFile.Output[103]
regOUT[104] <= regFile:RegisterFile.Output[104]
regOUT[105] <= regFile:RegisterFile.Output[105]
regOUT[106] <= regFile:RegisterFile.Output[106]
regOUT[107] <= regFile:RegisterFile.Output[107]
regOUT[108] <= regFile:RegisterFile.Output[108]
regOUT[109] <= regFile:RegisterFile.Output[109]
regOUT[110] <= regFile:RegisterFile.Output[110]
regOUT[111] <= regFile:RegisterFile.Output[111]
regOUT[112] <= regFile:RegisterFile.Output[112]
regOUT[113] <= regFile:RegisterFile.Output[113]
regOUT[114] <= regFile:RegisterFile.Output[114]
regOUT[115] <= regFile:RegisterFile.Output[115]
regOUT[116] <= regFile:RegisterFile.Output[116]
regOUT[117] <= regFile:RegisterFile.Output[117]
regOUT[118] <= regFile:RegisterFile.Output[118]
regOUT[119] <= regFile:RegisterFile.Output[119]
regOUT[120] <= regFile:RegisterFile.Output[120]
regOUT[121] <= regFile:RegisterFile.Output[121]
regOUT[122] <= regFile:RegisterFile.Output[122]
regOUT[123] <= regFile:RegisterFile.Output[123]
regOUT[124] <= regFile:RegisterFile.Output[124]
regOUT[125] <= regFile:RegisterFile.Output[125]
regOUT[126] <= regFile:RegisterFile.Output[126]
regOUT[127] <= regFile:RegisterFile.Output[127]
regOUT[128] <= reg:PC.Output[0]
regOUT[129] <= reg:PC.Output[1]
regOUT[130] <= reg:PC.Output[2]
regOUT[131] <= reg:PC.Output[3]
regOUT[132] <= reg:PC.Output[4]
regOUT[133] <= reg:PC.Output[5]
regOUT[134] <= reg:PC.Output[6]
regOUT[135] <= reg:PC.Output[7]
regOUT[136] <= reg:PC.Output[8]
regOUT[137] <= reg:PC.Output[9]
regOUT[138] <= reg:PC.Output[10]
regOUT[139] <= reg:PC.Output[11]
regOUT[140] <= reg:PC.Output[12]
regOUT[141] <= reg:PC.Output[13]
regOUT[142] <= reg:PC.Output[14]
regOUT[143] <= reg:PC.Output[15]
Result[0] <= reg_MEM_WB:MEMWBREG.writeData[0]
Result[1] <= reg_MEM_WB:MEMWBREG.writeData[1]
Result[2] <= reg_MEM_WB:MEMWBREG.writeData[2]
Result[3] <= reg_MEM_WB:MEMWBREG.writeData[3]
Result[4] <= reg_MEM_WB:MEMWBREG.writeData[4]
Result[5] <= reg_MEM_WB:MEMWBREG.writeData[5]
Result[6] <= reg_MEM_WB:MEMWBREG.writeData[6]
Result[7] <= reg_MEM_WB:MEMWBREG.writeData[7]
Result[8] <= reg_MEM_WB:MEMWBREG.writeData[8]
Result[9] <= reg_MEM_WB:MEMWBREG.writeData[9]
Result[10] <= reg_MEM_WB:MEMWBREG.writeData[10]
Result[11] <= reg_MEM_WB:MEMWBREG.writeData[11]
Result[12] <= reg_MEM_WB:MEMWBREG.writeData[12]
Result[13] <= reg_MEM_WB:MEMWBREG.writeData[13]
Result[14] <= reg_MEM_WB:MEMWBREG.writeData[14]
Result[15] <= reg_MEM_WB:MEMWBREG.writeData[15]
instructionAD[0] <= reg:PC.Output[0]
instructionAD[1] <= reg:PC.Output[1]
instructionAD[2] <= reg:PC.Output[2]
instructionAD[3] <= reg:PC.Output[3]
instructionAD[4] <= reg:PC.Output[4]
instructionAD[5] <= reg:PC.Output[5]
instructionAD[6] <= reg:PC.Output[6]
instructionAD[7] <= reg:PC.Output[7]
instructionAD[8] <= reg:PC.Output[8]
instructionAD[9] <= reg:PC.Output[9]
instructionAD[10] <= reg:PC.Output[10]
instructionAD[11] <= reg:PC.Output[11]
instructionAD[12] <= reg:PC.Output[12]
instructionAD[13] <= reg:PC.Output[13]
instructionAD[14] <= reg:PC.Output[14]
instructionAD[15] <= reg:PC.Output[15]
instr[0] => reg_IF_ID:IFIDREG.Command[0]
instr[1] => reg_IF_ID:IFIDREG.Command[1]
instr[2] => reg_IF_ID:IFIDREG.Command[2]
instr[3] => reg_IF_ID:IFIDREG.Command[3]
instr[4] => reg_IF_ID:IFIDREG.Command[4]
instr[5] => reg_IF_ID:IFIDREG.Command[5]
instr[6] => reg_IF_ID:IFIDREG.Command[6]
instr[7] => reg_IF_ID:IFIDREG.Command[7]
instr[8] => reg_IF_ID:IFIDREG.Command[8]
instr[9] => reg_IF_ID:IFIDREG.Command[9]
instr[10] => reg_IF_ID:IFIDREG.Command[10]
instr[11] => reg_IF_ID:IFIDREG.Command[11]
instr[12] => reg_IF_ID:IFIDREG.Command[12]
instr[13] => reg_IF_ID:IFIDREG.Command[13]
instr[14] => reg_IF_ID:IFIDREG.Command[14]
instr[15] => reg_IF_ID:IFIDREG.Command[15]
dataAD[0] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[0]
dataAD[1] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[1]
dataAD[2] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[2]
dataAD[3] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[3]
dataAD[4] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[4]
dataAD[5] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[5]
dataAD[6] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[6]
dataAD[7] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[7]
dataAD[8] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[8]
dataAD[9] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[9]
dataAD[10] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[10]
dataAD[11] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[11]
dataAD[12] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[12]
dataAD[13] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[13]
dataAD[14] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[14]
dataAD[15] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[15]
fromData[0] => Result_MEMWB[0].DATAB
fromData[1] => Result_MEMWB[1].DATAB
fromData[2] => Result_MEMWB[2].DATAB
fromData[3] => Result_MEMWB[3].DATAB
fromData[4] => Result_MEMWB[4].DATAB
fromData[5] => Result_MEMWB[5].DATAB
fromData[6] => Result_MEMWB[6].DATAB
fromData[7] => Result_MEMWB[7].DATAB
fromData[8] => Result_MEMWB[8].DATAB
fromData[9] => Result_MEMWB[9].DATAB
fromData[10] => Result_MEMWB[10].DATAB
fromData[11] => Result_MEMWB[11].DATAB
fromData[12] => Result_MEMWB[12].DATAB
fromData[13] => Result_MEMWB[13].DATAB
fromData[14] => Result_MEMWB[14].DATAB
fromData[15] => Result_MEMWB[15].DATAB
toData[0] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[0]
toData[1] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[1]
toData[2] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[2]
toData[3] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[3]
toData[4] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[4]
toData[5] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[5]
toData[6] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[6]
toData[7] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[7]
toData[8] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[8]
toData[9] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[9]
toData[10] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[10]
toData[11] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[11]
toData[12] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[12]
toData[13] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[13]
toData[14] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[14]
toData[15] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[15]
DataWriteFlag <= reg_EX_MEM:EXMEMREG.WriteEnable_EXMEM
keyEnable <= reg_EX_MEM:EXMEMREG.ReadDigit_EXMEM
keyData[0] => Result_MEMWB.DATAB
keyData[1] => Result_MEMWB.DATAB
keyData[2] => Result_MEMWB.DATAB
keyData[3] => Result_MEMWB.DATAB
keyData[4] => Result_MEMWB.DATAB
keyData[5] => Result_MEMWB.DATAB
keyData[6] => Result_MEMWB.DATAB
keyData[7] => Result_MEMWB.DATAB
keyData[8] => Result_MEMWB.DATAB
keyData[9] => Result_MEMWB.DATAB
keyData[10] => Result_MEMWB.DATAB
keyData[11] => Result_MEMWB.DATAB
keyData[12] => Result_MEMWB.DATAB
keyData[13] => Result_MEMWB.DATAB
keyData[14] => Result_MEMWB.DATAB
keyData[15] => Result_MEMWB.DATAB
printEnable <= reg_EX_MEM:EXMEMREG.PrintDigit_EXMEM
printCode[0] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[0]
printCode[1] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[1]
printCode[2] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[2]
printCode[3] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[3]
printCode[4] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[4]
printCode[5] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[5]
printCode[6] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[6]
printCode[7] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[7]
printCode[8] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[8]
printCode[9] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[9]
printCode[10] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[10]
printCode[11] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[11]
printCode[12] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[12]
printCode[13] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[13]
printCode[14] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[14]
printCode[15] <= reg_EX_MEM:EXMEMREG.R2Reg_EXMEM[15]
printData[0] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[0]
printData[1] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[1]
printData[2] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[2]
printData[3] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[3]
printData[4] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[4]
printData[5] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[5]
printData[6] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[6]
printData[7] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[7]
printData[8] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[8]
printData[9] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[9]
printData[10] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[10]
printData[11] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[11]
printData[12] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[12]
printData[13] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[13]
printData[14] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[14]
printData[15] <= reg_EX_MEM:EXMEMREG.Result_EXMEM[15]


|MyCircuit|reg:PC
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|reg:PC|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|reg:PC|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg:PC|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg_IF_ID:IFIDREG
PCin[0] => PipelineRegisterNo1:U0.PCin[0]
PCin[1] => PipelineRegisterNo1:U0.PCin[1]
PCin[2] => PipelineRegisterNo1:U0.PCin[2]
PCin[3] => PipelineRegisterNo1:U0.PCin[3]
PCin[4] => PipelineRegisterNo1:U0.PCin[4]
PCin[5] => PipelineRegisterNo1:U0.PCin[5]
PCin[6] => PipelineRegisterNo1:U0.PCin[6]
PCin[7] => PipelineRegisterNo1:U0.PCin[7]
PCin[8] => PipelineRegisterNo1:U0.PCin[8]
PCin[9] => PipelineRegisterNo1:U0.PCin[9]
PCin[10] => PipelineRegisterNo1:U0.PCin[10]
PCin[11] => PipelineRegisterNo1:U0.PCin[11]
PCin[12] => PipelineRegisterNo1:U0.PCin[12]
PCin[13] => PipelineRegisterNo1:U0.PCin[13]
PCin[14] => PipelineRegisterNo1:U0.PCin[14]
PCin[15] => PipelineRegisterNo1:U0.PCin[15]
Command[0] => PipelineRegisterNo1:U0.command[0]
Command[1] => PipelineRegisterNo1:U0.command[1]
Command[2] => PipelineRegisterNo1:U0.command[2]
Command[3] => PipelineRegisterNo1:U0.command[3]
Command[4] => PipelineRegisterNo1:U0.command[4]
Command[5] => PipelineRegisterNo1:U0.command[5]
Command[6] => PipelineRegisterNo1:U0.command[6]
Command[7] => PipelineRegisterNo1:U0.command[7]
Command[8] => PipelineRegisterNo1:U0.command[8]
Command[9] => PipelineRegisterNo1:U0.command[9]
Command[10] => PipelineRegisterNo1:U0.command[10]
Command[11] => PipelineRegisterNo1:U0.command[11]
Command[12] => PipelineRegisterNo1:U0.command[12]
Command[13] => PipelineRegisterNo1:U0.command[13]
Command[14] => PipelineRegisterNo1:U0.command[14]
Command[15] => PipelineRegisterNo1:U0.command[15]
Clock => PipelineRegisterNo1:U0.clk
IF_Flush => PipelineRegisterNo1:U0.IF_Flush
IF_ID_Enable => PipelineRegisterNo1:U0.IF_ID_Enable
PCout[0] <= PipelineRegisterNo1:U0.PCout[0]
PCout[1] <= PipelineRegisterNo1:U0.PCout[1]
PCout[2] <= PipelineRegisterNo1:U0.PCout[2]
PCout[3] <= PipelineRegisterNo1:U0.PCout[3]
PCout[4] <= PipelineRegisterNo1:U0.PCout[4]
PCout[5] <= PipelineRegisterNo1:U0.PCout[5]
PCout[6] <= PipelineRegisterNo1:U0.PCout[6]
PCout[7] <= PipelineRegisterNo1:U0.PCout[7]
PCout[8] <= PipelineRegisterNo1:U0.PCout[8]
PCout[9] <= PipelineRegisterNo1:U0.PCout[9]
PCout[10] <= PipelineRegisterNo1:U0.PCout[10]
PCout[11] <= PipelineRegisterNo1:U0.PCout[11]
PCout[12] <= PipelineRegisterNo1:U0.PCout[12]
PCout[13] <= PipelineRegisterNo1:U0.PCout[13]
PCout[14] <= PipelineRegisterNo1:U0.PCout[14]
PCout[15] <= PipelineRegisterNo1:U0.PCout[15]
Commandout[0] <= PipelineRegisterNo1:U0.commandout[0]
Commandout[1] <= PipelineRegisterNo1:U0.commandout[1]
Commandout[2] <= PipelineRegisterNo1:U0.commandout[2]
Commandout[3] <= PipelineRegisterNo1:U0.commandout[3]
Commandout[4] <= PipelineRegisterNo1:U0.commandout[4]
Commandout[5] <= PipelineRegisterNo1:U0.commandout[5]
Commandout[6] <= PipelineRegisterNo1:U0.commandout[6]
Commandout[7] <= PipelineRegisterNo1:U0.commandout[7]
Commandout[8] <= PipelineRegisterNo1:U0.commandout[8]
Commandout[9] <= PipelineRegisterNo1:U0.commandout[9]
Commandout[10] <= PipelineRegisterNo1:U0.commandout[10]
Commandout[11] <= PipelineRegisterNo1:U0.commandout[11]
Commandout[12] <= PipelineRegisterNo1:U0.commandout[12]
Commandout[13] <= PipelineRegisterNo1:U0.commandout[13]
Commandout[14] <= PipelineRegisterNo1:U0.commandout[14]
Commandout[15] <= PipelineRegisterNo1:U0.commandout[15]


|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0
clk => PCupdate.IN0
clk => PCupdate.IN0
IF_Flush => PCupdate.IN1
IF_ID_Enable => PCupdate.IN1
PCin[0] => PCout[0].DATAB
PCin[1] => Add0.IN30
PCin[2] => Add0.IN29
PCin[3] => Add0.IN28
PCin[4] => Add0.IN27
PCin[5] => Add0.IN26
PCin[6] => Add0.IN25
PCin[7] => Add0.IN24
PCin[8] => Add0.IN23
PCin[9] => Add0.IN22
PCin[10] => Add0.IN21
PCin[11] => Add0.IN20
PCin[12] => Add0.IN19
PCin[13] => Add0.IN18
PCin[14] => Add0.IN17
PCin[15] => Add0.IN16
command[0] => commandout[0].DATAB
command[1] => commandout[1].DATAB
command[2] => commandout[2].DATAB
command[3] => commandout[3].DATAB
command[4] => commandout[4].DATAB
command[5] => commandout[5].DATAB
command[6] => commandout[6].DATAB
command[7] => commandout[7].DATAB
command[8] => commandout[8].DATAB
command[9] => commandout[9].DATAB
command[10] => commandout[10].DATAB
command[11] => commandout[11].DATAB
command[12] => commandout[12].DATAB
command[13] => commandout[13].DATAB
command[14] => commandout[14].DATAB
command[15] => commandout[15].DATAB
PCout[0] <= PCout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= PCout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= PCout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= PCout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= PCout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= PCout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= PCout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= PCout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= PCout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= PCout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= PCout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= PCout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= PCout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= PCout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= PCout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= PCout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[0] <= commandout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[1] <= commandout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[2] <= commandout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[3] <= commandout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[4] <= commandout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[5] <= commandout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[6] <= commandout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[7] <= commandout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[8] <= commandout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[9] <= commandout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[10] <= commandout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[11] <= commandout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[12] <= commandout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[13] <= commandout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[14] <= commandout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
commandout[15] <= commandout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|signExtender:SignExtend
immediate[0] => SignExtenderNo1:U0.x1[0]
immediate[1] => SignExtenderNo1:U0.x1[1]
immediate[2] => SignExtenderNo1:U0.x1[2]
immediate[3] => SignExtenderNo1:U0.x1[3]
immediate[4] => SignExtenderNo1:U0.x1[4]
immediate[5] => SignExtenderNo1:U0.x1[5]
extended[0] <= SignExtenderNo1:U0.out2[0]
extended[1] <= SignExtenderNo1:U0.out2[1]
extended[2] <= SignExtenderNo1:U0.out2[2]
extended[3] <= SignExtenderNo1:U0.out2[3]
extended[4] <= SignExtenderNo1:U0.out2[4]
extended[5] <= SignExtenderNo1:U0.out2[5]
extended[6] <= SignExtenderNo1:U0.out2[6]
extended[7] <= SignExtenderNo1:U0.out2[7]
extended[8] <= SignExtenderNo1:U0.out2[8]
extended[9] <= SignExtenderNo1:U0.out2[9]
extended[10] <= SignExtenderNo1:U0.out2[10]
extended[11] <= SignExtenderNo1:U0.out2[11]
extended[12] <= SignExtenderNo1:U0.out2[12]
extended[13] <= SignExtenderNo1:U0.out2[13]
extended[14] <= SignExtenderNo1:U0.out2[14]
extended[15] <= SignExtenderNo1:U0.out2[15]


|MyCircuit|signExtender:SignExtend|SignExtenderNo1:U0
x1[0] => out2[0].DATAIN
x1[1] => out2[1].DATAIN
x1[2] => out2[2].DATAIN
x1[3] => out2[3].DATAIN
x1[4] => out2[4].DATAIN
x1[5] => out2[5].DATAIN
x1[5] => out2[15].DATAIN
x1[5] => out2[14].DATAIN
x1[5] => out2[13].DATAIN
x1[5] => out2[12].DATAIN
x1[5] => out2[11].DATAIN
x1[5] => out2[10].DATAIN
x1[5] => out2[9].DATAIN
x1[5] => out2[8].DATAIN
x1[5] => out2[7].DATAIN
x1[5] => out2[6].DATAIN
out2[0] <= x1[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= x1[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= x1[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= x1[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= x1[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|JRSelector:JR
jumpAD[0] => MPlexerNo11:U0.jumpAddress[0]
jumpAD[1] => MPlexerNo11:U0.jumpAddress[1]
jumpAD[2] => MPlexerNo11:U0.jumpAddress[2]
jumpAD[3] => MPlexerNo11:U0.jumpAddress[3]
jumpAD[4] => MPlexerNo11:U0.jumpAddress[4]
jumpAD[5] => MPlexerNo11:U0.jumpAddress[5]
jumpAD[6] => MPlexerNo11:U0.jumpAddress[6]
jumpAD[7] => MPlexerNo11:U0.jumpAddress[7]
jumpAD[8] => MPlexerNo11:U0.jumpAddress[8]
jumpAD[9] => MPlexerNo11:U0.jumpAddress[9]
jumpAD[10] => MPlexerNo11:U0.jumpAddress[10]
jumpAD[11] => MPlexerNo11:U0.jumpAddress[11]
jumpAD[12] => MPlexerNo11:U0.jumpAddress[12]
jumpAD[13] => MPlexerNo11:U0.jumpAddress[13]
jumpAD[14] => MPlexerNo11:U0.jumpAddress[14]
jumpAD[15] => MPlexerNo11:U0.jumpAddress[15]
branchAd[0] => MPlexerNo11:U0.branchAddress[0]
branchAd[1] => MPlexerNo11:U0.branchAddress[1]
branchAd[2] => MPlexerNo11:U0.branchAddress[2]
branchAd[3] => MPlexerNo11:U0.branchAddress[3]
branchAd[4] => MPlexerNo11:U0.branchAddress[4]
branchAd[5] => MPlexerNo11:U0.branchAddress[5]
branchAd[6] => MPlexerNo11:U0.branchAddress[6]
branchAd[7] => MPlexerNo11:U0.branchAddress[7]
branchAd[8] => MPlexerNo11:U0.branchAddress[8]
branchAd[9] => MPlexerNo11:U0.branchAddress[9]
branchAd[10] => MPlexerNo11:U0.branchAddress[10]
branchAd[11] => MPlexerNo11:U0.branchAddress[11]
branchAd[12] => MPlexerNo11:U0.branchAddress[12]
branchAd[13] => MPlexerNo11:U0.branchAddress[13]
branchAd[14] => MPlexerNo11:U0.branchAddress[14]
branchAd[15] => MPlexerNo11:U0.branchAddress[15]
PCP2AD[0] => MPlexerNo11:U0.PCP2AD[0]
PCP2AD[1] => MPlexerNo11:U0.PCP2AD[1]
PCP2AD[2] => MPlexerNo11:U0.PCP2AD[2]
PCP2AD[3] => MPlexerNo11:U0.PCP2AD[3]
PCP2AD[4] => MPlexerNo11:U0.PCP2AD[4]
PCP2AD[5] => MPlexerNo11:U0.PCP2AD[5]
PCP2AD[6] => MPlexerNo11:U0.PCP2AD[6]
PCP2AD[7] => MPlexerNo11:U0.PCP2AD[7]
PCP2AD[8] => MPlexerNo11:U0.PCP2AD[8]
PCP2AD[9] => MPlexerNo11:U0.PCP2AD[9]
PCP2AD[10] => MPlexerNo11:U0.PCP2AD[10]
PCP2AD[11] => MPlexerNo11:U0.PCP2AD[11]
PCP2AD[12] => MPlexerNo11:U0.PCP2AD[12]
PCP2AD[13] => MPlexerNo11:U0.PCP2AD[13]
PCP2AD[14] => MPlexerNo11:U0.PCP2AD[14]
PCP2AD[15] => MPlexerNo11:U0.PCP2AD[15]
JROpCode[0] => MPlexerNo11:U0.s[0]
JROpCode[1] => MPlexerNo11:U0.s[1]
Result[0] <= MPlexerNo11:U0.outm[0]
Result[1] <= MPlexerNo11:U0.outm[1]
Result[2] <= MPlexerNo11:U0.outm[2]
Result[3] <= MPlexerNo11:U0.outm[3]
Result[4] <= MPlexerNo11:U0.outm[4]
Result[5] <= MPlexerNo11:U0.outm[5]
Result[6] <= MPlexerNo11:U0.outm[6]
Result[7] <= MPlexerNo11:U0.outm[7]
Result[8] <= MPlexerNo11:U0.outm[8]
Result[9] <= MPlexerNo11:U0.outm[9]
Result[10] <= MPlexerNo11:U0.outm[10]
Result[11] <= MPlexerNo11:U0.outm[11]
Result[12] <= MPlexerNo11:U0.outm[12]
Result[13] <= MPlexerNo11:U0.outm[13]
Result[14] <= MPlexerNo11:U0.outm[14]
Result[15] <= MPlexerNo11:U0.outm[15]


|MyCircuit|JRSelector:JR|MPlexerNo11:U0
jumpAddress[0] => Mux15.IN1
jumpAddress[1] => Mux14.IN1
jumpAddress[2] => Mux13.IN1
jumpAddress[3] => Mux12.IN1
jumpAddress[4] => Mux11.IN1
jumpAddress[5] => Mux10.IN1
jumpAddress[6] => Mux9.IN1
jumpAddress[7] => Mux8.IN1
jumpAddress[8] => Mux7.IN1
jumpAddress[9] => Mux6.IN1
jumpAddress[10] => Mux5.IN1
jumpAddress[11] => Mux4.IN1
jumpAddress[12] => Mux3.IN1
jumpAddress[13] => Mux2.IN1
jumpAddress[14] => Mux1.IN1
jumpAddress[15] => Mux0.IN1
branchAddress[0] => Mux15.IN2
branchAddress[1] => Mux14.IN2
branchAddress[2] => Mux13.IN2
branchAddress[3] => Mux12.IN2
branchAddress[4] => Mux11.IN2
branchAddress[5] => Mux10.IN2
branchAddress[6] => Mux9.IN2
branchAddress[7] => Mux8.IN2
branchAddress[8] => Mux7.IN2
branchAddress[9] => Mux6.IN2
branchAddress[10] => Mux5.IN2
branchAddress[11] => Mux4.IN2
branchAddress[12] => Mux3.IN2
branchAddress[13] => Mux2.IN2
branchAddress[14] => Mux1.IN2
branchAddress[15] => Mux0.IN2
PCP2AD[0] => Mux15.IN3
PCP2AD[1] => Mux14.IN3
PCP2AD[2] => Mux13.IN3
PCP2AD[3] => Mux12.IN3
PCP2AD[4] => Mux11.IN3
PCP2AD[5] => Mux10.IN3
PCP2AD[6] => Mux9.IN3
PCP2AD[7] => Mux8.IN3
PCP2AD[8] => Mux7.IN3
PCP2AD[9] => Mux6.IN3
PCP2AD[10] => Mux5.IN3
PCP2AD[11] => Mux4.IN3
PCP2AD[12] => Mux3.IN3
PCP2AD[13] => Mux2.IN3
PCP2AD[14] => Mux1.IN3
PCP2AD[15] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
outm[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outm[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outm[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outm[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outm[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outm[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outm[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outm[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outm[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outm[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outm[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outm[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outm[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outm[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outm[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outm[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|hazardUnit:Hazard
isJR => HazzardDetector:U0.inJType
isJump => HazzardDetector:U0.inJReg
wasJump => HazzardDetector:U0.inPrevJType
shouldBranch => HazzardDetector:U0.inNextBranch
IF_ID_Flush <= HazzardDetector:U0.IF_ID_Flush
wasJumpOut <= HazzardDetector:U0.outPrevJType
JROpCode[0] <= HazzardDetector:U0.reg_outJReg_address[0]
JROpCode[1] <= HazzardDetector:U0.reg_outJReg_address[1]


|MyCircuit|hazardUnit:Hazard|HazzardDetector:U0
inJType => IF_ID_Flush.OUTPUTSELECT
inJType => reg_outJReg_address.OUTPUTSELECT
inJType => reg_outJReg_address[0].DATAIN
inJType => outPrevJType.DATAIN
inJReg => process_0.IN0
inNextBranch => IF_ID_Flush.OUTPUTSELECT
inNextBranch => reg_outJReg_address.DATAA
inPrevJType => process_0.IN1
IF_ID_Flush <= IF_ID_Flush.DB_MAX_OUTPUT_PORT_TYPE
outPrevJType <= inJType.DB_MAX_OUTPUT_PORT_TYPE
reg_outJReg_address[0] <= inJType.DB_MAX_OUTPUT_PORT_TYPE
reg_outJReg_address[1] <= reg_outJReg_address.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|trapUnit:Trap
OpCode[0] => DummiesTrapper:U0.OpCode[0]
OpCode[1] => DummiesTrapper:U0.OpCode[1]
OpCode[2] => DummiesTrapper:U0.OpCode[2]
OpCode[3] => DummiesTrapper:U0.OpCode[3]
endOfRunning <= DummiesTrapper:U0.endOfRunning


|MyCircuit|trapUnit:Trap|DummiesTrapper:U0
OpCode[0] => Equal0.IN0
OpCode[1] => Equal0.IN3
OpCode[2] => Equal0.IN2
OpCode[3] => Equal0.IN1
endOfRunning <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|control:Controler
OpCode[0] => ControlCircuit:U0.OpCode[0]
OpCode[1] => ControlCircuit:U0.OpCode[1]
OpCode[2] => ControlCircuit:U0.OpCode[2]
OpCode[3] => ControlCircuit:U0.OpCode[3]
Funct[0] => ControlCircuit:U0.Funct[0]
Funct[1] => ControlCircuit:U0.Funct[1]
Funct[2] => ControlCircuit:U0.Funct[2]
IF_ID_Flush => ControlCircuit:U0.IF_ID_Flush
isMPFC <= ControlCircuit:U0.outMPFC
isJType <= ControlCircuit:U0.outJType
isReadDig <= ControlCircuit:U0.outReadDig
isWriteDig <= ControlCircuit:U0.outWriteDig
idRType <= ControlCircuit:U0.outRType
isLdWord <= ControlCircuit:U0.outLdWord
isStWord <= ControlCircuit:U0.outStWord
isBranch <= ControlCircuit:U0.outBranch
isJReg <= ControlCircuit:U0.outJReg


|MyCircuit|control:Controler|ControlCircuit:U0
OpCode[0] => Equal0.IN3
OpCode[0] => Equal2.IN3
OpCode[0] => Equal3.IN2
OpCode[0] => Equal4.IN2
OpCode[0] => Equal5.IN1
OpCode[0] => Equal6.IN3
OpCode[0] => Equal7.IN3
OpCode[0] => Equal8.IN3
OpCode[1] => Equal0.IN2
OpCode[1] => Equal2.IN2
OpCode[1] => Equal3.IN3
OpCode[1] => Equal4.IN1
OpCode[1] => Equal5.IN3
OpCode[1] => Equal6.IN2
OpCode[1] => Equal7.IN0
OpCode[1] => Equal8.IN2
OpCode[2] => Equal0.IN1
OpCode[2] => Equal2.IN1
OpCode[2] => Equal3.IN1
OpCode[2] => Equal4.IN3
OpCode[2] => Equal5.IN2
OpCode[2] => Equal6.IN1
OpCode[2] => Equal7.IN2
OpCode[2] => Equal8.IN1
OpCode[3] => Equal0.IN0
OpCode[3] => Equal2.IN0
OpCode[3] => Equal3.IN0
OpCode[3] => Equal4.IN0
OpCode[3] => Equal5.IN0
OpCode[3] => Equal6.IN0
OpCode[3] => Equal7.IN1
OpCode[3] => Equal8.IN0
Funct[0] => Equal1.IN2
Funct[1] => Equal1.IN1
Funct[2] => Equal1.IN0
IF_ID_Flush => outJType.IN1
IF_ID_Flush => outJType.OUTPUTSELECT
IF_ID_Flush => outJReg.OUTPUTSELECT
IF_ID_Flush => outWriteDig.OUTPUTSELECT
IF_ID_Flush => outReadDig.OUTPUTSELECT
IF_ID_Flush => outBranch.OUTPUTSELECT
IF_ID_Flush => outStWord.OUTPUTSELECT
IF_ID_Flush => outLdWord.OUTPUTSELECT
IF_ID_Flush => outRType.OUTPUTSELECT
IF_ID_Flush => outMPFC$latch.ACLR
outMPFC <= outMPFC$latch.DB_MAX_OUTPUT_PORT_TYPE
outJType <= outJType$latch.DB_MAX_OUTPUT_PORT_TYPE
outReadDig <= outReadDig$latch.DB_MAX_OUTPUT_PORT_TYPE
outWriteDig <= outWriteDig$latch.DB_MAX_OUTPUT_PORT_TYPE
outRType <= outRType$latch.DB_MAX_OUTPUT_PORT_TYPE
outLdWord <= outLdWord$latch.DB_MAX_OUTPUT_PORT_TYPE
outStWord <= outStWord$latch.DB_MAX_OUTPUT_PORT_TYPE
outBranch <= outBranch$latch.DB_MAX_OUTPUT_PORT_TYPE
outJReg <= outJReg$latch.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile
Clock => reg0:U1.Enable
Clock => reg:U2.Enable
Clock => reg:U3.Enable
Clock => reg:U4.Enable
Clock => reg:U5.Enable
Clock => reg:U6.Enable
Clock => reg:U7.Enable
Clock => reg:U8.Enable
Write1[0] => reg0:U1.Input[0]
Write1[0] => reg:U2.Input[0]
Write1[0] => reg:U3.Input[0]
Write1[0] => reg:U4.Input[0]
Write1[0] => reg:U5.Input[0]
Write1[0] => reg:U6.Input[0]
Write1[0] => reg:U7.Input[0]
Write1[0] => reg:U8.Input[0]
Write1[1] => reg0:U1.Input[1]
Write1[1] => reg:U2.Input[1]
Write1[1] => reg:U3.Input[1]
Write1[1] => reg:U4.Input[1]
Write1[1] => reg:U5.Input[1]
Write1[1] => reg:U6.Input[1]
Write1[1] => reg:U7.Input[1]
Write1[1] => reg:U8.Input[1]
Write1[2] => reg0:U1.Input[2]
Write1[2] => reg:U2.Input[2]
Write1[2] => reg:U3.Input[2]
Write1[2] => reg:U4.Input[2]
Write1[2] => reg:U5.Input[2]
Write1[2] => reg:U6.Input[2]
Write1[2] => reg:U7.Input[2]
Write1[2] => reg:U8.Input[2]
Write1[3] => reg0:U1.Input[3]
Write1[3] => reg:U2.Input[3]
Write1[3] => reg:U3.Input[3]
Write1[3] => reg:U4.Input[3]
Write1[3] => reg:U5.Input[3]
Write1[3] => reg:U6.Input[3]
Write1[3] => reg:U7.Input[3]
Write1[3] => reg:U8.Input[3]
Write1[4] => reg0:U1.Input[4]
Write1[4] => reg:U2.Input[4]
Write1[4] => reg:U3.Input[4]
Write1[4] => reg:U4.Input[4]
Write1[4] => reg:U5.Input[4]
Write1[4] => reg:U6.Input[4]
Write1[4] => reg:U7.Input[4]
Write1[4] => reg:U8.Input[4]
Write1[5] => reg0:U1.Input[5]
Write1[5] => reg:U2.Input[5]
Write1[5] => reg:U3.Input[5]
Write1[5] => reg:U4.Input[5]
Write1[5] => reg:U5.Input[5]
Write1[5] => reg:U6.Input[5]
Write1[5] => reg:U7.Input[5]
Write1[5] => reg:U8.Input[5]
Write1[6] => reg0:U1.Input[6]
Write1[6] => reg:U2.Input[6]
Write1[6] => reg:U3.Input[6]
Write1[6] => reg:U4.Input[6]
Write1[6] => reg:U5.Input[6]
Write1[6] => reg:U6.Input[6]
Write1[6] => reg:U7.Input[6]
Write1[6] => reg:U8.Input[6]
Write1[7] => reg0:U1.Input[7]
Write1[7] => reg:U2.Input[7]
Write1[7] => reg:U3.Input[7]
Write1[7] => reg:U4.Input[7]
Write1[7] => reg:U5.Input[7]
Write1[7] => reg:U6.Input[7]
Write1[7] => reg:U7.Input[7]
Write1[7] => reg:U8.Input[7]
Write1[8] => reg0:U1.Input[8]
Write1[8] => reg:U2.Input[8]
Write1[8] => reg:U3.Input[8]
Write1[8] => reg:U4.Input[8]
Write1[8] => reg:U5.Input[8]
Write1[8] => reg:U6.Input[8]
Write1[8] => reg:U7.Input[8]
Write1[8] => reg:U8.Input[8]
Write1[9] => reg0:U1.Input[9]
Write1[9] => reg:U2.Input[9]
Write1[9] => reg:U3.Input[9]
Write1[9] => reg:U4.Input[9]
Write1[9] => reg:U5.Input[9]
Write1[9] => reg:U6.Input[9]
Write1[9] => reg:U7.Input[9]
Write1[9] => reg:U8.Input[9]
Write1[10] => reg0:U1.Input[10]
Write1[10] => reg:U2.Input[10]
Write1[10] => reg:U3.Input[10]
Write1[10] => reg:U4.Input[10]
Write1[10] => reg:U5.Input[10]
Write1[10] => reg:U6.Input[10]
Write1[10] => reg:U7.Input[10]
Write1[10] => reg:U8.Input[10]
Write1[11] => reg0:U1.Input[11]
Write1[11] => reg:U2.Input[11]
Write1[11] => reg:U3.Input[11]
Write1[11] => reg:U4.Input[11]
Write1[11] => reg:U5.Input[11]
Write1[11] => reg:U6.Input[11]
Write1[11] => reg:U7.Input[11]
Write1[11] => reg:U8.Input[11]
Write1[12] => reg0:U1.Input[12]
Write1[12] => reg:U2.Input[12]
Write1[12] => reg:U3.Input[12]
Write1[12] => reg:U4.Input[12]
Write1[12] => reg:U5.Input[12]
Write1[12] => reg:U6.Input[12]
Write1[12] => reg:U7.Input[12]
Write1[12] => reg:U8.Input[12]
Write1[13] => reg0:U1.Input[13]
Write1[13] => reg:U2.Input[13]
Write1[13] => reg:U3.Input[13]
Write1[13] => reg:U4.Input[13]
Write1[13] => reg:U5.Input[13]
Write1[13] => reg:U6.Input[13]
Write1[13] => reg:U7.Input[13]
Write1[13] => reg:U8.Input[13]
Write1[14] => reg0:U1.Input[14]
Write1[14] => reg:U2.Input[14]
Write1[14] => reg:U3.Input[14]
Write1[14] => reg:U4.Input[14]
Write1[14] => reg:U5.Input[14]
Write1[14] => reg:U6.Input[14]
Write1[14] => reg:U7.Input[14]
Write1[14] => reg:U8.Input[14]
Write1[15] => reg0:U1.Input[15]
Write1[15] => reg:U2.Input[15]
Write1[15] => reg:U3.Input[15]
Write1[15] => reg:U4.Input[15]
Write1[15] => reg:U5.Input[15]
Write1[15] => reg:U6.Input[15]
Write1[15] => reg:U7.Input[15]
Write1[15] => reg:U8.Input[15]
Write1AD[0] => decode3to8:U0.Input[0]
Write1AD[1] => decode3to8:U0.Input[1]
Write1AD[2] => decode3to8:U0.Input[2]
Read1AD[0] => mux8:U9.Choice[0]
Read1AD[1] => mux8:U9.Choice[1]
Read1AD[2] => mux8:U9.Choice[2]
Read2AD[0] => mux8:U10.Choice[0]
Read2AD[1] => mux8:U10.Choice[1]
Read2AD[2] => mux8:U10.Choice[2]
Read1[0] <= mux8:U9.Output[0]
Read1[1] <= mux8:U9.Output[1]
Read1[2] <= mux8:U9.Output[2]
Read1[3] <= mux8:U9.Output[3]
Read1[4] <= mux8:U9.Output[4]
Read1[5] <= mux8:U9.Output[5]
Read1[6] <= mux8:U9.Output[6]
Read1[7] <= mux8:U9.Output[7]
Read1[8] <= mux8:U9.Output[8]
Read1[9] <= mux8:U9.Output[9]
Read1[10] <= mux8:U9.Output[10]
Read1[11] <= mux8:U9.Output[11]
Read1[12] <= mux8:U9.Output[12]
Read1[13] <= mux8:U9.Output[13]
Read1[14] <= mux8:U9.Output[14]
Read1[15] <= mux8:U9.Output[15]
Read2[0] <= mux8:U10.Output[0]
Read2[1] <= mux8:U10.Output[1]
Read2[2] <= mux8:U10.Output[2]
Read2[3] <= mux8:U10.Output[3]
Read2[4] <= mux8:U10.Output[4]
Read2[5] <= mux8:U10.Output[5]
Read2[6] <= mux8:U10.Output[6]
Read2[7] <= mux8:U10.Output[7]
Read2[8] <= mux8:U10.Output[8]
Read2[9] <= mux8:U10.Output[9]
Read2[10] <= mux8:U10.Output[10]
Read2[11] <= mux8:U10.Output[11]
Read2[12] <= mux8:U10.Output[12]
Read2[13] <= mux8:U10.Output[13]
Read2[14] <= mux8:U10.Output[14]
Read2[15] <= mux8:U10.Output[15]
Output[0] <= reg0:U1.Output[0]
Output[1] <= reg0:U1.Output[1]
Output[2] <= reg0:U1.Output[2]
Output[3] <= reg0:U1.Output[3]
Output[4] <= reg0:U1.Output[4]
Output[5] <= reg0:U1.Output[5]
Output[6] <= reg0:U1.Output[6]
Output[7] <= reg0:U1.Output[7]
Output[8] <= reg0:U1.Output[8]
Output[9] <= reg0:U1.Output[9]
Output[10] <= reg0:U1.Output[10]
Output[11] <= reg0:U1.Output[11]
Output[12] <= reg0:U1.Output[12]
Output[13] <= reg0:U1.Output[13]
Output[14] <= reg0:U1.Output[14]
Output[15] <= reg0:U1.Output[15]
Output[16] <= reg:U2.Output[0]
Output[17] <= reg:U2.Output[1]
Output[18] <= reg:U2.Output[2]
Output[19] <= reg:U2.Output[3]
Output[20] <= reg:U2.Output[4]
Output[21] <= reg:U2.Output[5]
Output[22] <= reg:U2.Output[6]
Output[23] <= reg:U2.Output[7]
Output[24] <= reg:U2.Output[8]
Output[25] <= reg:U2.Output[9]
Output[26] <= reg:U2.Output[10]
Output[27] <= reg:U2.Output[11]
Output[28] <= reg:U2.Output[12]
Output[29] <= reg:U2.Output[13]
Output[30] <= reg:U2.Output[14]
Output[31] <= reg:U2.Output[15]
Output[32] <= reg:U3.Output[0]
Output[33] <= reg:U3.Output[1]
Output[34] <= reg:U3.Output[2]
Output[35] <= reg:U3.Output[3]
Output[36] <= reg:U3.Output[4]
Output[37] <= reg:U3.Output[5]
Output[38] <= reg:U3.Output[6]
Output[39] <= reg:U3.Output[7]
Output[40] <= reg:U3.Output[8]
Output[41] <= reg:U3.Output[9]
Output[42] <= reg:U3.Output[10]
Output[43] <= reg:U3.Output[11]
Output[44] <= reg:U3.Output[12]
Output[45] <= reg:U3.Output[13]
Output[46] <= reg:U3.Output[14]
Output[47] <= reg:U3.Output[15]
Output[48] <= reg:U4.Output[0]
Output[49] <= reg:U4.Output[1]
Output[50] <= reg:U4.Output[2]
Output[51] <= reg:U4.Output[3]
Output[52] <= reg:U4.Output[4]
Output[53] <= reg:U4.Output[5]
Output[54] <= reg:U4.Output[6]
Output[55] <= reg:U4.Output[7]
Output[56] <= reg:U4.Output[8]
Output[57] <= reg:U4.Output[9]
Output[58] <= reg:U4.Output[10]
Output[59] <= reg:U4.Output[11]
Output[60] <= reg:U4.Output[12]
Output[61] <= reg:U4.Output[13]
Output[62] <= reg:U4.Output[14]
Output[63] <= reg:U4.Output[15]
Output[64] <= reg:U5.Output[0]
Output[65] <= reg:U5.Output[1]
Output[66] <= reg:U5.Output[2]
Output[67] <= reg:U5.Output[3]
Output[68] <= reg:U5.Output[4]
Output[69] <= reg:U5.Output[5]
Output[70] <= reg:U5.Output[6]
Output[71] <= reg:U5.Output[7]
Output[72] <= reg:U5.Output[8]
Output[73] <= reg:U5.Output[9]
Output[74] <= reg:U5.Output[10]
Output[75] <= reg:U5.Output[11]
Output[76] <= reg:U5.Output[12]
Output[77] <= reg:U5.Output[13]
Output[78] <= reg:U5.Output[14]
Output[79] <= reg:U5.Output[15]
Output[80] <= reg:U6.Output[0]
Output[81] <= reg:U6.Output[1]
Output[82] <= reg:U6.Output[2]
Output[83] <= reg:U6.Output[3]
Output[84] <= reg:U6.Output[4]
Output[85] <= reg:U6.Output[5]
Output[86] <= reg:U6.Output[6]
Output[87] <= reg:U6.Output[7]
Output[88] <= reg:U6.Output[8]
Output[89] <= reg:U6.Output[9]
Output[90] <= reg:U6.Output[10]
Output[91] <= reg:U6.Output[11]
Output[92] <= reg:U6.Output[12]
Output[93] <= reg:U6.Output[13]
Output[94] <= reg:U6.Output[14]
Output[95] <= reg:U6.Output[15]
Output[96] <= reg:U7.Output[0]
Output[97] <= reg:U7.Output[1]
Output[98] <= reg:U7.Output[2]
Output[99] <= reg:U7.Output[3]
Output[100] <= reg:U7.Output[4]
Output[101] <= reg:U7.Output[5]
Output[102] <= reg:U7.Output[6]
Output[103] <= reg:U7.Output[7]
Output[104] <= reg:U7.Output[8]
Output[105] <= reg:U7.Output[9]
Output[106] <= reg:U7.Output[10]
Output[107] <= reg:U7.Output[11]
Output[108] <= reg:U7.Output[12]
Output[109] <= reg:U7.Output[13]
Output[110] <= reg:U7.Output[14]
Output[111] <= reg:U7.Output[15]
Output[112] <= reg:U8.Output[0]
Output[113] <= reg:U8.Output[1]
Output[114] <= reg:U8.Output[2]
Output[115] <= reg:U8.Output[3]
Output[116] <= reg:U8.Output[4]
Output[117] <= reg:U8.Output[5]
Output[118] <= reg:U8.Output[6]
Output[119] <= reg:U8.Output[7]
Output[120] <= reg:U8.Output[8]
Output[121] <= reg:U8.Output[9]
Output[122] <= reg:U8.Output[10]
Output[123] <= reg:U8.Output[11]
Output[124] <= reg:U8.Output[12]
Output[125] <= reg:U8.Output[13]
Output[126] <= reg:U8.Output[14]
Output[127] <= reg:U8.Output[15]


|MyCircuit|regFile:RegisterFile|decode3to8:U0
Input[0] => DCoder3To8:U0.s[0]
Input[1] => DCoder3To8:U0.s[1]
Input[2] => DCoder3To8:U0.s[2]
Output[0] <= DCoder3To8:U0.outm[0]
Output[1] <= DCoder3To8:U0.outm[1]
Output[2] <= DCoder3To8:U0.outm[2]
Output[3] <= DCoder3To8:U0.outm[3]
Output[4] <= DCoder3To8:U0.outm[4]
Output[5] <= DCoder3To8:U0.outm[5]
Output[6] <= DCoder3To8:U0.outm[6]
Output[7] <= DCoder3To8:U0.outm[7]


|MyCircuit|regFile:RegisterFile|decode3to8:U0|DCoder3To8:U0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8
outm[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outm[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outm[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outm[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outm[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outm[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outm[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outm[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg0:U1
Input[0] => ~NO_FANOUT~
Input[1] => ~NO_FANOUT~
Input[2] => ~NO_FANOUT~
Input[3] => ~NO_FANOUT~
Input[4] => ~NO_FANOUT~
Input[5] => ~NO_FANOUT~
Input[6] => ~NO_FANOUT~
Input[7] => ~NO_FANOUT~
Input[8] => ~NO_FANOUT~
Input[9] => ~NO_FANOUT~
Input[10] => ~NO_FANOUT~
Input[11] => ~NO_FANOUT~
Input[12] => ~NO_FANOUT~
Input[13] => ~NO_FANOUT~
Input[14] => ~NO_FANOUT~
Input[15] => ~NO_FANOUT~
Enable => ~NO_FANOUT~
Clock => ~NO_FANOUT~
Output[0] <= ReseterNo1:U0.out2[0]
Output[1] <= ReseterNo1:U0.out2[1]
Output[2] <= ReseterNo1:U0.out2[2]
Output[3] <= ReseterNo1:U0.out2[3]
Output[4] <= ReseterNo1:U0.out2[4]
Output[5] <= ReseterNo1:U0.out2[5]
Output[6] <= ReseterNo1:U0.out2[6]
Output[7] <= ReseterNo1:U0.out2[7]
Output[8] <= ReseterNo1:U0.out2[8]
Output[9] <= ReseterNo1:U0.out2[9]
Output[10] <= ReseterNo1:U0.out2[10]
Output[11] <= ReseterNo1:U0.out2[11]
Output[12] <= ReseterNo1:U0.out2[12]
Output[13] <= ReseterNo1:U0.out2[13]
Output[14] <= ReseterNo1:U0.out2[14]
Output[15] <= ReseterNo1:U0.out2[15]


|MyCircuit|regFile:RegisterFile|reg0:U1|ReseterNo1:U0
out2[0] <= <GND>
out2[1] <= <GND>
out2[2] <= <GND>
out2[3] <= <GND>
out2[4] <= <GND>
out2[5] <= <GND>
out2[6] <= <GND>
out2[7] <= <GND>
out2[8] <= <GND>
out2[9] <= <GND>
out2[10] <= <GND>
out2[11] <= <GND>
out2[12] <= <GND>
out2[13] <= <GND>
out2[14] <= <GND>
out2[15] <= <GND>


|MyCircuit|regFile:RegisterFile|reg:U2
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U2|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U3|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U4|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U5|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U6|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U7|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8
Input[0] => DFF1:U0.input
Input[1] => DFF1:U1.input
Input[2] => DFF1:U2.input
Input[3] => DFF1:U3.input
Input[4] => DFF1:U4.input
Input[5] => DFF1:U5.input
Input[6] => DFF1:U6.input
Input[7] => DFF1:U7.input
Input[8] => DFF1:U8.input
Input[9] => DFF1:U9.input
Input[10] => DFF1:U10.input
Input[11] => DFF1:U11.input
Input[12] => DFF1:U12.input
Input[13] => DFF1:U13.input
Input[14] => DFF1:U14.input
Input[15] => DFF1:U15.input
Enable => DFF1:U0.Enable
Enable => DFF1:U1.Enable
Enable => DFF1:U2.Enable
Enable => DFF1:U3.Enable
Enable => DFF1:U4.Enable
Enable => DFF1:U5.Enable
Enable => DFF1:U6.Enable
Enable => DFF1:U7.Enable
Enable => DFF1:U8.Enable
Enable => DFF1:U9.Enable
Enable => DFF1:U10.Enable
Enable => DFF1:U11.Enable
Enable => DFF1:U12.Enable
Enable => DFF1:U13.Enable
Enable => DFF1:U14.Enable
Enable => DFF1:U15.Enable
Clock => DFF1:U0.Clock
Clock => DFF1:U1.Clock
Clock => DFF1:U2.Clock
Clock => DFF1:U3.Clock
Clock => DFF1:U4.Clock
Clock => DFF1:U5.Clock
Clock => DFF1:U6.Clock
Clock => DFF1:U7.Clock
Clock => DFF1:U8.Clock
Clock => DFF1:U9.Clock
Clock => DFF1:U10.Clock
Clock => DFF1:U11.Clock
Clock => DFF1:U12.Clock
Clock => DFF1:U13.Clock
Clock => DFF1:U14.Clock
Clock => DFF1:U15.Clock
Output[0] <= DFF1:U0.output
Output[1] <= DFF1:U1.output
Output[2] <= DFF1:U2.output
Output[3] <= DFF1:U3.output
Output[4] <= DFF1:U4.output
Output[5] <= DFF1:U5.output
Output[6] <= DFF1:U6.output
Output[7] <= DFF1:U7.output
Output[8] <= DFF1:U8.output
Output[9] <= DFF1:U9.output
Output[10] <= DFF1:U10.output
Output[11] <= DFF1:U11.output
Output[12] <= DFF1:U12.output
Output[13] <= DFF1:U13.output
Output[14] <= DFF1:U14.output
Output[15] <= DFF1:U15.output


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U0|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U1|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U2|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U3|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U4|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U5|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U6|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U7|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U8|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U9|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U10|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U11|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U12|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U13|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U14|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15
input => MYNAND2:U5.x1
Clock => MYAND2:U8.x1
Enable => MYAND2:U8.x2
output <= MYAND2:U9.compOut


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYNAND2:U0
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYNAND2:U1
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYAND2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYNOT1:U4
x1 => compOut.DATAIN
compOut <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYNAND2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYNAND2:U6
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYNAND2:U7
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYAND2:U8
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|reg:U8|DFF1:U15|MYAND2:U9
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|mux8:U9
Input1[0] => MPlexer8To1:U0.x1[0]
Input1[1] => MPlexer8To1:U0.x1[1]
Input1[2] => MPlexer8To1:U0.x1[2]
Input1[3] => MPlexer8To1:U0.x1[3]
Input1[4] => MPlexer8To1:U0.x1[4]
Input1[5] => MPlexer8To1:U0.x1[5]
Input1[6] => MPlexer8To1:U0.x1[6]
Input1[7] => MPlexer8To1:U0.x1[7]
Input1[8] => MPlexer8To1:U0.x1[8]
Input1[9] => MPlexer8To1:U0.x1[9]
Input1[10] => MPlexer8To1:U0.x1[10]
Input1[11] => MPlexer8To1:U0.x1[11]
Input1[12] => MPlexer8To1:U0.x1[12]
Input1[13] => MPlexer8To1:U0.x1[13]
Input1[14] => MPlexer8To1:U0.x1[14]
Input1[15] => MPlexer8To1:U0.x1[15]
Input2[0] => MPlexer8To1:U0.x2[0]
Input2[1] => MPlexer8To1:U0.x2[1]
Input2[2] => MPlexer8To1:U0.x2[2]
Input2[3] => MPlexer8To1:U0.x2[3]
Input2[4] => MPlexer8To1:U0.x2[4]
Input2[5] => MPlexer8To1:U0.x2[5]
Input2[6] => MPlexer8To1:U0.x2[6]
Input2[7] => MPlexer8To1:U0.x2[7]
Input2[8] => MPlexer8To1:U0.x2[8]
Input2[9] => MPlexer8To1:U0.x2[9]
Input2[10] => MPlexer8To1:U0.x2[10]
Input2[11] => MPlexer8To1:U0.x2[11]
Input2[12] => MPlexer8To1:U0.x2[12]
Input2[13] => MPlexer8To1:U0.x2[13]
Input2[14] => MPlexer8To1:U0.x2[14]
Input2[15] => MPlexer8To1:U0.x2[15]
Input3[0] => MPlexer8To1:U0.x3[0]
Input3[1] => MPlexer8To1:U0.x3[1]
Input3[2] => MPlexer8To1:U0.x3[2]
Input3[3] => MPlexer8To1:U0.x3[3]
Input3[4] => MPlexer8To1:U0.x3[4]
Input3[5] => MPlexer8To1:U0.x3[5]
Input3[6] => MPlexer8To1:U0.x3[6]
Input3[7] => MPlexer8To1:U0.x3[7]
Input3[8] => MPlexer8To1:U0.x3[8]
Input3[9] => MPlexer8To1:U0.x3[9]
Input3[10] => MPlexer8To1:U0.x3[10]
Input3[11] => MPlexer8To1:U0.x3[11]
Input3[12] => MPlexer8To1:U0.x3[12]
Input3[13] => MPlexer8To1:U0.x3[13]
Input3[14] => MPlexer8To1:U0.x3[14]
Input3[15] => MPlexer8To1:U0.x3[15]
Input4[0] => MPlexer8To1:U0.x4[0]
Input4[1] => MPlexer8To1:U0.x4[1]
Input4[2] => MPlexer8To1:U0.x4[2]
Input4[3] => MPlexer8To1:U0.x4[3]
Input4[4] => MPlexer8To1:U0.x4[4]
Input4[5] => MPlexer8To1:U0.x4[5]
Input4[6] => MPlexer8To1:U0.x4[6]
Input4[7] => MPlexer8To1:U0.x4[7]
Input4[8] => MPlexer8To1:U0.x4[8]
Input4[9] => MPlexer8To1:U0.x4[9]
Input4[10] => MPlexer8To1:U0.x4[10]
Input4[11] => MPlexer8To1:U0.x4[11]
Input4[12] => MPlexer8To1:U0.x4[12]
Input4[13] => MPlexer8To1:U0.x4[13]
Input4[14] => MPlexer8To1:U0.x4[14]
Input4[15] => MPlexer8To1:U0.x4[15]
Input5[0] => MPlexer8To1:U0.x5[0]
Input5[1] => MPlexer8To1:U0.x5[1]
Input5[2] => MPlexer8To1:U0.x5[2]
Input5[3] => MPlexer8To1:U0.x5[3]
Input5[4] => MPlexer8To1:U0.x5[4]
Input5[5] => MPlexer8To1:U0.x5[5]
Input5[6] => MPlexer8To1:U0.x5[6]
Input5[7] => MPlexer8To1:U0.x5[7]
Input5[8] => MPlexer8To1:U0.x5[8]
Input5[9] => MPlexer8To1:U0.x5[9]
Input5[10] => MPlexer8To1:U0.x5[10]
Input5[11] => MPlexer8To1:U0.x5[11]
Input5[12] => MPlexer8To1:U0.x5[12]
Input5[13] => MPlexer8To1:U0.x5[13]
Input5[14] => MPlexer8To1:U0.x5[14]
Input5[15] => MPlexer8To1:U0.x5[15]
Input6[0] => MPlexer8To1:U0.x6[0]
Input6[1] => MPlexer8To1:U0.x6[1]
Input6[2] => MPlexer8To1:U0.x6[2]
Input6[3] => MPlexer8To1:U0.x6[3]
Input6[4] => MPlexer8To1:U0.x6[4]
Input6[5] => MPlexer8To1:U0.x6[5]
Input6[6] => MPlexer8To1:U0.x6[6]
Input6[7] => MPlexer8To1:U0.x6[7]
Input6[8] => MPlexer8To1:U0.x6[8]
Input6[9] => MPlexer8To1:U0.x6[9]
Input6[10] => MPlexer8To1:U0.x6[10]
Input6[11] => MPlexer8To1:U0.x6[11]
Input6[12] => MPlexer8To1:U0.x6[12]
Input6[13] => MPlexer8To1:U0.x6[13]
Input6[14] => MPlexer8To1:U0.x6[14]
Input6[15] => MPlexer8To1:U0.x6[15]
Input7[0] => MPlexer8To1:U0.x7[0]
Input7[1] => MPlexer8To1:U0.x7[1]
Input7[2] => MPlexer8To1:U0.x7[2]
Input7[3] => MPlexer8To1:U0.x7[3]
Input7[4] => MPlexer8To1:U0.x7[4]
Input7[5] => MPlexer8To1:U0.x7[5]
Input7[6] => MPlexer8To1:U0.x7[6]
Input7[7] => MPlexer8To1:U0.x7[7]
Input7[8] => MPlexer8To1:U0.x7[8]
Input7[9] => MPlexer8To1:U0.x7[9]
Input7[10] => MPlexer8To1:U0.x7[10]
Input7[11] => MPlexer8To1:U0.x7[11]
Input7[12] => MPlexer8To1:U0.x7[12]
Input7[13] => MPlexer8To1:U0.x7[13]
Input7[14] => MPlexer8To1:U0.x7[14]
Input7[15] => MPlexer8To1:U0.x7[15]
Input8[0] => MPlexer8To1:U0.x8[0]
Input8[1] => MPlexer8To1:U0.x8[1]
Input8[2] => MPlexer8To1:U0.x8[2]
Input8[3] => MPlexer8To1:U0.x8[3]
Input8[4] => MPlexer8To1:U0.x8[4]
Input8[5] => MPlexer8To1:U0.x8[5]
Input8[6] => MPlexer8To1:U0.x8[6]
Input8[7] => MPlexer8To1:U0.x8[7]
Input8[8] => MPlexer8To1:U0.x8[8]
Input8[9] => MPlexer8To1:U0.x8[9]
Input8[10] => MPlexer8To1:U0.x8[10]
Input8[11] => MPlexer8To1:U0.x8[11]
Input8[12] => MPlexer8To1:U0.x8[12]
Input8[13] => MPlexer8To1:U0.x8[13]
Input8[14] => MPlexer8To1:U0.x8[14]
Input8[15] => MPlexer8To1:U0.x8[15]
Choice[0] => MPlexer8To1:U0.s[0]
Choice[1] => MPlexer8To1:U0.s[1]
Choice[2] => MPlexer8To1:U0.s[2]
Output[0] <= MPlexer8To1:U0.outm[0]
Output[1] <= MPlexer8To1:U0.outm[1]
Output[2] <= MPlexer8To1:U0.outm[2]
Output[3] <= MPlexer8To1:U0.outm[3]
Output[4] <= MPlexer8To1:U0.outm[4]
Output[5] <= MPlexer8To1:U0.outm[5]
Output[6] <= MPlexer8To1:U0.outm[6]
Output[7] <= MPlexer8To1:U0.outm[7]
Output[8] <= MPlexer8To1:U0.outm[8]
Output[9] <= MPlexer8To1:U0.outm[9]
Output[10] <= MPlexer8To1:U0.outm[10]
Output[11] <= MPlexer8To1:U0.outm[11]
Output[12] <= MPlexer8To1:U0.outm[12]
Output[13] <= MPlexer8To1:U0.outm[13]
Output[14] <= MPlexer8To1:U0.outm[14]
Output[15] <= MPlexer8To1:U0.outm[15]


|MyCircuit|regFile:RegisterFile|mux8:U9|MPlexer8To1:U0
x1[0] => Mux15.IN0
x1[1] => Mux14.IN0
x1[2] => Mux13.IN0
x1[3] => Mux12.IN0
x1[4] => Mux11.IN0
x1[5] => Mux10.IN0
x1[6] => Mux9.IN0
x1[7] => Mux8.IN0
x1[8] => Mux7.IN0
x1[9] => Mux6.IN0
x1[10] => Mux5.IN0
x1[11] => Mux4.IN0
x1[12] => Mux3.IN0
x1[13] => Mux2.IN0
x1[14] => Mux1.IN0
x1[15] => Mux0.IN0
x2[0] => Mux15.IN1
x2[1] => Mux14.IN1
x2[2] => Mux13.IN1
x2[3] => Mux12.IN1
x2[4] => Mux11.IN1
x2[5] => Mux10.IN1
x2[6] => Mux9.IN1
x2[7] => Mux8.IN1
x2[8] => Mux7.IN1
x2[9] => Mux6.IN1
x2[10] => Mux5.IN1
x2[11] => Mux4.IN1
x2[12] => Mux3.IN1
x2[13] => Mux2.IN1
x2[14] => Mux1.IN1
x2[15] => Mux0.IN1
x3[0] => Mux15.IN2
x3[1] => Mux14.IN2
x3[2] => Mux13.IN2
x3[3] => Mux12.IN2
x3[4] => Mux11.IN2
x3[5] => Mux10.IN2
x3[6] => Mux9.IN2
x3[7] => Mux8.IN2
x3[8] => Mux7.IN2
x3[9] => Mux6.IN2
x3[10] => Mux5.IN2
x3[11] => Mux4.IN2
x3[12] => Mux3.IN2
x3[13] => Mux2.IN2
x3[14] => Mux1.IN2
x3[15] => Mux0.IN2
x4[0] => Mux15.IN3
x4[1] => Mux14.IN3
x4[2] => Mux13.IN3
x4[3] => Mux12.IN3
x4[4] => Mux11.IN3
x4[5] => Mux10.IN3
x4[6] => Mux9.IN3
x4[7] => Mux8.IN3
x4[8] => Mux7.IN3
x4[9] => Mux6.IN3
x4[10] => Mux5.IN3
x4[11] => Mux4.IN3
x4[12] => Mux3.IN3
x4[13] => Mux2.IN3
x4[14] => Mux1.IN3
x4[15] => Mux0.IN3
x5[0] => Mux15.IN4
x5[1] => Mux14.IN4
x5[2] => Mux13.IN4
x5[3] => Mux12.IN4
x5[4] => Mux11.IN4
x5[5] => Mux10.IN4
x5[6] => Mux9.IN4
x5[7] => Mux8.IN4
x5[8] => Mux7.IN4
x5[9] => Mux6.IN4
x5[10] => Mux5.IN4
x5[11] => Mux4.IN4
x5[12] => Mux3.IN4
x5[13] => Mux2.IN4
x5[14] => Mux1.IN4
x5[15] => Mux0.IN4
x6[0] => Mux15.IN5
x6[1] => Mux14.IN5
x6[2] => Mux13.IN5
x6[3] => Mux12.IN5
x6[4] => Mux11.IN5
x6[5] => Mux10.IN5
x6[6] => Mux9.IN5
x6[7] => Mux8.IN5
x6[8] => Mux7.IN5
x6[9] => Mux6.IN5
x6[10] => Mux5.IN5
x6[11] => Mux4.IN5
x6[12] => Mux3.IN5
x6[13] => Mux2.IN5
x6[14] => Mux1.IN5
x6[15] => Mux0.IN5
x7[0] => Mux15.IN6
x7[1] => Mux14.IN6
x7[2] => Mux13.IN6
x7[3] => Mux12.IN6
x7[4] => Mux11.IN6
x7[5] => Mux10.IN6
x7[6] => Mux9.IN6
x7[7] => Mux8.IN6
x7[8] => Mux7.IN6
x7[9] => Mux6.IN6
x7[10] => Mux5.IN6
x7[11] => Mux4.IN6
x7[12] => Mux3.IN6
x7[13] => Mux2.IN6
x7[14] => Mux1.IN6
x7[15] => Mux0.IN6
x8[0] => Mux15.IN7
x8[1] => Mux14.IN7
x8[2] => Mux13.IN7
x8[3] => Mux12.IN7
x8[4] => Mux11.IN7
x8[5] => Mux10.IN7
x8[6] => Mux9.IN7
x8[7] => Mux8.IN7
x8[8] => Mux7.IN7
x8[9] => Mux6.IN7
x8[10] => Mux5.IN7
x8[11] => Mux4.IN7
x8[12] => Mux3.IN7
x8[13] => Mux2.IN7
x8[14] => Mux1.IN7
x8[15] => Mux0.IN7
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[0] => Mux8.IN10
s[0] => Mux9.IN10
s[0] => Mux10.IN10
s[0] => Mux11.IN10
s[0] => Mux12.IN10
s[0] => Mux13.IN10
s[0] => Mux14.IN10
s[0] => Mux15.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[1] => Mux8.IN9
s[1] => Mux9.IN9
s[1] => Mux10.IN9
s[1] => Mux11.IN9
s[1] => Mux12.IN9
s[1] => Mux13.IN9
s[1] => Mux14.IN9
s[1] => Mux15.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8
s[2] => Mux8.IN8
s[2] => Mux9.IN8
s[2] => Mux10.IN8
s[2] => Mux11.IN8
s[2] => Mux12.IN8
s[2] => Mux13.IN8
s[2] => Mux14.IN8
s[2] => Mux15.IN8
outm[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outm[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outm[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outm[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outm[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outm[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outm[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outm[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outm[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outm[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outm[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outm[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outm[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outm[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outm[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outm[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|regFile:RegisterFile|mux8:U10
Input1[0] => MPlexer8To1:U0.x1[0]
Input1[1] => MPlexer8To1:U0.x1[1]
Input1[2] => MPlexer8To1:U0.x1[2]
Input1[3] => MPlexer8To1:U0.x1[3]
Input1[4] => MPlexer8To1:U0.x1[4]
Input1[5] => MPlexer8To1:U0.x1[5]
Input1[6] => MPlexer8To1:U0.x1[6]
Input1[7] => MPlexer8To1:U0.x1[7]
Input1[8] => MPlexer8To1:U0.x1[8]
Input1[9] => MPlexer8To1:U0.x1[9]
Input1[10] => MPlexer8To1:U0.x1[10]
Input1[11] => MPlexer8To1:U0.x1[11]
Input1[12] => MPlexer8To1:U0.x1[12]
Input1[13] => MPlexer8To1:U0.x1[13]
Input1[14] => MPlexer8To1:U0.x1[14]
Input1[15] => MPlexer8To1:U0.x1[15]
Input2[0] => MPlexer8To1:U0.x2[0]
Input2[1] => MPlexer8To1:U0.x2[1]
Input2[2] => MPlexer8To1:U0.x2[2]
Input2[3] => MPlexer8To1:U0.x2[3]
Input2[4] => MPlexer8To1:U0.x2[4]
Input2[5] => MPlexer8To1:U0.x2[5]
Input2[6] => MPlexer8To1:U0.x2[6]
Input2[7] => MPlexer8To1:U0.x2[7]
Input2[8] => MPlexer8To1:U0.x2[8]
Input2[9] => MPlexer8To1:U0.x2[9]
Input2[10] => MPlexer8To1:U0.x2[10]
Input2[11] => MPlexer8To1:U0.x2[11]
Input2[12] => MPlexer8To1:U0.x2[12]
Input2[13] => MPlexer8To1:U0.x2[13]
Input2[14] => MPlexer8To1:U0.x2[14]
Input2[15] => MPlexer8To1:U0.x2[15]
Input3[0] => MPlexer8To1:U0.x3[0]
Input3[1] => MPlexer8To1:U0.x3[1]
Input3[2] => MPlexer8To1:U0.x3[2]
Input3[3] => MPlexer8To1:U0.x3[3]
Input3[4] => MPlexer8To1:U0.x3[4]
Input3[5] => MPlexer8To1:U0.x3[5]
Input3[6] => MPlexer8To1:U0.x3[6]
Input3[7] => MPlexer8To1:U0.x3[7]
Input3[8] => MPlexer8To1:U0.x3[8]
Input3[9] => MPlexer8To1:U0.x3[9]
Input3[10] => MPlexer8To1:U0.x3[10]
Input3[11] => MPlexer8To1:U0.x3[11]
Input3[12] => MPlexer8To1:U0.x3[12]
Input3[13] => MPlexer8To1:U0.x3[13]
Input3[14] => MPlexer8To1:U0.x3[14]
Input3[15] => MPlexer8To1:U0.x3[15]
Input4[0] => MPlexer8To1:U0.x4[0]
Input4[1] => MPlexer8To1:U0.x4[1]
Input4[2] => MPlexer8To1:U0.x4[2]
Input4[3] => MPlexer8To1:U0.x4[3]
Input4[4] => MPlexer8To1:U0.x4[4]
Input4[5] => MPlexer8To1:U0.x4[5]
Input4[6] => MPlexer8To1:U0.x4[6]
Input4[7] => MPlexer8To1:U0.x4[7]
Input4[8] => MPlexer8To1:U0.x4[8]
Input4[9] => MPlexer8To1:U0.x4[9]
Input4[10] => MPlexer8To1:U0.x4[10]
Input4[11] => MPlexer8To1:U0.x4[11]
Input4[12] => MPlexer8To1:U0.x4[12]
Input4[13] => MPlexer8To1:U0.x4[13]
Input4[14] => MPlexer8To1:U0.x4[14]
Input4[15] => MPlexer8To1:U0.x4[15]
Input5[0] => MPlexer8To1:U0.x5[0]
Input5[1] => MPlexer8To1:U0.x5[1]
Input5[2] => MPlexer8To1:U0.x5[2]
Input5[3] => MPlexer8To1:U0.x5[3]
Input5[4] => MPlexer8To1:U0.x5[4]
Input5[5] => MPlexer8To1:U0.x5[5]
Input5[6] => MPlexer8To1:U0.x5[6]
Input5[7] => MPlexer8To1:U0.x5[7]
Input5[8] => MPlexer8To1:U0.x5[8]
Input5[9] => MPlexer8To1:U0.x5[9]
Input5[10] => MPlexer8To1:U0.x5[10]
Input5[11] => MPlexer8To1:U0.x5[11]
Input5[12] => MPlexer8To1:U0.x5[12]
Input5[13] => MPlexer8To1:U0.x5[13]
Input5[14] => MPlexer8To1:U0.x5[14]
Input5[15] => MPlexer8To1:U0.x5[15]
Input6[0] => MPlexer8To1:U0.x6[0]
Input6[1] => MPlexer8To1:U0.x6[1]
Input6[2] => MPlexer8To1:U0.x6[2]
Input6[3] => MPlexer8To1:U0.x6[3]
Input6[4] => MPlexer8To1:U0.x6[4]
Input6[5] => MPlexer8To1:U0.x6[5]
Input6[6] => MPlexer8To1:U0.x6[6]
Input6[7] => MPlexer8To1:U0.x6[7]
Input6[8] => MPlexer8To1:U0.x6[8]
Input6[9] => MPlexer8To1:U0.x6[9]
Input6[10] => MPlexer8To1:U0.x6[10]
Input6[11] => MPlexer8To1:U0.x6[11]
Input6[12] => MPlexer8To1:U0.x6[12]
Input6[13] => MPlexer8To1:U0.x6[13]
Input6[14] => MPlexer8To1:U0.x6[14]
Input6[15] => MPlexer8To1:U0.x6[15]
Input7[0] => MPlexer8To1:U0.x7[0]
Input7[1] => MPlexer8To1:U0.x7[1]
Input7[2] => MPlexer8To1:U0.x7[2]
Input7[3] => MPlexer8To1:U0.x7[3]
Input7[4] => MPlexer8To1:U0.x7[4]
Input7[5] => MPlexer8To1:U0.x7[5]
Input7[6] => MPlexer8To1:U0.x7[6]
Input7[7] => MPlexer8To1:U0.x7[7]
Input7[8] => MPlexer8To1:U0.x7[8]
Input7[9] => MPlexer8To1:U0.x7[9]
Input7[10] => MPlexer8To1:U0.x7[10]
Input7[11] => MPlexer8To1:U0.x7[11]
Input7[12] => MPlexer8To1:U0.x7[12]
Input7[13] => MPlexer8To1:U0.x7[13]
Input7[14] => MPlexer8To1:U0.x7[14]
Input7[15] => MPlexer8To1:U0.x7[15]
Input8[0] => MPlexer8To1:U0.x8[0]
Input8[1] => MPlexer8To1:U0.x8[1]
Input8[2] => MPlexer8To1:U0.x8[2]
Input8[3] => MPlexer8To1:U0.x8[3]
Input8[4] => MPlexer8To1:U0.x8[4]
Input8[5] => MPlexer8To1:U0.x8[5]
Input8[6] => MPlexer8To1:U0.x8[6]
Input8[7] => MPlexer8To1:U0.x8[7]
Input8[8] => MPlexer8To1:U0.x8[8]
Input8[9] => MPlexer8To1:U0.x8[9]
Input8[10] => MPlexer8To1:U0.x8[10]
Input8[11] => MPlexer8To1:U0.x8[11]
Input8[12] => MPlexer8To1:U0.x8[12]
Input8[13] => MPlexer8To1:U0.x8[13]
Input8[14] => MPlexer8To1:U0.x8[14]
Input8[15] => MPlexer8To1:U0.x8[15]
Choice[0] => MPlexer8To1:U0.s[0]
Choice[1] => MPlexer8To1:U0.s[1]
Choice[2] => MPlexer8To1:U0.s[2]
Output[0] <= MPlexer8To1:U0.outm[0]
Output[1] <= MPlexer8To1:U0.outm[1]
Output[2] <= MPlexer8To1:U0.outm[2]
Output[3] <= MPlexer8To1:U0.outm[3]
Output[4] <= MPlexer8To1:U0.outm[4]
Output[5] <= MPlexer8To1:U0.outm[5]
Output[6] <= MPlexer8To1:U0.outm[6]
Output[7] <= MPlexer8To1:U0.outm[7]
Output[8] <= MPlexer8To1:U0.outm[8]
Output[9] <= MPlexer8To1:U0.outm[9]
Output[10] <= MPlexer8To1:U0.outm[10]
Output[11] <= MPlexer8To1:U0.outm[11]
Output[12] <= MPlexer8To1:U0.outm[12]
Output[13] <= MPlexer8To1:U0.outm[13]
Output[14] <= MPlexer8To1:U0.outm[14]
Output[15] <= MPlexer8To1:U0.outm[15]


|MyCircuit|regFile:RegisterFile|mux8:U10|MPlexer8To1:U0
x1[0] => Mux15.IN0
x1[1] => Mux14.IN0
x1[2] => Mux13.IN0
x1[3] => Mux12.IN0
x1[4] => Mux11.IN0
x1[5] => Mux10.IN0
x1[6] => Mux9.IN0
x1[7] => Mux8.IN0
x1[8] => Mux7.IN0
x1[9] => Mux6.IN0
x1[10] => Mux5.IN0
x1[11] => Mux4.IN0
x1[12] => Mux3.IN0
x1[13] => Mux2.IN0
x1[14] => Mux1.IN0
x1[15] => Mux0.IN0
x2[0] => Mux15.IN1
x2[1] => Mux14.IN1
x2[2] => Mux13.IN1
x2[3] => Mux12.IN1
x2[4] => Mux11.IN1
x2[5] => Mux10.IN1
x2[6] => Mux9.IN1
x2[7] => Mux8.IN1
x2[8] => Mux7.IN1
x2[9] => Mux6.IN1
x2[10] => Mux5.IN1
x2[11] => Mux4.IN1
x2[12] => Mux3.IN1
x2[13] => Mux2.IN1
x2[14] => Mux1.IN1
x2[15] => Mux0.IN1
x3[0] => Mux15.IN2
x3[1] => Mux14.IN2
x3[2] => Mux13.IN2
x3[3] => Mux12.IN2
x3[4] => Mux11.IN2
x3[5] => Mux10.IN2
x3[6] => Mux9.IN2
x3[7] => Mux8.IN2
x3[8] => Mux7.IN2
x3[9] => Mux6.IN2
x3[10] => Mux5.IN2
x3[11] => Mux4.IN2
x3[12] => Mux3.IN2
x3[13] => Mux2.IN2
x3[14] => Mux1.IN2
x3[15] => Mux0.IN2
x4[0] => Mux15.IN3
x4[1] => Mux14.IN3
x4[2] => Mux13.IN3
x4[3] => Mux12.IN3
x4[4] => Mux11.IN3
x4[5] => Mux10.IN3
x4[6] => Mux9.IN3
x4[7] => Mux8.IN3
x4[8] => Mux7.IN3
x4[9] => Mux6.IN3
x4[10] => Mux5.IN3
x4[11] => Mux4.IN3
x4[12] => Mux3.IN3
x4[13] => Mux2.IN3
x4[14] => Mux1.IN3
x4[15] => Mux0.IN3
x5[0] => Mux15.IN4
x5[1] => Mux14.IN4
x5[2] => Mux13.IN4
x5[3] => Mux12.IN4
x5[4] => Mux11.IN4
x5[5] => Mux10.IN4
x5[6] => Mux9.IN4
x5[7] => Mux8.IN4
x5[8] => Mux7.IN4
x5[9] => Mux6.IN4
x5[10] => Mux5.IN4
x5[11] => Mux4.IN4
x5[12] => Mux3.IN4
x5[13] => Mux2.IN4
x5[14] => Mux1.IN4
x5[15] => Mux0.IN4
x6[0] => Mux15.IN5
x6[1] => Mux14.IN5
x6[2] => Mux13.IN5
x6[3] => Mux12.IN5
x6[4] => Mux11.IN5
x6[5] => Mux10.IN5
x6[6] => Mux9.IN5
x6[7] => Mux8.IN5
x6[8] => Mux7.IN5
x6[9] => Mux6.IN5
x6[10] => Mux5.IN5
x6[11] => Mux4.IN5
x6[12] => Mux3.IN5
x6[13] => Mux2.IN5
x6[14] => Mux1.IN5
x6[15] => Mux0.IN5
x7[0] => Mux15.IN6
x7[1] => Mux14.IN6
x7[2] => Mux13.IN6
x7[3] => Mux12.IN6
x7[4] => Mux11.IN6
x7[5] => Mux10.IN6
x7[6] => Mux9.IN6
x7[7] => Mux8.IN6
x7[8] => Mux7.IN6
x7[9] => Mux6.IN6
x7[10] => Mux5.IN6
x7[11] => Mux4.IN6
x7[12] => Mux3.IN6
x7[13] => Mux2.IN6
x7[14] => Mux1.IN6
x7[15] => Mux0.IN6
x8[0] => Mux15.IN7
x8[1] => Mux14.IN7
x8[2] => Mux13.IN7
x8[3] => Mux12.IN7
x8[4] => Mux11.IN7
x8[5] => Mux10.IN7
x8[6] => Mux9.IN7
x8[7] => Mux8.IN7
x8[8] => Mux7.IN7
x8[9] => Mux6.IN7
x8[10] => Mux5.IN7
x8[11] => Mux4.IN7
x8[12] => Mux3.IN7
x8[13] => Mux2.IN7
x8[14] => Mux1.IN7
x8[15] => Mux0.IN7
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[0] => Mux8.IN10
s[0] => Mux9.IN10
s[0] => Mux10.IN10
s[0] => Mux11.IN10
s[0] => Mux12.IN10
s[0] => Mux13.IN10
s[0] => Mux14.IN10
s[0] => Mux15.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[1] => Mux8.IN9
s[1] => Mux9.IN9
s[1] => Mux10.IN9
s[1] => Mux11.IN9
s[1] => Mux12.IN9
s[1] => Mux13.IN9
s[1] => Mux14.IN9
s[1] => Mux15.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8
s[2] => Mux8.IN8
s[2] => Mux9.IN8
s[2] => Mux10.IN8
s[2] => Mux11.IN8
s[2] => Mux12.IN8
s[2] => Mux13.IN8
s[2] => Mux14.IN8
s[2] => Mux15.IN8
outm[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outm[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outm[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outm[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outm[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outm[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outm[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outm[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outm[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outm[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outm[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outm[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outm[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outm[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outm[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outm[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg_ID_EX:IDEXREG
Clock => PipelineRegisterNo2:U0.clk
isEOR => PipelineRegisterNo2:U0.isEOR
wasJumpOut => PipelineRegisterNo2:U0.wasJumpOut
isJump => PipelineRegisterNo2:U0.isJump
isJR => PipelineRegisterNo2:U0.isJR
isBranch => PipelineRegisterNo2:U0.isBranch
isR => PipelineRegisterNo2:U0.isR
isMFPC => PipelineRegisterNo2:U0.isMFPC
isLW => PipelineRegisterNo2:U0.isLW
isSW => PipelineRegisterNo2:U0.isSW
isReadDigit => PipelineRegisterNo2:U0.isReadDigit
isWriteDigit => PipelineRegisterNo2:U0.isWriteDigit
ALUFunc[0] => PipelineRegisterNo2:U0.ALUFunc[0]
ALUFunc[1] => PipelineRegisterNo2:U0.ALUFunc[1]
ALUFunc[2] => PipelineRegisterNo2:U0.ALUFunc[2]
R1Reg[0] => PipelineRegisterNo2:U0.R1Reg[0]
R1Reg[1] => PipelineRegisterNo2:U0.R1Reg[1]
R1Reg[2] => PipelineRegisterNo2:U0.R1Reg[2]
R1Reg[3] => PipelineRegisterNo2:U0.R1Reg[3]
R1Reg[4] => PipelineRegisterNo2:U0.R1Reg[4]
R1Reg[5] => PipelineRegisterNo2:U0.R1Reg[5]
R1Reg[6] => PipelineRegisterNo2:U0.R1Reg[6]
R1Reg[7] => PipelineRegisterNo2:U0.R1Reg[7]
R1Reg[8] => PipelineRegisterNo2:U0.R1Reg[8]
R1Reg[9] => PipelineRegisterNo2:U0.R1Reg[9]
R1Reg[10] => PipelineRegisterNo2:U0.R1Reg[10]
R1Reg[11] => PipelineRegisterNo2:U0.R1Reg[11]
R1Reg[12] => PipelineRegisterNo2:U0.R1Reg[12]
R1Reg[13] => PipelineRegisterNo2:U0.R1Reg[13]
R1Reg[14] => PipelineRegisterNo2:U0.R1Reg[14]
R1Reg[15] => PipelineRegisterNo2:U0.R1Reg[15]
R2Reg[0] => PipelineRegisterNo2:U0.R2Reg[0]
R2Reg[1] => PipelineRegisterNo2:U0.R2Reg[1]
R2Reg[2] => PipelineRegisterNo2:U0.R2Reg[2]
R2Reg[3] => PipelineRegisterNo2:U0.R2Reg[3]
R2Reg[4] => PipelineRegisterNo2:U0.R2Reg[4]
R2Reg[5] => PipelineRegisterNo2:U0.R2Reg[5]
R2Reg[6] => PipelineRegisterNo2:U0.R2Reg[6]
R2Reg[7] => PipelineRegisterNo2:U0.R2Reg[7]
R2Reg[8] => PipelineRegisterNo2:U0.R2Reg[8]
R2Reg[9] => PipelineRegisterNo2:U0.R2Reg[9]
R2Reg[10] => PipelineRegisterNo2:U0.R2Reg[10]
R2Reg[11] => PipelineRegisterNo2:U0.R2Reg[11]
R2Reg[12] => PipelineRegisterNo2:U0.R2Reg[12]
R2Reg[13] => PipelineRegisterNo2:U0.R2Reg[13]
R2Reg[14] => PipelineRegisterNo2:U0.R2Reg[14]
R2Reg[15] => PipelineRegisterNo2:U0.R2Reg[15]
immediate16[0] => PipelineRegisterNo2:U0.immediate16[0]
immediate16[1] => PipelineRegisterNo2:U0.immediate16[1]
immediate16[2] => PipelineRegisterNo2:U0.immediate16[2]
immediate16[3] => PipelineRegisterNo2:U0.immediate16[3]
immediate16[4] => PipelineRegisterNo2:U0.immediate16[4]
immediate16[5] => PipelineRegisterNo2:U0.immediate16[5]
immediate16[6] => PipelineRegisterNo2:U0.immediate16[6]
immediate16[7] => PipelineRegisterNo2:U0.immediate16[7]
immediate16[8] => PipelineRegisterNo2:U0.immediate16[8]
immediate16[9] => PipelineRegisterNo2:U0.immediate16[9]
immediate16[10] => PipelineRegisterNo2:U0.immediate16[10]
immediate16[11] => PipelineRegisterNo2:U0.immediate16[11]
immediate16[12] => PipelineRegisterNo2:U0.immediate16[12]
immediate16[13] => PipelineRegisterNo2:U0.immediate16[13]
immediate16[14] => PipelineRegisterNo2:U0.immediate16[14]
immediate16[15] => PipelineRegisterNo2:U0.immediate16[15]
R2AD[0] => PipelineRegisterNo2:U0.R2AD[0]
R2AD[1] => PipelineRegisterNo2:U0.R2AD[1]
R2AD[2] => PipelineRegisterNo2:U0.R2AD[2]
R1AD[0] => PipelineRegisterNo2:U0.R1AD[0]
R1AD[1] => PipelineRegisterNo2:U0.R1AD[1]
R1AD[2] => PipelineRegisterNo2:U0.R1AD[2]
jumpShortAddr[0] => PipelineRegisterNo2:U0.jumpShortAddr[0]
jumpShortAddr[1] => PipelineRegisterNo2:U0.jumpShortAddr[1]
jumpShortAddr[2] => PipelineRegisterNo2:U0.jumpShortAddr[2]
jumpShortAddr[3] => PipelineRegisterNo2:U0.jumpShortAddr[3]
jumpShortAddr[4] => PipelineRegisterNo2:U0.jumpShortAddr[4]
jumpShortAddr[5] => PipelineRegisterNo2:U0.jumpShortAddr[5]
jumpShortAddr[6] => PipelineRegisterNo2:U0.jumpShortAddr[6]
jumpShortAddr[7] => PipelineRegisterNo2:U0.jumpShortAddr[7]
jumpShortAddr[8] => PipelineRegisterNo2:U0.jumpShortAddr[8]
jumpShortAddr[9] => PipelineRegisterNo2:U0.jumpShortAddr[9]
jumpShortAddr[10] => PipelineRegisterNo2:U0.jumpShortAddr[10]
jumpShortAddr[11] => PipelineRegisterNo2:U0.jumpShortAddr[11]
isEOR_IDEX <= PipelineRegisterNo2:U0.isEOR_IDEX
wasJumpOut_IDEX <= PipelineRegisterNo2:U0.wasJumpOut_IDEX
isJump_IDEX <= PipelineRegisterNo2:U0.isJump_IDEX
isJR_IDEX <= PipelineRegisterNo2:U0.isJR_IDEX
isBranch_IDEX <= PipelineRegisterNo2:U0.isBranch_IDEX
isR_IDEX <= PipelineRegisterNo2:U0.isR_IDEX
isMFPC_IDEX <= PipelineRegisterNo2:U0.isMFPC_IDEX
isLW_IDEX <= PipelineRegisterNo2:U0.isLW_IDEX
isSW_IDEX <= PipelineRegisterNo2:U0.isSW_IDEX
isReadDigit_IDEX <= PipelineRegisterNo2:U0.isReadDigit_IDEX
isWriteDigit_IDEX <= PipelineRegisterNo2:U0.isWriteDigit_IDEX
ALUFunc_IDEX[0] <= PipelineRegisterNo2:U0.ALUFunc_IDEX[0]
ALUFunc_IDEX[1] <= PipelineRegisterNo2:U0.ALUFunc_IDEX[1]
ALUFunc_IDEX[2] <= PipelineRegisterNo2:U0.ALUFunc_IDEX[2]
R1Reg_IDEX[0] <= PipelineRegisterNo2:U0.R1Reg_IDEX[0]
R1Reg_IDEX[1] <= PipelineRegisterNo2:U0.R1Reg_IDEX[1]
R1Reg_IDEX[2] <= PipelineRegisterNo2:U0.R1Reg_IDEX[2]
R1Reg_IDEX[3] <= PipelineRegisterNo2:U0.R1Reg_IDEX[3]
R1Reg_IDEX[4] <= PipelineRegisterNo2:U0.R1Reg_IDEX[4]
R1Reg_IDEX[5] <= PipelineRegisterNo2:U0.R1Reg_IDEX[5]
R1Reg_IDEX[6] <= PipelineRegisterNo2:U0.R1Reg_IDEX[6]
R1Reg_IDEX[7] <= PipelineRegisterNo2:U0.R1Reg_IDEX[7]
R1Reg_IDEX[8] <= PipelineRegisterNo2:U0.R1Reg_IDEX[8]
R1Reg_IDEX[9] <= PipelineRegisterNo2:U0.R1Reg_IDEX[9]
R1Reg_IDEX[10] <= PipelineRegisterNo2:U0.R1Reg_IDEX[10]
R1Reg_IDEX[11] <= PipelineRegisterNo2:U0.R1Reg_IDEX[11]
R1Reg_IDEX[12] <= PipelineRegisterNo2:U0.R1Reg_IDEX[12]
R1Reg_IDEX[13] <= PipelineRegisterNo2:U0.R1Reg_IDEX[13]
R1Reg_IDEX[14] <= PipelineRegisterNo2:U0.R1Reg_IDEX[14]
R1Reg_IDEX[15] <= PipelineRegisterNo2:U0.R1Reg_IDEX[15]
R2Reg_IDEX[0] <= PipelineRegisterNo2:U0.R2Reg_IDEX[0]
R2Reg_IDEX[1] <= PipelineRegisterNo2:U0.R2Reg_IDEX[1]
R2Reg_IDEX[2] <= PipelineRegisterNo2:U0.R2Reg_IDEX[2]
R2Reg_IDEX[3] <= PipelineRegisterNo2:U0.R2Reg_IDEX[3]
R2Reg_IDEX[4] <= PipelineRegisterNo2:U0.R2Reg_IDEX[4]
R2Reg_IDEX[5] <= PipelineRegisterNo2:U0.R2Reg_IDEX[5]
R2Reg_IDEX[6] <= PipelineRegisterNo2:U0.R2Reg_IDEX[6]
R2Reg_IDEX[7] <= PipelineRegisterNo2:U0.R2Reg_IDEX[7]
R2Reg_IDEX[8] <= PipelineRegisterNo2:U0.R2Reg_IDEX[8]
R2Reg_IDEX[9] <= PipelineRegisterNo2:U0.R2Reg_IDEX[9]
R2Reg_IDEX[10] <= PipelineRegisterNo2:U0.R2Reg_IDEX[10]
R2Reg_IDEX[11] <= PipelineRegisterNo2:U0.R2Reg_IDEX[11]
R2Reg_IDEX[12] <= PipelineRegisterNo2:U0.R2Reg_IDEX[12]
R2Reg_IDEX[13] <= PipelineRegisterNo2:U0.R2Reg_IDEX[13]
R2Reg_IDEX[14] <= PipelineRegisterNo2:U0.R2Reg_IDEX[14]
R2Reg_IDEX[15] <= PipelineRegisterNo2:U0.R2Reg_IDEX[15]
immediate16_IDEX[0] <= PipelineRegisterNo2:U0.immediate16_IDEX[0]
immediate16_IDEX[1] <= PipelineRegisterNo2:U0.immediate16_IDEX[1]
immediate16_IDEX[2] <= PipelineRegisterNo2:U0.immediate16_IDEX[2]
immediate16_IDEX[3] <= PipelineRegisterNo2:U0.immediate16_IDEX[3]
immediate16_IDEX[4] <= PipelineRegisterNo2:U0.immediate16_IDEX[4]
immediate16_IDEX[5] <= PipelineRegisterNo2:U0.immediate16_IDEX[5]
immediate16_IDEX[6] <= PipelineRegisterNo2:U0.immediate16_IDEX[6]
immediate16_IDEX[7] <= PipelineRegisterNo2:U0.immediate16_IDEX[7]
immediate16_IDEX[8] <= PipelineRegisterNo2:U0.immediate16_IDEX[8]
immediate16_IDEX[9] <= PipelineRegisterNo2:U0.immediate16_IDEX[9]
immediate16_IDEX[10] <= PipelineRegisterNo2:U0.immediate16_IDEX[10]
immediate16_IDEX[11] <= PipelineRegisterNo2:U0.immediate16_IDEX[11]
immediate16_IDEX[12] <= PipelineRegisterNo2:U0.immediate16_IDEX[12]
immediate16_IDEX[13] <= PipelineRegisterNo2:U0.immediate16_IDEX[13]
immediate16_IDEX[14] <= PipelineRegisterNo2:U0.immediate16_IDEX[14]
immediate16_IDEX[15] <= PipelineRegisterNo2:U0.immediate16_IDEX[15]
R2AD_IDEX[0] <= PipelineRegisterNo2:U0.R2AD_IDEX[0]
R2AD_IDEX[1] <= PipelineRegisterNo2:U0.R2AD_IDEX[1]
R2AD_IDEX[2] <= PipelineRegisterNo2:U0.R2AD_IDEX[2]
R1AD_IDEX[0] <= PipelineRegisterNo2:U0.R1AD_IDEX[0]
R1AD_IDEX[1] <= PipelineRegisterNo2:U0.R1AD_IDEX[1]
R1AD_IDEX[2] <= PipelineRegisterNo2:U0.R1AD_IDEX[2]
jumpShortAddr_IDEX[0] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[0]
jumpShortAddr_IDEX[1] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[1]
jumpShortAddr_IDEX[2] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[2]
jumpShortAddr_IDEX[3] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[3]
jumpShortAddr_IDEX[4] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[4]
jumpShortAddr_IDEX[5] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[5]
jumpShortAddr_IDEX[6] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[6]
jumpShortAddr_IDEX[7] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[7]
jumpShortAddr_IDEX[8] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[8]
jumpShortAddr_IDEX[9] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[9]
jumpShortAddr_IDEX[10] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[10]
jumpShortAddr_IDEX[11] <= PipelineRegisterNo2:U0.jumpShortAddr_IDEX[11]


|MyCircuit|reg_ID_EX:IDEXREG|PipelineRegisterNo2:U0
clk => jumpShortAddr_IDEX[0]~reg0.CLK
clk => jumpShortAddr_IDEX[1]~reg0.CLK
clk => jumpShortAddr_IDEX[2]~reg0.CLK
clk => jumpShortAddr_IDEX[3]~reg0.CLK
clk => jumpShortAddr_IDEX[4]~reg0.CLK
clk => jumpShortAddr_IDEX[5]~reg0.CLK
clk => jumpShortAddr_IDEX[6]~reg0.CLK
clk => jumpShortAddr_IDEX[7]~reg0.CLK
clk => jumpShortAddr_IDEX[8]~reg0.CLK
clk => jumpShortAddr_IDEX[9]~reg0.CLK
clk => jumpShortAddr_IDEX[10]~reg0.CLK
clk => jumpShortAddr_IDEX[11]~reg0.CLK
clk => R1AD_IDEX[0]~reg0.CLK
clk => R1AD_IDEX[1]~reg0.CLK
clk => R1AD_IDEX[2]~reg0.CLK
clk => R2AD_IDEX[0]~reg0.CLK
clk => R2AD_IDEX[1]~reg0.CLK
clk => R2AD_IDEX[2]~reg0.CLK
clk => immediate16_IDEX[0]~reg0.CLK
clk => immediate16_IDEX[1]~reg0.CLK
clk => immediate16_IDEX[2]~reg0.CLK
clk => immediate16_IDEX[3]~reg0.CLK
clk => immediate16_IDEX[4]~reg0.CLK
clk => immediate16_IDEX[5]~reg0.CLK
clk => immediate16_IDEX[6]~reg0.CLK
clk => immediate16_IDEX[7]~reg0.CLK
clk => immediate16_IDEX[8]~reg0.CLK
clk => immediate16_IDEX[9]~reg0.CLK
clk => immediate16_IDEX[10]~reg0.CLK
clk => immediate16_IDEX[11]~reg0.CLK
clk => immediate16_IDEX[12]~reg0.CLK
clk => immediate16_IDEX[13]~reg0.CLK
clk => immediate16_IDEX[14]~reg0.CLK
clk => immediate16_IDEX[15]~reg0.CLK
clk => R2Reg_IDEX[0]~reg0.CLK
clk => R2Reg_IDEX[1]~reg0.CLK
clk => R2Reg_IDEX[2]~reg0.CLK
clk => R2Reg_IDEX[3]~reg0.CLK
clk => R2Reg_IDEX[4]~reg0.CLK
clk => R2Reg_IDEX[5]~reg0.CLK
clk => R2Reg_IDEX[6]~reg0.CLK
clk => R2Reg_IDEX[7]~reg0.CLK
clk => R2Reg_IDEX[8]~reg0.CLK
clk => R2Reg_IDEX[9]~reg0.CLK
clk => R2Reg_IDEX[10]~reg0.CLK
clk => R2Reg_IDEX[11]~reg0.CLK
clk => R2Reg_IDEX[12]~reg0.CLK
clk => R2Reg_IDEX[13]~reg0.CLK
clk => R2Reg_IDEX[14]~reg0.CLK
clk => R2Reg_IDEX[15]~reg0.CLK
clk => R1Reg_IDEX[0]~reg0.CLK
clk => R1Reg_IDEX[1]~reg0.CLK
clk => R1Reg_IDEX[2]~reg0.CLK
clk => R1Reg_IDEX[3]~reg0.CLK
clk => R1Reg_IDEX[4]~reg0.CLK
clk => R1Reg_IDEX[5]~reg0.CLK
clk => R1Reg_IDEX[6]~reg0.CLK
clk => R1Reg_IDEX[7]~reg0.CLK
clk => R1Reg_IDEX[8]~reg0.CLK
clk => R1Reg_IDEX[9]~reg0.CLK
clk => R1Reg_IDEX[10]~reg0.CLK
clk => R1Reg_IDEX[11]~reg0.CLK
clk => R1Reg_IDEX[12]~reg0.CLK
clk => R1Reg_IDEX[13]~reg0.CLK
clk => R1Reg_IDEX[14]~reg0.CLK
clk => R1Reg_IDEX[15]~reg0.CLK
clk => ALUFunc_IDEX[0]~reg0.CLK
clk => ALUFunc_IDEX[1]~reg0.CLK
clk => ALUFunc_IDEX[2]~reg0.CLK
clk => isWriteDigit_IDEX~reg0.CLK
clk => isReadDigit_IDEX~reg0.CLK
clk => isSW_IDEX~reg0.CLK
clk => isLW_IDEX~reg0.CLK
clk => isMFPC_IDEX~reg0.CLK
clk => isR_IDEX~reg0.CLK
clk => isBranch_IDEX~reg0.CLK
clk => isJR_IDEX~reg0.CLK
clk => isJump_IDEX~reg0.CLK
clk => wasJumpOut_IDEX~reg0.CLK
clk => isEOR_IDEX~reg0.CLK
isEOR => isEOR_IDEX~reg0.DATAIN
wasJumpOut => wasJumpOut_IDEX~reg0.DATAIN
isJump => isJump_IDEX~reg0.DATAIN
isJR => isJR_IDEX~reg0.DATAIN
isBranch => isBranch_IDEX~reg0.DATAIN
isR => isR_IDEX~reg0.DATAIN
isMFPC => isMFPC_IDEX~reg0.DATAIN
isLW => isLW_IDEX~reg0.DATAIN
isSW => isSW_IDEX~reg0.DATAIN
isReadDigit => isReadDigit_IDEX~reg0.DATAIN
isWriteDigit => isWriteDigit_IDEX~reg0.DATAIN
ALUFunc[0] => ALUFunc_IDEX[0]~reg0.DATAIN
ALUFunc[1] => ALUFunc_IDEX[1]~reg0.DATAIN
ALUFunc[2] => ALUFunc_IDEX[2]~reg0.DATAIN
R1Reg[0] => R1Reg_IDEX[0]~reg0.DATAIN
R1Reg[1] => R1Reg_IDEX[1]~reg0.DATAIN
R1Reg[2] => R1Reg_IDEX[2]~reg0.DATAIN
R1Reg[3] => R1Reg_IDEX[3]~reg0.DATAIN
R1Reg[4] => R1Reg_IDEX[4]~reg0.DATAIN
R1Reg[5] => R1Reg_IDEX[5]~reg0.DATAIN
R1Reg[6] => R1Reg_IDEX[6]~reg0.DATAIN
R1Reg[7] => R1Reg_IDEX[7]~reg0.DATAIN
R1Reg[8] => R1Reg_IDEX[8]~reg0.DATAIN
R1Reg[9] => R1Reg_IDEX[9]~reg0.DATAIN
R1Reg[10] => R1Reg_IDEX[10]~reg0.DATAIN
R1Reg[11] => R1Reg_IDEX[11]~reg0.DATAIN
R1Reg[12] => R1Reg_IDEX[12]~reg0.DATAIN
R1Reg[13] => R1Reg_IDEX[13]~reg0.DATAIN
R1Reg[14] => R1Reg_IDEX[14]~reg0.DATAIN
R1Reg[15] => R1Reg_IDEX[15]~reg0.DATAIN
R2Reg[0] => R2Reg_IDEX[0]~reg0.DATAIN
R2Reg[1] => R2Reg_IDEX[1]~reg0.DATAIN
R2Reg[2] => R2Reg_IDEX[2]~reg0.DATAIN
R2Reg[3] => R2Reg_IDEX[3]~reg0.DATAIN
R2Reg[4] => R2Reg_IDEX[4]~reg0.DATAIN
R2Reg[5] => R2Reg_IDEX[5]~reg0.DATAIN
R2Reg[6] => R2Reg_IDEX[6]~reg0.DATAIN
R2Reg[7] => R2Reg_IDEX[7]~reg0.DATAIN
R2Reg[8] => R2Reg_IDEX[8]~reg0.DATAIN
R2Reg[9] => R2Reg_IDEX[9]~reg0.DATAIN
R2Reg[10] => R2Reg_IDEX[10]~reg0.DATAIN
R2Reg[11] => R2Reg_IDEX[11]~reg0.DATAIN
R2Reg[12] => R2Reg_IDEX[12]~reg0.DATAIN
R2Reg[13] => R2Reg_IDEX[13]~reg0.DATAIN
R2Reg[14] => R2Reg_IDEX[14]~reg0.DATAIN
R2Reg[15] => R2Reg_IDEX[15]~reg0.DATAIN
immediate16[0] => immediate16_IDEX[0]~reg0.DATAIN
immediate16[1] => immediate16_IDEX[1]~reg0.DATAIN
immediate16[2] => immediate16_IDEX[2]~reg0.DATAIN
immediate16[3] => immediate16_IDEX[3]~reg0.DATAIN
immediate16[4] => immediate16_IDEX[4]~reg0.DATAIN
immediate16[5] => immediate16_IDEX[5]~reg0.DATAIN
immediate16[6] => immediate16_IDEX[6]~reg0.DATAIN
immediate16[7] => immediate16_IDEX[7]~reg0.DATAIN
immediate16[8] => immediate16_IDEX[8]~reg0.DATAIN
immediate16[9] => immediate16_IDEX[9]~reg0.DATAIN
immediate16[10] => immediate16_IDEX[10]~reg0.DATAIN
immediate16[11] => immediate16_IDEX[11]~reg0.DATAIN
immediate16[12] => immediate16_IDEX[12]~reg0.DATAIN
immediate16[13] => immediate16_IDEX[13]~reg0.DATAIN
immediate16[14] => immediate16_IDEX[14]~reg0.DATAIN
immediate16[15] => immediate16_IDEX[15]~reg0.DATAIN
R2AD[0] => R2AD_IDEX[0]~reg0.DATAIN
R2AD[1] => R2AD_IDEX[1]~reg0.DATAIN
R2AD[2] => R2AD_IDEX[2]~reg0.DATAIN
R1AD[0] => R1AD_IDEX[0]~reg0.DATAIN
R1AD[1] => R1AD_IDEX[1]~reg0.DATAIN
R1AD[2] => R1AD_IDEX[2]~reg0.DATAIN
jumpShortAddr[0] => jumpShortAddr_IDEX[0]~reg0.DATAIN
jumpShortAddr[1] => jumpShortAddr_IDEX[1]~reg0.DATAIN
jumpShortAddr[2] => jumpShortAddr_IDEX[2]~reg0.DATAIN
jumpShortAddr[3] => jumpShortAddr_IDEX[3]~reg0.DATAIN
jumpShortAddr[4] => jumpShortAddr_IDEX[4]~reg0.DATAIN
jumpShortAddr[5] => jumpShortAddr_IDEX[5]~reg0.DATAIN
jumpShortAddr[6] => jumpShortAddr_IDEX[6]~reg0.DATAIN
jumpShortAddr[7] => jumpShortAddr_IDEX[7]~reg0.DATAIN
jumpShortAddr[8] => jumpShortAddr_IDEX[8]~reg0.DATAIN
jumpShortAddr[9] => jumpShortAddr_IDEX[9]~reg0.DATAIN
jumpShortAddr[10] => jumpShortAddr_IDEX[10]~reg0.DATAIN
jumpShortAddr[11] => jumpShortAddr_IDEX[11]~reg0.DATAIN
isEOR_IDEX <= isEOR_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
wasJumpOut_IDEX <= wasJumpOut_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isJump_IDEX <= isJump_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isJR_IDEX <= isJR_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isBranch_IDEX <= isBranch_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isR_IDEX <= isR_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isMFPC_IDEX <= isMFPC_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isLW_IDEX <= isLW_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isSW_IDEX <= isSW_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isReadDigit_IDEX <= isReadDigit_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
isWriteDigit_IDEX <= isWriteDigit_IDEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUFunc_IDEX[0] <= ALUFunc_IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUFunc_IDEX[1] <= ALUFunc_IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUFunc_IDEX[2] <= ALUFunc_IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[0] <= R1Reg_IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[1] <= R1Reg_IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[2] <= R1Reg_IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[3] <= R1Reg_IDEX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[4] <= R1Reg_IDEX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[5] <= R1Reg_IDEX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[6] <= R1Reg_IDEX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[7] <= R1Reg_IDEX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[8] <= R1Reg_IDEX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[9] <= R1Reg_IDEX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[10] <= R1Reg_IDEX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[11] <= R1Reg_IDEX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[12] <= R1Reg_IDEX[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[13] <= R1Reg_IDEX[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[14] <= R1Reg_IDEX[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1Reg_IDEX[15] <= R1Reg_IDEX[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[0] <= R2Reg_IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[1] <= R2Reg_IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[2] <= R2Reg_IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[3] <= R2Reg_IDEX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[4] <= R2Reg_IDEX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[5] <= R2Reg_IDEX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[6] <= R2Reg_IDEX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[7] <= R2Reg_IDEX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[8] <= R2Reg_IDEX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[9] <= R2Reg_IDEX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[10] <= R2Reg_IDEX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[11] <= R2Reg_IDEX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[12] <= R2Reg_IDEX[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[13] <= R2Reg_IDEX[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[14] <= R2Reg_IDEX[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_IDEX[15] <= R2Reg_IDEX[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[0] <= immediate16_IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[1] <= immediate16_IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[2] <= immediate16_IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[3] <= immediate16_IDEX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[4] <= immediate16_IDEX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[5] <= immediate16_IDEX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[6] <= immediate16_IDEX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[7] <= immediate16_IDEX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[8] <= immediate16_IDEX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[9] <= immediate16_IDEX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[10] <= immediate16_IDEX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[11] <= immediate16_IDEX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[12] <= immediate16_IDEX[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[13] <= immediate16_IDEX[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[14] <= immediate16_IDEX[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate16_IDEX[15] <= immediate16_IDEX[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2AD_IDEX[0] <= R2AD_IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2AD_IDEX[1] <= R2AD_IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2AD_IDEX[2] <= R2AD_IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1AD_IDEX[0] <= R1AD_IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1AD_IDEX[1] <= R1AD_IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R1AD_IDEX[2] <= R1AD_IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[0] <= jumpShortAddr_IDEX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[1] <= jumpShortAddr_IDEX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[2] <= jumpShortAddr_IDEX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[3] <= jumpShortAddr_IDEX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[4] <= jumpShortAddr_IDEX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[5] <= jumpShortAddr_IDEX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[6] <= jumpShortAddr_IDEX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[7] <= jumpShortAddr_IDEX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[8] <= jumpShortAddr_IDEX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[9] <= jumpShortAddr_IDEX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[10] <= jumpShortAddr_IDEX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpShortAddr_IDEX[11] <= jumpShortAddr_IDEX[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|selector:Selector1
regAddress[0] => MPlexerNo10:U0.regAddress[0]
regAddress[1] => MPlexerNo10:U0.regAddress[1]
regAddress[2] => MPlexerNo10:U0.regAddress[2]
regAddress[3] => MPlexerNo10:U0.regAddress[3]
regAddress[4] => MPlexerNo10:U0.regAddress[4]
regAddress[5] => MPlexerNo10:U0.regAddress[5]
regAddress[6] => MPlexerNo10:U0.regAddress[6]
regAddress[7] => MPlexerNo10:U0.regAddress[7]
regAddress[8] => MPlexerNo10:U0.regAddress[8]
regAddress[9] => MPlexerNo10:U0.regAddress[9]
regAddress[10] => MPlexerNo10:U0.regAddress[10]
regAddress[11] => MPlexerNo10:U0.regAddress[11]
regAddress[12] => MPlexerNo10:U0.regAddress[12]
regAddress[13] => MPlexerNo10:U0.regAddress[13]
regAddress[14] => MPlexerNo10:U0.regAddress[14]
regAddress[15] => MPlexerNo10:U0.regAddress[15]
regAD_MEM[0] => MPlexerNo10:U0.regAD_MEM[0]
regAD_MEM[1] => MPlexerNo10:U0.regAD_MEM[1]
regAD_MEM[2] => MPlexerNo10:U0.regAD_MEM[2]
regAD_MEM[3] => MPlexerNo10:U0.regAD_MEM[3]
regAD_MEM[4] => MPlexerNo10:U0.regAD_MEM[4]
regAD_MEM[5] => MPlexerNo10:U0.regAD_MEM[5]
regAD_MEM[6] => MPlexerNo10:U0.regAD_MEM[6]
regAD_MEM[7] => MPlexerNo10:U0.regAD_MEM[7]
regAD_MEM[8] => MPlexerNo10:U0.regAD_MEM[8]
regAD_MEM[9] => MPlexerNo10:U0.regAD_MEM[9]
regAD_MEM[10] => MPlexerNo10:U0.regAD_MEM[10]
regAD_MEM[11] => MPlexerNo10:U0.regAD_MEM[11]
regAD_MEM[12] => MPlexerNo10:U0.regAD_MEM[12]
regAD_MEM[13] => MPlexerNo10:U0.regAD_MEM[13]
regAD_MEM[14] => MPlexerNo10:U0.regAD_MEM[14]
regAD_MEM[15] => MPlexerNo10:U0.regAD_MEM[15]
regAD_WB[0] => MPlexerNo10:U0.regAD_WB[0]
regAD_WB[1] => MPlexerNo10:U0.regAD_WB[1]
regAD_WB[2] => MPlexerNo10:U0.regAD_WB[2]
regAD_WB[3] => MPlexerNo10:U0.regAD_WB[3]
regAD_WB[4] => MPlexerNo10:U0.regAD_WB[4]
regAD_WB[5] => MPlexerNo10:U0.regAD_WB[5]
regAD_WB[6] => MPlexerNo10:U0.regAD_WB[6]
regAD_WB[7] => MPlexerNo10:U0.regAD_WB[7]
regAD_WB[8] => MPlexerNo10:U0.regAD_WB[8]
regAD_WB[9] => MPlexerNo10:U0.regAD_WB[9]
regAD_WB[10] => MPlexerNo10:U0.regAD_WB[10]
regAD_WB[11] => MPlexerNo10:U0.regAD_WB[11]
regAD_WB[12] => MPlexerNo10:U0.regAD_WB[12]
regAD_WB[13] => MPlexerNo10:U0.regAD_WB[13]
regAD_WB[14] => MPlexerNo10:U0.regAD_WB[14]
regAD_WB[15] => MPlexerNo10:U0.regAD_WB[15]
operation[0] => MPlexerNo10:U0.s[0]
operation[1] => MPlexerNo10:U0.s[1]
Output[0] <= MPlexerNo10:U0.outm[0]
Output[1] <= MPlexerNo10:U0.outm[1]
Output[2] <= MPlexerNo10:U0.outm[2]
Output[3] <= MPlexerNo10:U0.outm[3]
Output[4] <= MPlexerNo10:U0.outm[4]
Output[5] <= MPlexerNo10:U0.outm[5]
Output[6] <= MPlexerNo10:U0.outm[6]
Output[7] <= MPlexerNo10:U0.outm[7]
Output[8] <= MPlexerNo10:U0.outm[8]
Output[9] <= MPlexerNo10:U0.outm[9]
Output[10] <= MPlexerNo10:U0.outm[10]
Output[11] <= MPlexerNo10:U0.outm[11]
Output[12] <= MPlexerNo10:U0.outm[12]
Output[13] <= MPlexerNo10:U0.outm[13]
Output[14] <= MPlexerNo10:U0.outm[14]
Output[15] <= MPlexerNo10:U0.outm[15]


|MyCircuit|selector:Selector1|MPlexerNo10:U0
regAddress[0] => Mux15.IN1
regAddress[1] => Mux14.IN1
regAddress[2] => Mux13.IN1
regAddress[3] => Mux12.IN1
regAddress[4] => Mux11.IN1
regAddress[5] => Mux10.IN1
regAddress[6] => Mux9.IN1
regAddress[7] => Mux8.IN1
regAddress[8] => Mux7.IN1
regAddress[9] => Mux6.IN1
regAddress[10] => Mux5.IN1
regAddress[11] => Mux4.IN1
regAddress[12] => Mux3.IN1
regAddress[13] => Mux2.IN1
regAddress[14] => Mux1.IN1
regAddress[15] => Mux0.IN1
regAD_MEM[0] => Mux15.IN2
regAD_MEM[1] => Mux14.IN2
regAD_MEM[2] => Mux13.IN2
regAD_MEM[3] => Mux12.IN2
regAD_MEM[4] => Mux11.IN2
regAD_MEM[5] => Mux10.IN2
regAD_MEM[6] => Mux9.IN2
regAD_MEM[7] => Mux8.IN2
regAD_MEM[8] => Mux7.IN2
regAD_MEM[9] => Mux6.IN2
regAD_MEM[10] => Mux5.IN2
regAD_MEM[11] => Mux4.IN2
regAD_MEM[12] => Mux3.IN2
regAD_MEM[13] => Mux2.IN2
regAD_MEM[14] => Mux1.IN2
regAD_MEM[15] => Mux0.IN2
regAD_WB[0] => Mux15.IN3
regAD_WB[1] => Mux14.IN3
regAD_WB[2] => Mux13.IN3
regAD_WB[3] => Mux12.IN3
regAD_WB[4] => Mux11.IN3
regAD_WB[5] => Mux10.IN3
regAD_WB[6] => Mux9.IN3
regAD_WB[7] => Mux8.IN3
regAD_WB[8] => Mux7.IN3
regAD_WB[9] => Mux6.IN3
regAD_WB[10] => Mux5.IN3
regAD_WB[11] => Mux4.IN3
regAD_WB[12] => Mux3.IN3
regAD_WB[13] => Mux2.IN3
regAD_WB[14] => Mux1.IN3
regAD_WB[15] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
outm[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outm[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outm[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outm[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outm[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outm[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outm[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outm[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outm[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outm[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outm[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outm[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outm[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outm[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outm[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outm[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|selector:Selector2
regAddress[0] => MPlexerNo10:U0.regAddress[0]
regAddress[1] => MPlexerNo10:U0.regAddress[1]
regAddress[2] => MPlexerNo10:U0.regAddress[2]
regAddress[3] => MPlexerNo10:U0.regAddress[3]
regAddress[4] => MPlexerNo10:U0.regAddress[4]
regAddress[5] => MPlexerNo10:U0.regAddress[5]
regAddress[6] => MPlexerNo10:U0.regAddress[6]
regAddress[7] => MPlexerNo10:U0.regAddress[7]
regAddress[8] => MPlexerNo10:U0.regAddress[8]
regAddress[9] => MPlexerNo10:U0.regAddress[9]
regAddress[10] => MPlexerNo10:U0.regAddress[10]
regAddress[11] => MPlexerNo10:U0.regAddress[11]
regAddress[12] => MPlexerNo10:U0.regAddress[12]
regAddress[13] => MPlexerNo10:U0.regAddress[13]
regAddress[14] => MPlexerNo10:U0.regAddress[14]
regAddress[15] => MPlexerNo10:U0.regAddress[15]
regAD_MEM[0] => MPlexerNo10:U0.regAD_MEM[0]
regAD_MEM[1] => MPlexerNo10:U0.regAD_MEM[1]
regAD_MEM[2] => MPlexerNo10:U0.regAD_MEM[2]
regAD_MEM[3] => MPlexerNo10:U0.regAD_MEM[3]
regAD_MEM[4] => MPlexerNo10:U0.regAD_MEM[4]
regAD_MEM[5] => MPlexerNo10:U0.regAD_MEM[5]
regAD_MEM[6] => MPlexerNo10:U0.regAD_MEM[6]
regAD_MEM[7] => MPlexerNo10:U0.regAD_MEM[7]
regAD_MEM[8] => MPlexerNo10:U0.regAD_MEM[8]
regAD_MEM[9] => MPlexerNo10:U0.regAD_MEM[9]
regAD_MEM[10] => MPlexerNo10:U0.regAD_MEM[10]
regAD_MEM[11] => MPlexerNo10:U0.regAD_MEM[11]
regAD_MEM[12] => MPlexerNo10:U0.regAD_MEM[12]
regAD_MEM[13] => MPlexerNo10:U0.regAD_MEM[13]
regAD_MEM[14] => MPlexerNo10:U0.regAD_MEM[14]
regAD_MEM[15] => MPlexerNo10:U0.regAD_MEM[15]
regAD_WB[0] => MPlexerNo10:U0.regAD_WB[0]
regAD_WB[1] => MPlexerNo10:U0.regAD_WB[1]
regAD_WB[2] => MPlexerNo10:U0.regAD_WB[2]
regAD_WB[3] => MPlexerNo10:U0.regAD_WB[3]
regAD_WB[4] => MPlexerNo10:U0.regAD_WB[4]
regAD_WB[5] => MPlexerNo10:U0.regAD_WB[5]
regAD_WB[6] => MPlexerNo10:U0.regAD_WB[6]
regAD_WB[7] => MPlexerNo10:U0.regAD_WB[7]
regAD_WB[8] => MPlexerNo10:U0.regAD_WB[8]
regAD_WB[9] => MPlexerNo10:U0.regAD_WB[9]
regAD_WB[10] => MPlexerNo10:U0.regAD_WB[10]
regAD_WB[11] => MPlexerNo10:U0.regAD_WB[11]
regAD_WB[12] => MPlexerNo10:U0.regAD_WB[12]
regAD_WB[13] => MPlexerNo10:U0.regAD_WB[13]
regAD_WB[14] => MPlexerNo10:U0.regAD_WB[14]
regAD_WB[15] => MPlexerNo10:U0.regAD_WB[15]
operation[0] => MPlexerNo10:U0.s[0]
operation[1] => MPlexerNo10:U0.s[1]
Output[0] <= MPlexerNo10:U0.outm[0]
Output[1] <= MPlexerNo10:U0.outm[1]
Output[2] <= MPlexerNo10:U0.outm[2]
Output[3] <= MPlexerNo10:U0.outm[3]
Output[4] <= MPlexerNo10:U0.outm[4]
Output[5] <= MPlexerNo10:U0.outm[5]
Output[6] <= MPlexerNo10:U0.outm[6]
Output[7] <= MPlexerNo10:U0.outm[7]
Output[8] <= MPlexerNo10:U0.outm[8]
Output[9] <= MPlexerNo10:U0.outm[9]
Output[10] <= MPlexerNo10:U0.outm[10]
Output[11] <= MPlexerNo10:U0.outm[11]
Output[12] <= MPlexerNo10:U0.outm[12]
Output[13] <= MPlexerNo10:U0.outm[13]
Output[14] <= MPlexerNo10:U0.outm[14]
Output[15] <= MPlexerNo10:U0.outm[15]


|MyCircuit|selector:Selector2|MPlexerNo10:U0
regAddress[0] => Mux15.IN1
regAddress[1] => Mux14.IN1
regAddress[2] => Mux13.IN1
regAddress[3] => Mux12.IN1
regAddress[4] => Mux11.IN1
regAddress[5] => Mux10.IN1
regAddress[6] => Mux9.IN1
regAddress[7] => Mux8.IN1
regAddress[8] => Mux7.IN1
regAddress[9] => Mux6.IN1
regAddress[10] => Mux5.IN1
regAddress[11] => Mux4.IN1
regAddress[12] => Mux3.IN1
regAddress[13] => Mux2.IN1
regAddress[14] => Mux1.IN1
regAddress[15] => Mux0.IN1
regAD_MEM[0] => Mux15.IN2
regAD_MEM[1] => Mux14.IN2
regAD_MEM[2] => Mux13.IN2
regAD_MEM[3] => Mux12.IN2
regAD_MEM[4] => Mux11.IN2
regAD_MEM[5] => Mux10.IN2
regAD_MEM[6] => Mux9.IN2
regAD_MEM[7] => Mux8.IN2
regAD_MEM[8] => Mux7.IN2
regAD_MEM[9] => Mux6.IN2
regAD_MEM[10] => Mux5.IN2
regAD_MEM[11] => Mux4.IN2
regAD_MEM[12] => Mux3.IN2
regAD_MEM[13] => Mux2.IN2
regAD_MEM[14] => Mux1.IN2
regAD_MEM[15] => Mux0.IN2
regAD_WB[0] => Mux15.IN3
regAD_WB[1] => Mux14.IN3
regAD_WB[2] => Mux13.IN3
regAD_WB[3] => Mux12.IN3
regAD_WB[4] => Mux11.IN3
regAD_WB[5] => Mux10.IN3
regAD_WB[6] => Mux9.IN3
regAD_WB[7] => Mux8.IN3
regAD_WB[8] => Mux7.IN3
regAD_WB[9] => Mux6.IN3
regAD_WB[10] => Mux5.IN3
regAD_WB[11] => Mux4.IN3
regAD_WB[12] => Mux3.IN3
regAD_WB[13] => Mux2.IN3
regAD_WB[14] => Mux1.IN3
regAD_WB[15] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
outm[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outm[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outm[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outm[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outm[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outm[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outm[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outm[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outm[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outm[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outm[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outm[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outm[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outm[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outm[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outm[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|forwarder:ForwardUnit
regRS_address[0] => ForwarderNo1:U0.regRS_address[0]
regRS_address[1] => ForwarderNo1:U0.regRS_address[1]
regRS_address[2] => ForwarderNo1:U0.regRS_address[2]
regRT_address[0] => ForwarderNo1:U0.regRT_address[0]
regRT_address[1] => ForwarderNo1:U0.regRT_address[1]
regRT_address[2] => ForwarderNo1:U0.regRT_address[2]
regRD_EX_address[0] => ForwarderNo1:U0.regRD_EX_address[0]
regRD_EX_address[1] => ForwarderNo1:U0.regRD_EX_address[1]
regRD_EX_address[2] => ForwarderNo1:U0.regRD_EX_address[2]
regRD_MEM_address[0] => ForwarderNo1:U0.regRD_MEM_address[0]
regRD_MEM_address[1] => ForwarderNo1:U0.regRD_MEM_address[1]
regRD_MEM_address[2] => ForwarderNo1:U0.regRD_MEM_address[2]
ForwardA[0] <= ForwarderNo1:U0.ForwardA[0]
ForwardA[1] <= ForwarderNo1:U0.ForwardA[1]
ForwardB[0] <= ForwarderNo1:U0.ForwardB[0]
ForwardB[1] <= ForwarderNo1:U0.ForwardB[1]


|MyCircuit|forwarder:ForwardUnit|ForwarderNo1:U0
regRS_address[0] => Equal0.IN2
regRS_address[0] => Equal1.IN2
regRS_address[1] => Equal0.IN1
regRS_address[1] => Equal1.IN1
regRS_address[2] => Equal0.IN0
regRS_address[2] => Equal1.IN0
regRT_address[0] => Equal2.IN2
regRT_address[0] => Equal3.IN2
regRT_address[1] => Equal2.IN1
regRT_address[1] => Equal3.IN1
regRT_address[2] => Equal2.IN0
regRT_address[2] => Equal3.IN0
regRD_EX_address[0] => Equal0.IN5
regRD_EX_address[0] => Equal2.IN5
regRD_EX_address[1] => Equal0.IN4
regRD_EX_address[1] => Equal2.IN4
regRD_EX_address[2] => Equal0.IN3
regRD_EX_address[2] => Equal2.IN3
regRD_MEM_address[0] => Equal1.IN5
regRD_MEM_address[0] => Equal3.IN5
regRD_MEM_address[1] => Equal1.IN4
regRD_MEM_address[1] => Equal3.IN4
regRD_MEM_address[2] => Equal1.IN3
regRD_MEM_address[2] => Equal3.IN3
ForwardA[0] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardA[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[0] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[1] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16
A[0] => ALU1:U0.a
A[1] => ALU2:U1.a
A[2] => ALU2:U2.a
A[3] => ALU2:U3.a
A[4] => ALU2:U4.a
A[5] => ALU2:U5.a
A[6] => ALU2:U6.a
A[7] => ALU2:U7.a
A[8] => ALU2:U8.a
A[9] => ALU2:U9.a
A[10] => ALU2:U10.a
A[11] => ALU2:U11.a
A[12] => ALU2:U12.a
A[13] => ALU2:U13.a
A[14] => ALU2:U14.a
A[15] => ALU2:U15.a
A[15] => ComparerNo1:U18.x1
B[0] => ALU1:U0.b
B[1] => ALU2:U1.b
B[2] => ALU2:U2.b
B[3] => ALU2:U3.b
B[4] => ALU2:U4.b
B[5] => ALU2:U5.b
B[6] => ALU2:U6.b
B[7] => ALU2:U7.b
B[8] => ALU2:U8.b
B[9] => ALU2:U9.b
B[10] => ALU2:U10.b
B[11] => ALU2:U11.b
B[12] => ALU2:U12.b
B[13] => ALU2:U13.b
B[14] => ALU2:U14.b
B[15] => ALU2:U15.b
opcode[0] => ALU1:U0.opcode[0]
opcode[0] => ALU2:U1.opcode[0]
opcode[0] => ALU2:U2.opcode[0]
opcode[0] => ALU2:U3.opcode[0]
opcode[0] => ALU2:U4.opcode[0]
opcode[0] => ALU2:U5.opcode[0]
opcode[0] => ALU2:U6.opcode[0]
opcode[0] => ALU2:U7.opcode[0]
opcode[0] => ALU2:U8.opcode[0]
opcode[0] => ALU2:U9.opcode[0]
opcode[0] => ALU2:U10.opcode[0]
opcode[0] => ALU2:U11.opcode[0]
opcode[0] => ALU2:U12.opcode[0]
opcode[0] => ALU2:U13.opcode[0]
opcode[0] => ALU2:U14.opcode[0]
opcode[0] => ALU2:U15.opcode[0]
opcode[0] => MPlexerNo7:U17.s[0]
opcode[1] => ALU1:U0.opcode[1]
opcode[1] => ALU2:U1.opcode[1]
opcode[1] => ALU2:U2.opcode[1]
opcode[1] => ALU2:U3.opcode[1]
opcode[1] => ALU2:U4.opcode[1]
opcode[1] => ALU2:U5.opcode[1]
opcode[1] => ALU2:U6.opcode[1]
opcode[1] => ALU2:U7.opcode[1]
opcode[1] => ALU2:U8.opcode[1]
opcode[1] => ALU2:U9.opcode[1]
opcode[1] => ALU2:U10.opcode[1]
opcode[1] => ALU2:U11.opcode[1]
opcode[1] => ALU2:U12.opcode[1]
opcode[1] => ALU2:U13.opcode[1]
opcode[1] => ALU2:U14.opcode[1]
opcode[1] => ALU2:U15.opcode[1]
opcode[1] => MPlexerNo7:U17.s[1]
opcode[2] => ALU1:U0.opcode[2]
opcode[2] => ALU2:U1.opcode[2]
opcode[2] => ALU2:U2.opcode[2]
opcode[2] => ALU2:U3.opcode[2]
opcode[2] => ALU2:U4.opcode[2]
opcode[2] => ALU2:U5.opcode[2]
opcode[2] => ALU2:U6.opcode[2]
opcode[2] => ALU2:U7.opcode[2]
opcode[2] => ALU2:U8.opcode[2]
opcode[2] => ALU2:U9.opcode[2]
opcode[2] => ALU2:U10.opcode[2]
opcode[2] => ALU2:U11.opcode[2]
opcode[2] => ALU2:U12.opcode[2]
opcode[2] => ALU2:U13.opcode[2]
opcode[2] => ALU2:U14.opcode[2]
opcode[2] => ALU2:U15.opcode[2]
opcode[2] => MPlexerNo7:U17.s[2]
Result[0] <= MPlexerNo8:U19.res[0]
Result[1] <= MPlexerNo8:U19.res[1]
Result[2] <= MPlexerNo8:U19.res[2]
Result[3] <= MPlexerNo8:U19.res[3]
Result[4] <= MPlexerNo8:U19.res[4]
Result[5] <= MPlexerNo8:U19.res[5]
Result[6] <= MPlexerNo8:U19.res[6]
Result[7] <= MPlexerNo8:U19.res[7]
Result[8] <= MPlexerNo8:U19.res[8]
Result[9] <= MPlexerNo8:U19.res[9]
Result[10] <= MPlexerNo8:U19.res[10]
Result[11] <= MPlexerNo8:U19.res[11]
Result[12] <= MPlexerNo8:U19.res[12]
Result[13] <= MPlexerNo8:U19.res[13]
Result[14] <= MPlexerNo8:U19.res[14]
Result[15] <= MPlexerNo8:U19.res[15]
Overflow <= MYXOR2:U16.compOut


|MyCircuit|ALU:ALU16|ALU1:U0
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU1:U0|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU1:U0|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU1:U0|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U1|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U1|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U1|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U2|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U2|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U2|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U3|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U3|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U3|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U4|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U4|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U4|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U5|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U5|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U5|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U6|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U6|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U6|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U7|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U7|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U7|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U8|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U8|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U8|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U9|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U9|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U9|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U10|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U10|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U10|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U11|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U11|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U11|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U12|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U12|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U12|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U13|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U13|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U13|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U14|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U14|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U14|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15
a => MPlexerNo1:U0.x
b => MPlexerNo9:U1.x
CarryIn => AdderNo1:U4.cin
opcode[0] => ALUcontrol:A0.opcode[0]
opcode[1] => ALUcontrol:A0.opcode[1]
opcode[2] => ALUcontrol:A0.opcode[2]
CarryOut <= AdderNo1:U4.cout
Result <= MPlexerNo2:U6.res


|MyCircuit|ALU:ALU16|ALU2:U15|ALUcontrol:A0
opcode[0] => MPlexerNo3:A0.s[0]
opcode[0] => MPlexerNo4:A1.s[0]
opcode[0] => MPlexerNo5:A2.s[0]
opcode[0] => MPlexerNo6:A3.s[0]
opcode[1] => MPlexerNo3:A0.s[1]
opcode[1] => MPlexerNo4:A1.s[1]
opcode[1] => MPlexerNo5:A2.s[1]
opcode[1] => MPlexerNo6:A3.s[1]
opcode[2] => MPlexerNo3:A0.s[2]
opcode[2] => MPlexerNo4:A1.s[2]
opcode[2] => MPlexerNo5:A2.s[2]
opcode[2] => MPlexerNo6:A3.s[2]
Operation[0] <= MPlexerNo3:A0.res[0]
Operation[1] <= MPlexerNo3:A0.res[1]
BInvert[0] <= MPlexerNo5:A2.res[0]
BInvert[1] <= MPlexerNo5:A2.res[1]
AInvert <= MPlexerNo4:A1.res
CarryIn <= MPlexerNo6:A3.res


|MyCircuit|ALU:ALU16|ALU2:U15|ALUcontrol:A0|MPlexerNo3:A0
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|ALUcontrol:A0|MPlexerNo4:A1
s[0] => Mux0.IN5
s[1] => ~NO_FANOUT~
s[2] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|ALUcontrol:A0|MPlexerNo5:A2
s[0] => Mux1.IN10
s[1] => Mux0.IN5
s[1] => Mux1.IN9
s[2] => Mux0.IN4
s[2] => Mux1.IN8
res[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|ALUcontrol:A0|MPlexerNo6:A3
s[0] => res.DATAIN
s[1] => ~NO_FANOUT~
s[2] => ~NO_FANOUT~
res <= s[0].DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|MPlexerNo1:U0
x => outm.DATAB
x => outm.DATAA
s => outm.OUTPUTSELECT
outm <= outm.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|MPlexerNo9:U1
x => Mux0.IN3
x => Mux0.IN2
s[0] => Mux0.IN5
s[1] => Mux0.IN4
outm <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|MYAND2:U2
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|MYOR2:U3
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|AdderNo1:U4
x1 => out2.IN0
x1 => cout.IN0
x1 => cout.IN0
x2 => out2.IN1
x2 => cout.IN0
x2 => cout.IN1
cin => out2.IN1
cin => cout.IN1
cin => cout.IN1
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|MYXOR2:U5
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ALU2:U15|MPlexerNo2:U6
x1 => Mux0.IN0
x2 => Mux0.IN1
x3 => Mux0.IN2
x4 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|MYXOR2:U16
x1 => compOut.IN0
x2 => compOut.IN1
compOut <= compOut.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|MPlexerNo7:U17
s[0] => Mux0.IN10
s[1] => Mux0.IN9
s[2] => Mux0.IN8
opt <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|ComparerNo1:U18
x1 => out2[15].DATAIN
out2[0] <= <GND>
out2[1] <= <GND>
out2[2] <= <GND>
out2[3] <= <GND>
out2[4] <= <GND>
out2[5] <= <GND>
out2[6] <= <GND>
out2[7] <= <GND>
out2[8] <= <GND>
out2[9] <= <GND>
out2[10] <= <GND>
out2[11] <= <GND>
out2[12] <= <GND>
out2[13] <= <GND>
out2[14] <= <GND>
out2[15] <= x1.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|ALU:ALU16|MPlexerNo8:U19
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
s => res.OUTPUTSELECT
ALURes[0] => res.DATAB
ALURes[1] => res.DATAB
ALURes[2] => res.DATAB
ALURes[3] => res.DATAB
ALURes[4] => res.DATAB
ALURes[5] => res.DATAB
ALURes[6] => res.DATAB
ALURes[7] => res.DATAB
ALURes[8] => res.DATAB
ALURes[9] => res.DATAB
ALURes[10] => res.DATAB
ALURes[11] => res.DATAB
ALURes[12] => res.DATAB
ALURes[13] => res.DATAB
ALURes[14] => res.DATAB
ALURes[15] => res.DATAB
compRes[0] => res.DATAA
compRes[1] => res.DATAA
compRes[2] => res.DATAA
compRes[3] => res.DATAA
compRes[4] => res.DATAA
compRes[5] => res.DATAA
compRes[6] => res.DATAA
compRes[7] => res.DATAA
compRes[8] => res.DATAA
compRes[9] => res.DATAA
compRes[10] => res.DATAA
compRes[11] => res.DATAA
compRes[12] => res.DATAA
compRes[13] => res.DATAA
compRes[14] => res.DATAA
compRes[15] => res.DATAA
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg_EX_MEM:EXMEMREG
Clock => PipelineRegisterNo3:U0.clk
isLW => PipelineRegisterNo3:U0.isLW
WriteEnable => PipelineRegisterNo3:U0.WriteEnable
ReadDigit => PipelineRegisterNo3:U0.ReadDigit
WriteDigit => PipelineRegisterNo3:U0.WriteDigit
R2Reg[0] => PipelineRegisterNo3:U0.R2Reg[0]
R2Reg[1] => PipelineRegisterNo3:U0.R2Reg[1]
R2Reg[2] => PipelineRegisterNo3:U0.R2Reg[2]
R2Reg[3] => PipelineRegisterNo3:U0.R2Reg[3]
R2Reg[4] => PipelineRegisterNo3:U0.R2Reg[4]
R2Reg[5] => PipelineRegisterNo3:U0.R2Reg[5]
R2Reg[6] => PipelineRegisterNo3:U0.R2Reg[6]
R2Reg[7] => PipelineRegisterNo3:U0.R2Reg[7]
R2Reg[8] => PipelineRegisterNo3:U0.R2Reg[8]
R2Reg[9] => PipelineRegisterNo3:U0.R2Reg[9]
R2Reg[10] => PipelineRegisterNo3:U0.R2Reg[10]
R2Reg[11] => PipelineRegisterNo3:U0.R2Reg[11]
R2Reg[12] => PipelineRegisterNo3:U0.R2Reg[12]
R2Reg[13] => PipelineRegisterNo3:U0.R2Reg[13]
R2Reg[14] => PipelineRegisterNo3:U0.R2Reg[14]
R2Reg[15] => PipelineRegisterNo3:U0.R2Reg[15]
Result[0] => PipelineRegisterNo3:U0.Result[0]
Result[1] => PipelineRegisterNo3:U0.Result[1]
Result[2] => PipelineRegisterNo3:U0.Result[2]
Result[3] => PipelineRegisterNo3:U0.Result[3]
Result[4] => PipelineRegisterNo3:U0.Result[4]
Result[5] => PipelineRegisterNo3:U0.Result[5]
Result[6] => PipelineRegisterNo3:U0.Result[6]
Result[7] => PipelineRegisterNo3:U0.Result[7]
Result[8] => PipelineRegisterNo3:U0.Result[8]
Result[9] => PipelineRegisterNo3:U0.Result[9]
Result[10] => PipelineRegisterNo3:U0.Result[10]
Result[11] => PipelineRegisterNo3:U0.Result[11]
Result[12] => PipelineRegisterNo3:U0.Result[12]
Result[13] => PipelineRegisterNo3:U0.Result[13]
Result[14] => PipelineRegisterNo3:U0.Result[14]
Result[15] => PipelineRegisterNo3:U0.Result[15]
RegAD[0] => PipelineRegisterNo3:U0.RegAD[0]
RegAD[1] => PipelineRegisterNo3:U0.RegAD[1]
RegAD[2] => PipelineRegisterNo3:U0.RegAD[2]
isLW_EXMEM <= PipelineRegisterNo3:U0.isLW_EXMEM
WriteEnable_EXMEM <= PipelineRegisterNo3:U0.WriteEnable_EXMEM
ReadDigit_EXMEM <= PipelineRegisterNo3:U0.ReadDigit_EXMEM
PrintDigit_EXMEM <= PipelineRegisterNo3:U0.WriteDigit_EXMEM
R2Reg_EXMEM[0] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[0]
R2Reg_EXMEM[1] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[1]
R2Reg_EXMEM[2] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[2]
R2Reg_EXMEM[3] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[3]
R2Reg_EXMEM[4] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[4]
R2Reg_EXMEM[5] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[5]
R2Reg_EXMEM[6] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[6]
R2Reg_EXMEM[7] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[7]
R2Reg_EXMEM[8] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[8]
R2Reg_EXMEM[9] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[9]
R2Reg_EXMEM[10] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[10]
R2Reg_EXMEM[11] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[11]
R2Reg_EXMEM[12] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[12]
R2Reg_EXMEM[13] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[13]
R2Reg_EXMEM[14] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[14]
R2Reg_EXMEM[15] <= PipelineRegisterNo3:U0.R2Reg_EXMEM[15]
Result_EXMEM[0] <= PipelineRegisterNo3:U0.Result_EXMEM[0]
Result_EXMEM[1] <= PipelineRegisterNo3:U0.Result_EXMEM[1]
Result_EXMEM[2] <= PipelineRegisterNo3:U0.Result_EXMEM[2]
Result_EXMEM[3] <= PipelineRegisterNo3:U0.Result_EXMEM[3]
Result_EXMEM[4] <= PipelineRegisterNo3:U0.Result_EXMEM[4]
Result_EXMEM[5] <= PipelineRegisterNo3:U0.Result_EXMEM[5]
Result_EXMEM[6] <= PipelineRegisterNo3:U0.Result_EXMEM[6]
Result_EXMEM[7] <= PipelineRegisterNo3:U0.Result_EXMEM[7]
Result_EXMEM[8] <= PipelineRegisterNo3:U0.Result_EXMEM[8]
Result_EXMEM[9] <= PipelineRegisterNo3:U0.Result_EXMEM[9]
Result_EXMEM[10] <= PipelineRegisterNo3:U0.Result_EXMEM[10]
Result_EXMEM[11] <= PipelineRegisterNo3:U0.Result_EXMEM[11]
Result_EXMEM[12] <= PipelineRegisterNo3:U0.Result_EXMEM[12]
Result_EXMEM[13] <= PipelineRegisterNo3:U0.Result_EXMEM[13]
Result_EXMEM[14] <= PipelineRegisterNo3:U0.Result_EXMEM[14]
Result_EXMEM[15] <= PipelineRegisterNo3:U0.Result_EXMEM[15]
RegAD_EXMEM[0] <= PipelineRegisterNo3:U0.RegAD_EXMEM[0]
RegAD_EXMEM[1] <= PipelineRegisterNo3:U0.RegAD_EXMEM[1]
RegAD_EXMEM[2] <= PipelineRegisterNo3:U0.RegAD_EXMEM[2]


|MyCircuit|reg_EX_MEM:EXMEMREG|PipelineRegisterNo3:U0
clk => RegAD_EXMEM[0]~reg0.CLK
clk => RegAD_EXMEM[1]~reg0.CLK
clk => RegAD_EXMEM[2]~reg0.CLK
clk => Result_EXMEM[0]~reg0.CLK
clk => Result_EXMEM[1]~reg0.CLK
clk => Result_EXMEM[2]~reg0.CLK
clk => Result_EXMEM[3]~reg0.CLK
clk => Result_EXMEM[4]~reg0.CLK
clk => Result_EXMEM[5]~reg0.CLK
clk => Result_EXMEM[6]~reg0.CLK
clk => Result_EXMEM[7]~reg0.CLK
clk => Result_EXMEM[8]~reg0.CLK
clk => Result_EXMEM[9]~reg0.CLK
clk => Result_EXMEM[10]~reg0.CLK
clk => Result_EXMEM[11]~reg0.CLK
clk => Result_EXMEM[12]~reg0.CLK
clk => Result_EXMEM[13]~reg0.CLK
clk => Result_EXMEM[14]~reg0.CLK
clk => Result_EXMEM[15]~reg0.CLK
clk => R2Reg_EXMEM[0]~reg0.CLK
clk => R2Reg_EXMEM[1]~reg0.CLK
clk => R2Reg_EXMEM[2]~reg0.CLK
clk => R2Reg_EXMEM[3]~reg0.CLK
clk => R2Reg_EXMEM[4]~reg0.CLK
clk => R2Reg_EXMEM[5]~reg0.CLK
clk => R2Reg_EXMEM[6]~reg0.CLK
clk => R2Reg_EXMEM[7]~reg0.CLK
clk => R2Reg_EXMEM[8]~reg0.CLK
clk => R2Reg_EXMEM[9]~reg0.CLK
clk => R2Reg_EXMEM[10]~reg0.CLK
clk => R2Reg_EXMEM[11]~reg0.CLK
clk => R2Reg_EXMEM[12]~reg0.CLK
clk => R2Reg_EXMEM[13]~reg0.CLK
clk => R2Reg_EXMEM[14]~reg0.CLK
clk => R2Reg_EXMEM[15]~reg0.CLK
clk => WriteDigit_EXMEM~reg0.CLK
clk => ReadDigit_EXMEM~reg0.CLK
clk => WriteEnable_EXMEM~reg0.CLK
clk => isLW_EXMEM~reg0.CLK
isLW => isLW_EXMEM~reg0.DATAIN
WriteEnable => WriteEnable_EXMEM~reg0.DATAIN
ReadDigit => ReadDigit_EXMEM~reg0.DATAIN
WriteDigit => WriteDigit_EXMEM~reg0.DATAIN
R2Reg[0] => R2Reg_EXMEM[0]~reg0.DATAIN
R2Reg[1] => R2Reg_EXMEM[1]~reg0.DATAIN
R2Reg[2] => R2Reg_EXMEM[2]~reg0.DATAIN
R2Reg[3] => R2Reg_EXMEM[3]~reg0.DATAIN
R2Reg[4] => R2Reg_EXMEM[4]~reg0.DATAIN
R2Reg[5] => R2Reg_EXMEM[5]~reg0.DATAIN
R2Reg[6] => R2Reg_EXMEM[6]~reg0.DATAIN
R2Reg[7] => R2Reg_EXMEM[7]~reg0.DATAIN
R2Reg[8] => R2Reg_EXMEM[8]~reg0.DATAIN
R2Reg[9] => R2Reg_EXMEM[9]~reg0.DATAIN
R2Reg[10] => R2Reg_EXMEM[10]~reg0.DATAIN
R2Reg[11] => R2Reg_EXMEM[11]~reg0.DATAIN
R2Reg[12] => R2Reg_EXMEM[12]~reg0.DATAIN
R2Reg[13] => R2Reg_EXMEM[13]~reg0.DATAIN
R2Reg[14] => R2Reg_EXMEM[14]~reg0.DATAIN
R2Reg[15] => R2Reg_EXMEM[15]~reg0.DATAIN
Result[0] => Result_EXMEM[0]~reg0.DATAIN
Result[1] => Result_EXMEM[1]~reg0.DATAIN
Result[2] => Result_EXMEM[2]~reg0.DATAIN
Result[3] => Result_EXMEM[3]~reg0.DATAIN
Result[4] => Result_EXMEM[4]~reg0.DATAIN
Result[5] => Result_EXMEM[5]~reg0.DATAIN
Result[6] => Result_EXMEM[6]~reg0.DATAIN
Result[7] => Result_EXMEM[7]~reg0.DATAIN
Result[8] => Result_EXMEM[8]~reg0.DATAIN
Result[9] => Result_EXMEM[9]~reg0.DATAIN
Result[10] => Result_EXMEM[10]~reg0.DATAIN
Result[11] => Result_EXMEM[11]~reg0.DATAIN
Result[12] => Result_EXMEM[12]~reg0.DATAIN
Result[13] => Result_EXMEM[13]~reg0.DATAIN
Result[14] => Result_EXMEM[14]~reg0.DATAIN
Result[15] => Result_EXMEM[15]~reg0.DATAIN
RegAD[0] => RegAD_EXMEM[0]~reg0.DATAIN
RegAD[1] => RegAD_EXMEM[1]~reg0.DATAIN
RegAD[2] => RegAD_EXMEM[2]~reg0.DATAIN
isLW_EXMEM <= isLW_EXMEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteEnable_EXMEM <= WriteEnable_EXMEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDigit_EXMEM <= ReadDigit_EXMEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDigit_EXMEM <= WriteDigit_EXMEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[0] <= R2Reg_EXMEM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[1] <= R2Reg_EXMEM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[2] <= R2Reg_EXMEM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[3] <= R2Reg_EXMEM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[4] <= R2Reg_EXMEM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[5] <= R2Reg_EXMEM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[6] <= R2Reg_EXMEM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[7] <= R2Reg_EXMEM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[8] <= R2Reg_EXMEM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[9] <= R2Reg_EXMEM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[10] <= R2Reg_EXMEM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[11] <= R2Reg_EXMEM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[12] <= R2Reg_EXMEM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[13] <= R2Reg_EXMEM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[14] <= R2Reg_EXMEM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2Reg_EXMEM[15] <= R2Reg_EXMEM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[0] <= Result_EXMEM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[1] <= Result_EXMEM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[2] <= Result_EXMEM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[3] <= Result_EXMEM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[4] <= Result_EXMEM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[5] <= Result_EXMEM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[6] <= Result_EXMEM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[7] <= Result_EXMEM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[8] <= Result_EXMEM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[9] <= Result_EXMEM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[10] <= Result_EXMEM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[11] <= Result_EXMEM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[12] <= Result_EXMEM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[13] <= Result_EXMEM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[14] <= Result_EXMEM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Result_EXMEM[15] <= Result_EXMEM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegAD_EXMEM[0] <= RegAD_EXMEM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegAD_EXMEM[1] <= RegAD_EXMEM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegAD_EXMEM[2] <= RegAD_EXMEM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyCircuit|reg_MEM_WB:MEMWBREG
Result[0] => PipelineRegisterNo4:U0.res[0]
Result[1] => PipelineRegisterNo4:U0.res[1]
Result[2] => PipelineRegisterNo4:U0.res[2]
Result[3] => PipelineRegisterNo4:U0.res[3]
Result[4] => PipelineRegisterNo4:U0.res[4]
Result[5] => PipelineRegisterNo4:U0.res[5]
Result[6] => PipelineRegisterNo4:U0.res[6]
Result[7] => PipelineRegisterNo4:U0.res[7]
Result[8] => PipelineRegisterNo4:U0.res[8]
Result[9] => PipelineRegisterNo4:U0.res[9]
Result[10] => PipelineRegisterNo4:U0.res[10]
Result[11] => PipelineRegisterNo4:U0.res[11]
Result[12] => PipelineRegisterNo4:U0.res[12]
Result[13] => PipelineRegisterNo4:U0.res[13]
Result[14] => PipelineRegisterNo4:U0.res[14]
Result[15] => PipelineRegisterNo4:U0.res[15]
regAddress[0] => PipelineRegisterNo4:U0.regaddress[0]
regAddress[1] => PipelineRegisterNo4:U0.regaddress[1]
regAddress[2] => PipelineRegisterNo4:U0.regaddress[2]
Clock => PipelineRegisterNo4:U0.clk
writeData[0] <= PipelineRegisterNo4:U0.out2[0]
writeData[1] <= PipelineRegisterNo4:U0.out2[1]
writeData[2] <= PipelineRegisterNo4:U0.out2[2]
writeData[3] <= PipelineRegisterNo4:U0.out2[3]
writeData[4] <= PipelineRegisterNo4:U0.out2[4]
writeData[5] <= PipelineRegisterNo4:U0.out2[5]
writeData[6] <= PipelineRegisterNo4:U0.out2[6]
writeData[7] <= PipelineRegisterNo4:U0.out2[7]
writeData[8] <= PipelineRegisterNo4:U0.out2[8]
writeData[9] <= PipelineRegisterNo4:U0.out2[9]
writeData[10] <= PipelineRegisterNo4:U0.out2[10]
writeData[11] <= PipelineRegisterNo4:U0.out2[11]
writeData[12] <= PipelineRegisterNo4:U0.out2[12]
writeData[13] <= PipelineRegisterNo4:U0.out2[13]
writeData[14] <= PipelineRegisterNo4:U0.out2[14]
writeData[15] <= PipelineRegisterNo4:U0.out2[15]
writeAddress[0] <= PipelineRegisterNo4:U0.regaddressout[0]
writeAddress[1] <= PipelineRegisterNo4:U0.regaddressout[1]
writeAddress[2] <= PipelineRegisterNo4:U0.regaddressout[2]


|MyCircuit|reg_MEM_WB:MEMWBREG|PipelineRegisterNo4:U0
clk => regaddressout[0]~reg0.CLK
clk => regaddressout[1]~reg0.CLK
clk => regaddressout[2]~reg0.CLK
clk => out2[0]~reg0.CLK
clk => out2[1]~reg0.CLK
clk => out2[2]~reg0.CLK
clk => out2[3]~reg0.CLK
clk => out2[4]~reg0.CLK
clk => out2[5]~reg0.CLK
clk => out2[6]~reg0.CLK
clk => out2[7]~reg0.CLK
clk => out2[8]~reg0.CLK
clk => out2[9]~reg0.CLK
clk => out2[10]~reg0.CLK
clk => out2[11]~reg0.CLK
clk => out2[12]~reg0.CLK
clk => out2[13]~reg0.CLK
clk => out2[14]~reg0.CLK
clk => out2[15]~reg0.CLK
regaddress[0] => regaddressout[0]~reg0.DATAIN
regaddress[1] => regaddressout[1]~reg0.DATAIN
regaddress[2] => regaddressout[2]~reg0.DATAIN
res[0] => out2[0]~reg0.DATAIN
res[1] => out2[1]~reg0.DATAIN
res[2] => out2[2]~reg0.DATAIN
res[3] => out2[3]~reg0.DATAIN
res[4] => out2[4]~reg0.DATAIN
res[5] => out2[5]~reg0.DATAIN
res[6] => out2[6]~reg0.DATAIN
res[7] => out2[7]~reg0.DATAIN
res[8] => out2[8]~reg0.DATAIN
res[9] => out2[9]~reg0.DATAIN
res[10] => out2[10]~reg0.DATAIN
res[11] => out2[11]~reg0.DATAIN
res[12] => out2[12]~reg0.DATAIN
res[13] => out2[13]~reg0.DATAIN
res[14] => out2[14]~reg0.DATAIN
res[15] => out2[15]~reg0.DATAIN
regaddressout[0] <= regaddressout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regaddressout[1] <= regaddressout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regaddressout[2] <= regaddressout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


