// Seed: 2310296254
module module_0;
  tri0 id_2, id_3, id_4;
  wire id_5;
  always @(id_2, negedge 1'd0) id_1 <= id_3 - id_2 && 1;
  assign id_4#(.id_4(1)) = 1;
  wire id_6 = id_2;
  wire id_7;
  module_2();
endmodule
module module_0 (
    module_1,
    id_1
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  always id_1 = #1 1'd0;
  wire id_4;
  module_0();
endmodule
module module_2;
  initial
  fork : id_1
  join : id_2
  supply1 id_3;
  assign id_1 = 1'b0;
  always_comb @(1)
    if (id_1)
      if (1)
        if (id_3 - id_3) begin
          wait (1);
        end else id_1 = 1;
      else id_2 = id_3;
  assign id_3 = id_3;
  wire id_4;
  wor  id_5 = 1;
  wire id_6, id_7;
  wor id_8 = 1'b0;
endmodule
