INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/new/AND_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/new/CLA_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/imports/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sources_1/imports/new/xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mian Hashim Shah/Documents/lab5_CMPE125/lab5_CMPE125.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
