<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: TargetRegisterInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('TargetRegisterInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">TargetRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== Target/TargetRegisterInfo.h - Target Register Information -*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file describes an abstract interface used to get information about a</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// target machines register file.  This information is used for a variety of</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// purposed, especially register allocation.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_TARGET_TARGETREGISTERINFO_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_TARGET_TARGETREGISTERINFO_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;functional&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>BitVector;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>RegScavenger;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt; <span class="keyword">class </span>SmallVectorImpl;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>VirtRegMap;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>raw_ostream;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html">   36</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">   38</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="code" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ae529314c316fb0b19c88b391b2b96072">   39</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="code" href="classllvm_1_1TargetRegisterClass.html#ae529314c316fb0b19c88b391b2b96072">const_iterator</a>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a890a118ea7c82e6c86b1fff26c5299f2">   40</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a>* <a class="code" href="classllvm_1_1TargetRegisterClass.html#a890a118ea7c82e6c86b1fff26c5299f2">vt_iterator</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">   41</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <span class="keyword">const</span> * <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">// Instance variables filled by tablegen, do not use!</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">   44</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">   45</a></span>&#160;  <span class="keyword">const</span> vt_iterator <a class="code" href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">VTs</a>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">   46</a></span>&#160;  <span class="keyword">const</span> uint32_t *<a class="code" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">SubClassMask</a>;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">   47</a></span>&#160;  <span class="keyword">const</span> uint16_t *<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">   48</a></span>&#160;  <span class="keyword">const</span> sc_iterator <a class="code" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">   49</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> (*OrderFunc)(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// getID() - Return the register class ID number.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">   53</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#add9fb82de84981977b7164982094232f">getID</a>(); }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// getName() - Return the register class name for debugging.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ac32182f5dd8487a052696a63cf950aab">   57</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1TargetRegisterClass.html#ac32182f5dd8487a052696a63cf950aab">getName</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a93419a500e3ff18a1ba7246c4d275b41">getName</a>(); }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// begin/end - Return all of the registers in this class.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">   61</a></span>&#160;<span class="comment"></span>  iterator       <a class="code" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a8df5443f363d290333d3892bc8b99449">begin</a>(); }</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">   62</a></span>&#160;  iterator         <a class="code" href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a86a38f32e17ceb651111c44ae40f1d81">end</a>(); }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// getNumRegs - Return the number of registers in this class.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">   66</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a5788d2f490290fbab42f3250189cf40a">getNumRegs</a>(); }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// getRegister - Return the specified register in the class.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">   70</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#ad1a508ee28fd01390d6a62624b851c2c">getRegister</a>(i);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// contains - Return true if the specified register is included in this</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// register class.  This does not include virtual registers.</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">   76</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">contains</a>(Reg);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// contains - Return true if both registers are in this class.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#afc299e1d938ef15479db33dab82ea995">   81</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#afc299e1d938ef15479db33dab82ea995">contains</a>(<span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">contains</a>(Reg1, Reg2);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// getSize - Return the size of the register in bytes, which is also the size</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// of a stack slot allocated to hold a spilled copy of this register.</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">   87</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#ab2f32ccc802b1676bfe61fab41a08b92">getSize</a>(); }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// getAlignment - Return the minimum required alignment for a register of</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// this class.</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a4a1a710a4decff4f7ffe926b10045d74">   91</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a4a1a710a4decff4f7ffe926b10045d74">getAlignment</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a889b49eb30c9bd4d7ea3fb0d21419558">getAlignment</a>(); }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// getCopyCost - Return the cost of copying a value between two registers in</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// this class. A negative number means the register class is very expensive</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// to copy e.g. status flag register classes.</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">   96</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">getCopyCost</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a1da549433e36d275a5b8609617deaba1">getCopyCost</a>(); }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// isAllocatable - Return true if this register class may be used to create</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// virtual registers.</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">  100</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#aaf808fbcea181e4b69815e1666bb016c">isAllocatable</a>(); }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// hasType - return true if this TargetRegisterClass has the ValueType vt.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">  104</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> vt)<span class="keyword"> const </span>{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; VTs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1EVT.html">EVT</a>(VTs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]) == vt)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// vt_begin / vt_end - Loop over all of the value types that can be</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// represented by values in this register class.</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#af2ed3490fe47d88ef2d7f3edce4bf113">  113</a></span>&#160;<span class="comment"></span>  vt_iterator <a class="code" href="classllvm_1_1TargetRegisterClass.html#af2ed3490fe47d88ef2d7f3edce4bf113">vt_begin</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">VTs</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a48e5727f8f3f51f0cc1af4368b1d723f">  117</a></span>&#160;  vt_iterator <a class="code" href="classllvm_1_1TargetRegisterClass.html#a48e5727f8f3f51f0cc1af4368b1d723f">vt_end</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    vt_iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">VTs</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">while</span> (*I != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>) ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// hasSubClass - return true if the specified TargetRegisterClass</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// is a proper sub-class of this TargetRegisterClass.</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">  125</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">hasSubClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> RC != <span class="keyword">this</span> &amp;&amp; <a class="code" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq</a>(RC);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// hasSubClassEq - Returns true if RC is a sub-class of or equal to this</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// class.</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">  131</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>();</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">return</span> (SubClassMask[ID / 32] &gt;&gt; (ID % 32)) &amp; 1;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// hasSuperClass - return true if the specified TargetRegisterClass is a</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// proper super-class of this TargetRegisterClass.</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a8455be84e41436be122d27c4db19d0b4">  138</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a8455be84e41436be122d27c4db19d0b4">hasSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">hasSubClass</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// hasSuperClassEq - Returns true if RC is a super-class of or equal to this</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// class.</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ad1571b146a4aa1122e800fccd6a180cd">  144</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ad1571b146a4aa1122e800fccd6a180cd">hasSuperClassEq</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// getSubClassMask - Returns a bit vector of subclasses, including this one.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// The vector is indexed by class IDs, see hasSubClassEq() above for how to</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// use it.</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">  151</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> uint32_t *<a class="code" href="classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">SubClassMask</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// getSuperRegIndices - Returns a 0-terminated list of sub-register indices</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// that project some super-register class into this register class. The list</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// has an entry for each Idx such that:</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  ///   There exists SuperRC where:</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  ///     For all Reg in SuperRC:</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  ///       this-&gt;contains(Reg:Idx)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#af27e852be25d4036776254046a7200bc">  163</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> uint16_t *<a class="code" href="classllvm_1_1TargetRegisterClass.html#af27e852be25d4036776254046a7200bc">getSuperRegIndices</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// getSuperClasses - Returns a NULL terminated list of super-classes.  The</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// classes are ordered by ID which is also a topological ordering from large</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// to small classes.  The list does NOT include the current class.</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">  170</a></span>&#160;<span class="comment"></span>  sc_iterator <a class="code" href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">getSuperClasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// isASubClass - return true if this TargetRegisterClass is a subset</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  /// class of at least one other TargetRegisterClass.</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#ab70c59583d7fef0adf8fd026a72c5364">  176</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#ab70c59583d7fef0adf8fd026a72c5364">isASubClass</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> SuperClasses[0] != 0;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// getRawAllocationOrder - Returns the preferred order for allocating</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// registers from this register class in MF. The raw order comes directly</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// from the .td file and may include reserved registers that are not</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// allocatable. Register allocators should also make sure to allocate</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// callee-saved registers only after all the volatiles are used. The</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// RegisterClassInfo class provides filtered allocation orders with</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// callee-saved registers moved to the end.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// The MachineFunction argument can be used to tune the allocatable</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// registers based on the characteristics of the function, subtarget, or</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// other criteria.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// By default, this method returns all registers in the class.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">  194</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">getRawAllocationOrder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">OrderFunc</a> ? <a class="code" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">OrderFunc</a>(MF) : <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(<a class="code" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">begin</a>(), <a class="code" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>());</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;};</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/// TargetRegisterInfoDesc - Extra information, not in MCRegisterDesc, about</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/// registers. These are used by codegen, not by MC.</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfoDesc.html">  201</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> {</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">  202</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">CostPerUse</a>;          <span class="comment">// Extra cost of instructions using register.</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">  203</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">inAllocatableClass</a>;      <span class="comment">// Register belongs to an allocatable regclass.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/// Each TargetRegisterClass has a per register weight, and weight</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/// limit which must be less than the limits of its pressure sets.</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structllvm_1_1RegClassWeight.html">  208</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a> {</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">  209</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">RegWeight</a>;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">  210</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">WeightLimit</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;};</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/// TargetRegisterInfo base class - We assume that the target defines a static</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/// array of TargetRegisterDesc objects that represent all of the machine</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/// registers that the target has.  As such, we simply have to track a pointer</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/// to this array so that we can turn register number into a register</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/// descriptor.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html">  219</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">  221</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <span class="keyword">const</span> * <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">regclass_iterator</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *InfoDesc;     <span class="comment">// Extra desc array for codegen</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *SubRegIndexNames;        <span class="comment">// Names of subreg indexes.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// Pointer to array of lane masks, one per sub-reg index.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *SubRegIndexLaneMasks;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  regclass_iterator RegClassBegin, RegClassEnd;   <span class="comment">// List of regclasses</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">unsigned</span> CoveringLanes;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                     regclass_iterator RegClassBegin,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                     regclass_iterator RegClassEnd,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                     <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *SRINames,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *SRILaneMasks,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                     <span class="keywordtype">unsigned</span> CoveringLanes);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>();</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// Register numbers can represent physical registers, virtual registers, and</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// sometimes stack slots. The unsigned values are divided into these ranges:</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="comment">//   0           Not a register, can be used as a sentinel.</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">//   [1;2^30)    Physical registers assigned by TableGen.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">//   [2^30;2^31) Stack slots. (Rarely used.)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">//   [2^31;2^32) Virtual registers assigned by MachineRegisterInfo.</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// Further sentinels can be allocated from the small negative integers.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// DenseMapInfo&lt;unsigned&gt; uses -1u and -2u.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  /// isStackSlot - Sometimes it is useful the be able to store a non-negative</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// frame index in a variable that normally holds a register. isStackSlot()</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// returns true if Reg is in the range used for stack slots.</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// Note that isVirtualRegister() and isPhysicalRegister() cannot handle stack</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// slots, so if a variable may contains a stack slot, always check</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// isStackSlot() first.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">  260</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>(Reg) &gt;= (1 &lt;&lt; 30);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// stackSlot2Index - Compute the frame index from a register value</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  /// representing a stack slot.</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">  266</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">stackSlot2Index</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    assert(isStackSlot(Reg) &amp;&amp; <span class="stringliteral">&quot;Not a stack slot&quot;</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>(Reg - (1u &lt;&lt; 30));</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// index2StackSlot - Convert a non-negative frame index to a stack slot</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// register value.</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">  273</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">index2StackSlot</a>(<span class="keywordtype">int</span> FI) {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    assert(FI &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;Cannot hold a negative frame index.&quot;</span>);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">return</span> FI + (1u &lt;&lt; 30);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  /// isPhysicalRegister - Return true if the specified register number is in</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// the physical register namespace.</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">  280</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    assert(!isStackSlot(Reg) &amp;&amp; <span class="stringliteral">&quot;Not a register! Check isStackSlot() first.&quot;</span>);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>(Reg) &gt; 0;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// isVirtualRegister - Return true if the specified register number is in</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  /// the virtual register namespace.</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">  287</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    assert(!isStackSlot(Reg) &amp;&amp; <span class="stringliteral">&quot;Not a register! Check isStackSlot() first.&quot;</span>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>(Reg) &lt; 0;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// virtReg2Index - Convert a virtual register number to a 0-based index.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// The first virtual register in a function will get the index 0.</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">  294</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">virtReg2Index</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    assert(isVirtualRegister(Reg) &amp;&amp; <span class="stringliteral">&quot;Not a virtual register&quot;</span>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">return</span> Reg &amp; ~(1u &lt;&lt; 31);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// index2VirtReg - Convert a 0-based index to a virtual register number.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// This is the inverse operation of VirtReg2IndexFunctor below.</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">  301</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">index2VirtReg</a>(<span class="keywordtype">unsigned</span> Index) {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">return</span> Index | (1u &lt;&lt; 31);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// getMinimalPhysRegClass - Returns the Register Class of a physical</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// register of the given type, picking the most sub register class of</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// the right type that contains this physreg.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    getMinimalPhysRegClass(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// getAllocatableClass - Return the maximal subclass of the given register</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// class that is alloctable, or NULL.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    getAllocatableClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// getAllocatableSet - Returns a bitset indexed by register number</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  /// indicating if a register is allocatable or not. If a register class is</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// specified, returns the subset for the class.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> getAllocatableSet(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = NULL) <span class="keyword">const</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  /// getCostPerUse - Return the additional cost of using this register instead</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  /// of other registers in its class.</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">  324</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">getCostPerUse</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">return</span> InfoDesc[RegNo].<a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">CostPerUse</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// isInAllocatableClass - Return true if the register is in the allocation</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  /// of any register class.</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">  330</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">isInAllocatableClass</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">return</span> InfoDesc[RegNo].<a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">inAllocatableClass</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">  /// getSubRegIndexName - Return the human-readable symbolic target-specific</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// name for the specified SubRegIndex.</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">  336</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">getSubRegIndexName</a>(<span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    assert(SubIdx &amp;&amp; SubIdx &lt; getNumSubRegIndices() &amp;&amp;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;           <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">return</span> SubRegIndexNames[SubIdx-1];</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  }</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// getSubRegIndexLaneMask - Return a bitmask representing the parts of a</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  /// register that are covered by SubIdx.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// Lane masks for sub-register indices are similar to register units for</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// physical registers. The individual bits in a lane mask can&#39;t be assigned</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  /// any specific meaning. They can be used to check if two sub-register</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// indices overlap.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// If the target has a register such that:</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  ///   getSubReg(Reg, A) overlaps getSubReg(Reg, B)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// then:</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">  ///   getSubRegIndexLaneMask(A) &amp; getSubRegIndexLaneMask(B) != 0</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// The converse is not necessarily true. If two lane masks have a common</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// bit, the corresponding sub-registers may not overlap, but it can be</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  /// assumed that they usually will.</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">  361</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">getSubRegIndexLaneMask</a>(<span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">// SubIdx == 0 is allowed, it has the lane mask ~0u.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    assert(SubIdx &lt; getNumSubRegIndices() &amp;&amp; <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">return</span> SubRegIndexLaneMasks[SubIdx];</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  }</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// The lane masks returned by getSubRegIndexLaneMask() above can only be</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  /// used to determine if sub-registers overlap - they can&#39;t be used to</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  /// determine if a set of sub-registers completely cover another</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">  /// sub-register.</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// The X86 general purpose registers have two lanes corresponding to the</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// lane masks &#39;3&#39;, but the sub_16bit sub-register doesn&#39;t fully cover the</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// sub_32bit sub-register.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// On the other hand, the ARM NEON lanes fully cover their registers: The</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  /// dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  /// This is related to the CoveredBySubRegs property on register definitions.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">  /// This function returns a bit mask of lanes that completely cover their</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">  /// sub-registers. More precisely, given:</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  ///   Covering = getCoveringLanes();</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  ///   MaskA = getSubRegIndexLaneMask(SubA);</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  ///   MaskB = getSubRegIndexLaneMask(SubB);</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  /// If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  /// SubB.</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">  390</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">getCoveringLanes</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CoveringLanes; }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// regsOverlap - Returns true if the two registers are equal or alias each</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  /// other. The registers may be virtual register.</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">  394</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a>(<span class="keywordtype">unsigned</span> regA, <span class="keywordtype">unsigned</span> regB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">if</span> (regA == regB) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">if</span> (isVirtualRegister(regA) || isVirtualRegister(regB))</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">// Regunits are numerically ordered. Find a common unit.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUA(regA, <span class="keyword">this</span>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RUB(regB, <span class="keyword">this</span>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">if</span> (*RUA == *RUB) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">if</span> (*RUA &lt; *RUB) ++RUA;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="keywordflow">else</span>             ++RUB;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    } <span class="keywordflow">while</span> (RUA.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>() &amp;&amp; RUB.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>());</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// hasRegUnit - Returns true if Reg contains RegUnit.</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">  411</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">hasRegUnit</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, <span class="keyword">this</span>); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Units)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="keywordflow">if</span> (*Units == RegUnit)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  }</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">  /// getCalleeSavedRegs - Return a null-terminated list of all of the</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// callee saved registers on this target. The register should be in the</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  /// order of desired callee-save stack frame offset. The first register is</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  /// closest to the incoming stack pointer if stack grows down, and vice versa.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* getCalleeSavedRegs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = 0)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                                                      <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// getCallPreservedMask - Return a mask of call-preserved registers for the</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// given calling convention on the current sub-target.  The mask should</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  /// include all call-preserved aliases.  This is used by the register</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// allocator to determine which registers can be live across a call.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  /// The mask is an array containing (TRI::getNumRegs()+31)/32 entries.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// A set bit indicates that all bits of the corresponding register are</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  /// preserved across the function call.  The bit mask is expected to be</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// sub-register complete, i.e. if A is preserved, so are all its</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// sub-registers.</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// Bits are numbered from the LSB, so the bit for physical register Reg can</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  /// be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  /// A NULL pointer means that no register mask will be used, and call</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  /// instructions should use implicit-def operands to indicate call clobbered</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// registers.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#abbdc1cffc65c3d42ac4c8f5003679071">  444</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> uint32_t *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#abbdc1cffc65c3d42ac4c8f5003679071">getCallPreservedMask</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">// The default mask clobbers everything.  All targets should override.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  /// getReservedRegs - Returns a bitset indexed by physical register number</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  /// indicating if a register is a special register that has particular uses</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  /// and should be considered unavailable at all times, e.g. SP, RA. This is</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  /// used by register scavenger to determine what registers are free.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> getReservedRegs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  /// getMatchingSuperReg - Return a super-register of the specified register</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  /// Reg so its sub-register of index SubIdx is Reg.</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">  457</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">getMatchingSuperReg</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">MCRegisterInfo::getMatchingSuperReg</a>(Reg, SubIdx, RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  /// getMatchingSuperRegClass - Return a subclass of the specified register</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  /// class A so that each register in it has a sub-register of the</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  /// specified sub-register index which is in the specified register class B.</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  /// TableGen will synthesize missing A sub-classes.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  getMatchingSuperRegClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a>,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a>, <span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  /// getSubClassWithSubReg - Returns the largest legal sub-class of RC that</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  /// supports the sub-register index Idx.</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// If no such sub-class exists, return NULL.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  /// If all registers in RC already have an Idx sub-register, return RC.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  /// TableGen generates a version of this function that is good enough in most</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  /// cases.  Targets can override if they have constraints that TableGen</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  /// doesn&#39;t understand.  For example, the x86 sub_8bit sub-register index is</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  /// supported by the full GR32 register class in 64-bit mode, but only by the</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">  /// GR32_ABCD regiister class in 32-bit mode.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  /// TableGen will synthesize missing RC sub-classes.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">  484</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    assert(Idx == 0 &amp;&amp; <span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  /// composeSubRegIndices - Return the subregister index you get from composing</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  /// two subregister indices.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  /// The special null sub-register index composes as the identity.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  /// If R:a:b is the same register as R:c, then composeSubRegIndices(a, b)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// returns c. Note that composeSubRegIndices does not tell you about illegal</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// compositions. If R does not have a subreg a, or R:a does not have a subreg</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  /// b, composeSubRegIndices doesn&#39;t tell you.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  /// The ARM register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  /// ssub_0:S0 - ssub_3:S3 subregs.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  /// If you compose subreg indices dsub_1, ssub_0 you get ssub_2.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">  503</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a>, <span class="keywordtype">unsigned</span> <a class="code" href="Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">if</span> (!a) <span class="keywordflow">return</span> <a class="code" href="Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span> (!b) <span class="keywordflow">return</span> <a class="code" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> composeSubRegIndicesImpl(a, b);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  /// Overridden by TableGen in targets that have sub-registers.</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">  511</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">composeSubRegIndicesImpl</a>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  /// getCommonSuperRegClass - Find a common super-register class if it exists.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  /// Find a register class, SuperRC and two sub-register indices, PreA and</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">  /// PreB, such that:</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  ///   1. PreA + SubA == PreB + SubB  (using composeSubRegIndices()), and</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  ///   2. For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  ///   3. SuperRC-&gt;getSize() &gt;= max(RCA-&gt;getSize(), RCB-&gt;getSize()).</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  /// SuperRC will be chosen such that no super-class of SuperRC satisfies the</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  /// requirements, and there is no register class with a smaller spill size</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">  /// that satisfies the requirements.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">  /// SubA and SubB must not be 0. Use getMatchingSuperRegClass() instead.</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">  /// Either of the PreA and PreB sub-register indices may be returned as 0. In</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">  /// that case, the returned register class will be a sub-class of the</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  /// corresponding argument register class.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">  /// The function returns NULL if no register class can be found.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  getCommonSuperRegClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, <span class="keywordtype">unsigned</span> SubA,</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, <span class="keywordtype">unsigned</span> SubB,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                         <span class="keywordtype">unsigned</span> &amp;PreA, <span class="keywordtype">unsigned</span> &amp;PreB) <span class="keyword">const</span>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// Register Class Information</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">  /// Register class iterators</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">  550</a></span>&#160;<span class="comment"></span>  regclass_iterator <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegClassBegin; }</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">  551</a></span>&#160;  regclass_iterator <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegClassEnd; }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">  553</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span>)(regclass_end()-regclass_begin());</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">  /// getRegClass - Returns the register class associated with the enumeration</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">  /// value.  See class MCOperandInfo.</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">  559</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    assert(i &lt; getNumRegClasses() &amp;&amp; <span class="stringliteral">&quot;Register Class ID out of range&quot;</span>);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">return</span> RegClassBegin[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  }</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">  /// getCommonSubClass - find the largest common subclass of A and B. Return</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">  /// NULL if there is no common subclass.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  getCommonSubClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B) <span class="keyword">const</span>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">  /// getPointerRegClass - Returns a TargetRegisterClass used for pointer</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  /// values.  If a target supports multiple different pointer register classes,</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// kind specifies which one is indicated.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">  574</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>=0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement getPointerRegClass!&quot;</span>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  /// getCrossCopyRegClass - Returns a legal register class to copy a register</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">  /// in the specified class to or from. If it is possible to copy the register</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  /// directly without using a cross register class copy, return the specified</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  /// RC. Returns NULL if it is not possible to copy between a two registers of</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">  /// the specified class.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">  584</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  }</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">  /// getLargestLegalSuperClass - Returns the largest super class of RC that is</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">  /// legal to use in the current sub-target and has the same spill size.</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">  /// The returned register class can be used to create virtual registers which</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">  /// means that all its registers can be copied and spilled.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">  593</a></span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{<span class="comment"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">    /// The default implementation is very conservative and doesn&#39;t allow the</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">    /// register allocator to inflate register classes.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span>    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">  /// getRegPressureLimit - Return the register pressure &quot;high water mark&quot; for</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">  /// the specific register class. The scheduler is in high register pressure</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">  /// mode (for the specific register class) if it goes over the limit.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">  /// Note: this is the old register pressure model that relies on a manually</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">  /// specified representative register class per value type.</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">  605</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                       <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">  /// Get the weight in units of pressure for this register class.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a> &amp;getRegClassWeight(</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">  /// Get the weight in units of pressure for this register unit.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getRegUnitWeight(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">  /// Get the number of dimensions of register pressure.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getNumRegPressureSets() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  /// Get the name of this register unit pressure set.</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getRegPressureSetName(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">  /// Get the register unit pressure limit for this dimension.</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">  /// This limit must be adjusted dynamically for reserved registers.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getRegPressureSetLimit(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">  /// Get the dimensions of register pressure impacted by this register class.</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">  /// Returns a -1 terminated array of pressure set IDs.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">int</span> *getRegClassPressureSets(</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">  /// Get the dimensions of register pressure impacted by this register unit.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">  /// Returns a -1 terminated array of pressure set IDs.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">int</span> *getRegUnitPressureSets(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  /// Get a list of &#39;hint&#39; registers that the register allocator should try</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">  /// first when allocating a physical register for the virtual register</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">  /// VirtReg. These registers are effectively moved to the front of the</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">  /// allocation order.</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">  /// The Order argument is the allocation order for VirtReg&#39;s register class</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">  /// as returned from RegisterClassInfo::getOrder(). The hint registers must</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">  /// come from Order, and they must not be reserved.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">  /// The default implementation of this function can resolve</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">  /// target-independent hints provided to MRI::setRegAllocationHint with</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">  /// HintType == 0. Targets that override this function should defer to the</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">  /// default implementation if they have no reason to change the allocation</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">  /// order for VirtReg. There may be target-independent hints.</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> getRegAllocationHints(<span class="keywordtype">unsigned</span> VirtReg,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">  /// avoidWriteAfterWrite - Return true if the register allocator should avoid</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">  /// writing a register from RC in two consecutive instructions.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">  /// This can avoid pipeline stalls on certain architectures.</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">  /// It does cause increased register pressure, though.</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a5efb4d5eed06061710fbaaa7a3f64e4d">  660</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5efb4d5eed06061710fbaaa7a3f64e4d">avoidWriteAfterWrite</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  }</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">  /// UpdateRegAllocHint - A callback to allow target a chance to update</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">  /// register allocation hints when a register is &quot;changed&quot; (e.g. coalesced)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">  /// to another register. e.g. On ARM, some virtual registers should target</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">  /// register pairs, if one of pair is coalesced to another register, the</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">  /// allocation hint of the other half of the pair should be changed to point</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">  /// to the new register.</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a092ed193726c24f9a70322dabb3c4fbc">  670</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a092ed193726c24f9a70322dabb3c4fbc">UpdateRegAllocHint</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> NewReg,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="comment">// Do nothing.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">  /// requiresRegisterScavenging - returns true if the target requires (and can</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">  /// make use of) the register scavenger.</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">  677</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  /// useFPForScavengingIndex - returns true if the target wants to use</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">  /// frame pointer based accesses to spill to the scavenger emergency spill</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">  /// slot.</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">  684</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">useFPForScavengingIndex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  }</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">  /// requiresFrameIndexScavenging - returns true if the target requires post</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">  /// PEI scavenging of registers for materializing frame index constants.</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">  690</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">  /// requiresVirtualBaseRegisters - Returns true if the target wants the</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  /// LocalStackAllocation pass to be run and virtual base registers</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  /// used for more efficient stack access.</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">  697</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">  /// hasReservedSpillSlot - Return true if target has reserved a spill slot in</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">  /// the stack frame of the given function for the specified register. e.g. On</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">  /// x86, if the frame register is required, the first fixed stack object is</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">  /// reserved as its spill slot. This tells PEI not to create a new stack frame</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">  /// object for the given register. It should be called only after</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">  /// processFunctionBeforeCalleeSavedScan().</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">  707</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">hasReservedSpillSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                    <span class="keywordtype">int</span> &amp;FrameIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">  /// trackLivenessAfterRegAlloc - returns true if the live-ins should be tracked</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  /// after register allocation.</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">  714</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  }</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">  /// needsStackRealignment - true if storage within the function requires the</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  /// stack pointer to be aligned more than the normal calling convention calls</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">  /// for.</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">  721</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">needsStackRealignment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">  /// getFrameIndexInstrOffset - Get the offset from the referenced frame</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">  /// index in the instruction, if there is one.</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">  727</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> int64_t <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                           <span class="keywordtype">int</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  }</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">  /// needsFrameBaseReg - Returns true if the instruction&#39;s frame index</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">  /// reference would be better served by a base register other than FP</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">  /// or SP. Used by LocalStackFrameAllocation to determine which frame index</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  /// references it should create new base registers for.</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">  736</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">  /// materializeFrameBaseRegister - Insert defining instruction(s) for</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">  /// BaseReg to be a pointer to FrameIdx before insertion point I.</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">  742</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                            <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                            int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;materializeFrameBaseRegister does not exist on this &quot;</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                     <span class="stringliteral">&quot;target&quot;</span>);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  }</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">  /// resolveFrameIndex - Resolve a frame index operand of an instruction</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">  /// to reference the indicated base register plus offset instead.</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aabffd296e83a5d7ecd59255ab234f04f">  751</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aabffd296e83a5d7ecd59255ab234f04f">resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                                 <span class="keywordtype">unsigned</span> BaseReg, int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;resolveFrameIndex does not exist on this target&quot;</span>);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  }</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /// isFrameOffsetLegal - Determine whether a given offset immediate is</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">  /// encodable to resolve a frame index.</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a24d7d13a35348f2576a8fac1367b8f34">  758</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a24d7d13a35348f2576a8fac1367b8f34">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                  int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;isFrameOffsetLegal does not exist on this target&quot;</span>);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  /// saveScavengerRegister - Spill the register so it can be used by the</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">  /// register scavenger. Return true if the register was spilled, false</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">  /// otherwise. If this function does not spill the register, the scavenger</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">  /// will instead spill it to the emergency spill slot.</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">  769</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">saveScavengerRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;UseMI,</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                     <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  }</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">  /// eliminateFrameIndex - This method must be overriden to eliminate abstract</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">  /// frame indices from instructions which may use them.  The instruction</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">  /// referenced by the iterator contains an MO_FrameIndex operand which must be</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">  /// eliminated by this method.  This method may modify or replace the</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">  /// specified instruction, as long as it keeps the iterator pointing at the</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">  /// finished product.  SPAdj is the SP adjustment due to call frame setup</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">  /// instruction.  FIOperandNum is the FI operand number.</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> eliminateFrameIndex(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                   <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                                   <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = NULL) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /// Debug information queries.</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">  /// getFrameRegister - This method should return the register used as a base</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">  /// for values allocated in the current stack frame.</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getFrameRegister(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">  /// getCompactUnwindRegNum - This function maps the register to the number for</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">  /// compact unwind encoding. Return -1 if the register isn&#39;t valid.</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aa5c3fb49fc2221506cccf26bdce3922d">  797</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5c3fb49fc2221506cccf26bdce3922d">getCompactUnwindRegNum</a>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">bool</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  }</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;};</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//                           SuperRegClassIterator</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">// Iterate over the possible super-registers for a given register class. The</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// iterator will visit a list of pairs (Idx, Mask) corresponding to the</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">// possible classes of super-registers.</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">// Each bit mask will have at least one set bit, and each set bit in Mask</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// corresponds to a SuperRC such that:</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//   For all Reg in SuperRC: Reg:Idx is in RC.</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">// The iterator can include (O, RC-&gt;getSubClassMask()) as the first entry which</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">// also satisfies the above requirement, assuming Reg:0 == Reg.</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html">  819</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> RCMaskWords;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordtype">unsigned</span> SubReg;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keyword">const</span> uint16_t *Idx;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keyword">const</span> uint32_t *Mask;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">  /// Create a SuperRegClassIterator that visits all the super-register classes</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">  /// of RC. When IncludeSelf is set, also include the (0, sub-classes) entry.</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#a75cd8d7ef877408dace338c8c57b67da">  828</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SuperRegClassIterator.html#a75cd8d7ef877408dace338c8c57b67da">SuperRegClassIterator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                        <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>)</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    : RCMaskWords((TRI-&gt;getNumRegClasses() + 31) / 32),</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      SubReg(0),</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      Idx(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#af27e852be25d4036776254046a7200bc">getSuperRegIndices</a>()),</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      Mask(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>()) {</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">if</span> (!IncludeSelf)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">  /// Returns true if this iterator is still pointing at a valid entry.</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">  840</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Idx; }</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">  /// Returns the current sub-register index.</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#a18cf21afd5945ce8e5e07b63b7d8333f">  843</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SuperRegClassIterator.html#a18cf21afd5945ce8e5e07b63b7d8333f">getSubReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SubReg; }</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">  /// Returns the bit mask if register classes that getSubReg() projects into</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">  /// RC.</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#a6c73450f9a547e660ebf660b5b1b8d5a">  847</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> uint32_t *<a class="code" href="classllvm_1_1SuperRegClassIterator.html#a6c73450f9a547e660ebf660b5b1b8d5a">getMask</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Mask; }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">  /// Advance iterator to the next entry.</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="classllvm_1_1SuperRegClassIterator.html#a10c807ec80af5f31096a4e9e5d2b7beb">  850</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SuperRegClassIterator.html#a10c807ec80af5f31096a4e9e5d2b7beb">operator++</a>() {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    assert(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move iterator past end.&quot;</span>);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    Mask += RCMaskWords;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    SubReg = *Idx++;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">if</span> (!SubReg)</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      Idx = 0;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;};</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">// This is useful when building IndexedMaps keyed on virtual registers</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="structllvm_1_1VirtReg2IndexFunctor.html">  860</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> : <span class="keyword">public</span> std::unary_function&lt;unsigned, unsigned&gt; {</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="structllvm_1_1VirtReg2IndexFunctor.html#a5c82ec2fb8e8ea24d2ef79d409bb7c63">  861</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html#a5c82ec2fb8e8ea24d2ef79d409bb7c63">operator()</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">TargetRegisterInfo::virtReg2Index</a>(Reg);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  }</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;};</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">/// PrintReg - Helper class for printing registers on a raw_ostream.</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/// Prints virtual and physical registers with or without a TRI instance.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/// The format is:</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">///   %noreg          - NoRegister</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">///   %vreg5          - a virtual register.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">///   %vreg5:sub_8bit - a virtual register with sub-register index (with TRI).</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">///   %EAX            - a physical register</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">///   %physreg17      - a physical register when no TRI instance given.</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/// Usage: OS &lt;&lt; PrintReg(Reg, TRI) &lt;&lt; &#39;\n&#39;;</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintReg.html">  878</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1PrintReg.html">PrintReg</a> {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="keywordtype">unsigned</span> SubIdx;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintReg.html#a0f3cbf5ab644793a05338e0632d7f0e8">  883</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1PrintReg.html#a0f3cbf5ab644793a05338e0632d7f0e8">PrintReg</a>(<span class="keywordtype">unsigned</span> reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri = 0,</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                    <span class="keywordtype">unsigned</span> subidx = 0)</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    : TRI(tri), Reg(reg), SubIdx(subidx) {}</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordtype">void</span> print(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a>&amp;) <span class="keyword">const</span>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;};</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="namespacellvm.html#a7d16bfc22dfc845935d59291ead35e12">  889</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1PrintReg.html">PrintReg</a> &amp;PR) {</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  PR.<a class="code" href="classllvm_1_1PrintReg.html#ab24120eb2be4c215eef46233bc02fd25">print</a>(OS);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordflow">return</span> OS;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;}</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">/// PrintRegUnit - Helper class for printing register units on a raw_ostream.</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/// Register units are named after their root registers:</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">///   AL      - Single root.</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">///   FP0~ST7 - Dual roots.</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/// Usage: OS &lt;&lt; PrintRegUnit(Unit, TRI) &lt;&lt; &#39;\n&#39;;</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintRegUnit.html">  903</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1PrintRegUnit.html">PrintRegUnit</a> {</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">  905</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a>;</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">  906</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">Unit</a>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintRegUnit.html#aa5270f328197bd14efbcc29d739919e2">  908</a></span>&#160;  <a class="code" href="classllvm_1_1PrintRegUnit.html#aa5270f328197bd14efbcc29d739919e2">PrintRegUnit</a>(<span class="keywordtype">unsigned</span> unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri)</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    : TRI(tri), Unit(unit) {}</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordtype">void</span> print(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a>&amp;) <span class="keyword">const</span>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;};</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac3bed57e367c0e4de0c8a4aa63c540d4">  913</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1PrintRegUnit.html">PrintRegUnit</a> &amp;PR) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  PR.<a class="code" href="classllvm_1_1PrintRegUnit.html#a105a6adfe658df24d46d69bb93ae5018">print</a>(OS);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">return</span> OS;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;}</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">/// PrintVRegOrUnit - It is often convenient to track virtual registers and</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/// physical register units in the same list.</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintVRegOrUnit.html">  920</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1PrintVRegOrUnit.html">PrintVRegOrUnit</a> : <span class="keyword">protected</span> <a class="code" href="classllvm_1_1PrintRegUnit.html">PrintRegUnit</a> {</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="classllvm_1_1PrintVRegOrUnit.html#a9b4eda7dcc9241f7038fb1b7394f355e">  922</a></span>&#160;  <a class="code" href="classllvm_1_1PrintVRegOrUnit.html#a9b4eda7dcc9241f7038fb1b7394f355e">PrintVRegOrUnit</a>(<span class="keywordtype">unsigned</span> VRegOrUnit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri)</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    : <a class="code" href="classllvm_1_1PrintRegUnit.html">PrintRegUnit</a>(VRegOrUnit, tri) {}</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordtype">void</span> print(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a>&amp;) <span class="keyword">const</span>;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;};</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0aba4b91c91b15d4bfe43151cbf79e84">  927</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1PrintVRegOrUnit.html">PrintVRegOrUnit</a> &amp;PR) {</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  PR.<a class="code" href="classllvm_1_1PrintVRegOrUnit.html#aaa11796acbe2f3bbbdabee136c762a84">print</a>(OS);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">return</span> OS;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;}</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a092ed193726c24f9a70322dabb3c4fbc"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a092ed193726c24f9a70322dabb3c4fbc">llvm::TargetRegisterInfo::UpdateRegAllocHint</a></div><div class="ttdeci">virtual void UpdateRegAllocHint(unsigned Reg, unsigned NewReg, MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00670">TargetRegisterInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae529314c316fb0b19c88b391b2b96072"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae529314c316fb0b19c88b391b2b96072">llvm::TargetRegisterClass::const_iterator</a></div><div class="ttdeci">const MCPhysReg * const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00039">TargetRegisterInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a682bb9e1dd89cc28f032ee568aff0acb"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">llvm::TargetRegisterInfo::hasReservedSpillSlot</a></div><div class="ttdeci">virtual bool hasReservedSpillSlot(const MachineFunction &amp;MF, unsigned Reg, int &amp;FrameIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00707">TargetRegisterInfo.h:707</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a48e5727f8f3f51f0cc1af4368b1d723f"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a48e5727f8f3f51f0cc1af4368b1d723f">llvm::TargetRegisterClass::vt_end</a></div><div class="ttdeci">vt_iterator vt_end() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00117">TargetRegisterInfo.h:117</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5"><div class="ttname"><a href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">llvm::ARM_PROC::A</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00098">ARMBaseInfo.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html_afa34c038576dd9c63b4e046300c171c9"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">llvm::TargetRegisterInfoDesc::CostPerUse</a></div><div class="ttdeci">unsigned CostPerUse</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00202">TargetRegisterInfo.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html_ab24120eb2be4c215eef46233bc02fd25"><div class="ttname"><a href="classllvm_1_1PrintReg.html#ab24120eb2be4c215eef46233bc02fd25">llvm::PrintReg::print</a></div><div class="ttdeci">void print(raw_ostream &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00036">TargetRegisterInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa0f7275b32d79810c71102ca390273f3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">llvm::TargetRegisterInfo::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a496babb541bb625fbea5a69ad79e1bff"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">llvm::TargetRegisterInfo::saveScavengerRegister</a></div><div class="ttdeci">virtual bool saveScavengerRegister(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp;UseMI, const TargetRegisterClass *RC, unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00769">TargetRegisterInfo.h:769</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a39c785261a4ae01068d801a8b62c6b52"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00070">TargetRegisterInfo.h:70</a></div></div>
<div class="ttc" id="structllvm_1_1VirtReg2IndexFunctor_html_a5c82ec2fb8e8ea24d2ef79d409bb7c63"><div class="ttname"><a href="structllvm_1_1VirtReg2IndexFunctor.html#a5c82ec2fb8e8ea24d2ef79d409bb7c63">llvm::VirtReg2IndexFunctor::operator()</a></div><div class="ttdeci">unsigned operator()(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00861">TargetRegisterInfo.h:861</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html_a0f3cbf5ab644793a05338e0632d7f0e8"><div class="ttname"><a href="classllvm_1_1PrintReg.html#a0f3cbf5ab644793a05338e0632d7f0e8">llvm::PrintReg::PrintReg</a></div><div class="ttdeci">PrintReg(unsigned reg, const TargetRegisterInfo *tri=0, unsigned subidx=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00883">TargetRegisterInfo.h:883</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a70cd177cd3198c912817a21f373b5651"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">llvm::TargetRegisterInfo::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00301">TargetRegisterInfo.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_af27e852be25d4036776254046a7200bc"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#af27e852be25d4036776254046a7200bc">llvm::TargetRegisterClass::getSuperRegIndices</a></div><div class="ttdeci">const uint16_t * getSuperRegIndices() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00163">TargetRegisterInfo.h:163</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a357d2d2aff1f6e1f40dc815cd332bea1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00131">TargetRegisterInfo.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_abbdc1cffc65c3d42ac4c8f5003679071"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#abbdc1cffc65c3d42ac4c8f5003679071">llvm::TargetRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">virtual const uint32_t * getCallPreservedMask(CallingConv::ID) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00444">TargetRegisterInfo.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html"><div class="ttname"><a href="classllvm_1_1PrintRegUnit.html">llvm::PrintRegUnit</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00903">TargetRegisterInfo.h:903</a></div></div>
<div class="ttc" id="classllvm_1_1PrintVRegOrUnit_html_aaa11796acbe2f3bbbdabee136c762a84"><div class="ttname"><a href="classllvm_1_1PrintVRegOrUnit.html#aaa11796acbe2f3bbbdabee136c762a84">llvm::PrintVRegOrUnit::print</a></div><div class="ttdeci">void print(raw_ostream &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00076">TargetRegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a25f9ba8e78af92ca34f9c1bba7881601"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00053">TargetRegisterInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_html_af1326f50ef96dc5653d5cadd2f9cbbf5"><div class="ttname"><a href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00027">MCRegisterInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a773f00b289b2eef69a1b26c350d32332"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">llvm::TargetRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00551">TargetRegisterInfo.h:551</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00489">MCRegisterInfo.h:489</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ad1571b146a4aa1122e800fccd6a180cd"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ad1571b146a4aa1122e800fccd6a180cd">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00144">TargetRegisterInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a9b32c0e7e180ae70b1e24695ad280b00"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">llvm::TargetRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00584">TargetRegisterInfo.h:584</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a00bb09e28b808781d55d70d004502d23"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">llvm::TargetRegisterClass::OrderFunc</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt;(* OrderFunc)(const MachineFunction &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00049">TargetRegisterInfo.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a27f0c6b9dfbaa9e6a10f15768e772029"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">llvm::TargetRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">virtual bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00690">TargetRegisterInfo.h:690</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_af73df27bcdf64385e1752f65741552fd"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">llvm::TargetRegisterClass::SubClassMask</a></div><div class="ttdeci">const uint32_t * SubClassMask</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00046">TargetRegisterInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a5919eff14f47c663b6dcf33f32777b21"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">llvm::TargetRegisterClass::iterator</a></div><div class="ttdeci">const MCPhysReg * iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00038">TargetRegisterInfo.h:38</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_acdf5bf3bbc10f9331f56441a4d483bb1"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a></div><div class="ttdeci">the resulting code requires compare and branches when and if the revised code is with conditional branches instead of More there is a byte word extend before each where there should be only and the condition codes are not remembered when the same two values are compared twice More LSR enhancements i8 and i32 load store addressing modes are identical int b</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00396">Target/ARM/README.txt:396</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html">llvm::SuperRegClassIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00819">TargetRegisterInfo.h:819</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a419e521c9378d4d7b86fa6f2d8e440f8"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">llvm::TargetRegisterInfo::stackSlot2Index</a></div><div class="ttdeci">static int stackSlot2Index(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00266">TargetRegisterInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a3217063f680fa8e35dea3c59b6e52b18"><div class="ttname"><a href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a></div><div class="ttdeci">Clang compiles this i1 i64 store i64 i64 store i64 i64 store i64 i64 store i64 align Which gets codegen d xmm0 movaps rbp movaps rbp movaps rbp movaps rbp rbp rbp rbp rbp It would be better to have movq s of instead of the movaps s LLVM produces ret int</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00549">Target/README.txt:549</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_aaf808fbcea181e4b69815e1666bb016c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aaf808fbcea181e4b69815e1666bb016c">llvm::MCRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00099">MCRegisterInfo.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a62c3a08055fda404d8d0ce0f0daf5658"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">llvm::TargetRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">virtual int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00727">TargetRegisterInfo.h:727</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html">llvm::RegClassWeight</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00208">TargetRegisterInfo.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ab5d7f9c9e61be17dae283679fa67121a"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">llvm::TargetRegisterClass::SuperRegIndices</a></div><div class="ttdeci">const uint16_t * SuperRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00047">TargetRegisterInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a31a901f12fea3fdd4fb7cdffbe494842"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00553">TargetRegisterInfo.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a5788d2f490290fbab42f3250189cf40a"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a5788d2f490290fbab42f3250189cf40a">llvm::MCRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00060">MCRegisterInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac32182f5dd8487a052696a63cf950aab"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ac32182f5dd8487a052696a63cf950aab">llvm::TargetRegisterClass::getName</a></div><div class="ttdeci">const char * getName() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00057">TargetRegisterInfo.h:57</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00266">ArrayRef.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_a18cf21afd5945ce8e5e07b63b7d8333f"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#a18cf21afd5945ce8e5e07b63b7d8333f">llvm::SuperRegClassIterator::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const </div><div class="ttdoc">Returns the current sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00843">TargetRegisterInfo.h:843</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6e765860317332f714b0f7b447663632"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00559">TargetRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a28bee324946322e5b0663f50a4029779"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">llvm::TargetRegisterClass::getRawAllocationOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRawAllocationOrder(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00194">TargetRegisterInfo.h:194</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a51f91c5b6b101d60eee19dc54ce129b0"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">llvm::TargetRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00061">TargetRegisterInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a86a38f32e17ceb651111c44ae40f1d81"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a86a38f32e17ceb651111c44ae40f1d81">llvm::MCRegisterClass::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00056">MCRegisterInfo.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html"><div class="ttname"><a href="classllvm_1_1PrintReg.html">llvm::PrintReg</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00878">TargetRegisterInfo.h:878</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html_aa7279f86207e059681069e8994feeaf5"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">llvm::TargetRegisterInfoDesc::inAllocatableClass</a></div><div class="ttdeci">bool inAllocatableClass</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00203">TargetRegisterInfo.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac2112296600ed4c01c2554d6dfb79f4c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00457">TargetRegisterInfo.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_a10c807ec80af5f31096a4e9e5d2b7beb"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#a10c807ec80af5f31096a4e9e5d2b7beb">llvm::SuperRegClassIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Advance iterator to the next entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00850">TargetRegisterInfo.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab1b80d824b4e3c38846e4d7b2b463867"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">llvm::TargetRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">virtual bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00697">TargetRegisterInfo.h:697</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00032">VirtRegMap.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5822faad1476d8c4f7d6da249a0e6a1f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">llvm::TargetRegisterInfo::useFPForScavengingIndex</a></div><div class="ttdeci">virtual bool useFPForScavengingIndex(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00684">TargetRegisterInfo.h:684</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_add9fb82de84981977b7164982094232f"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#add9fb82de84981977b7164982094232f">llvm::MCRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00047">MCRegisterInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6ff3defd0102c3138e58d4e28e8e943f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">llvm::TargetRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">virtual void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00742">TargetRegisterInfo.h:742</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00030">MCRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aabffd296e83a5d7ecd59255ab234f04f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aabffd296e83a5d7ecd59255ab234f04f">llvm::TargetRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">virtual void resolveFrameIndex(MachineBasicBlock::iterator I, unsigned BaseReg, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00751">TargetRegisterInfo.h:751</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa3adf149b595b297d3acb46f7e3aa8ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">llvm::TargetRegisterInfo::isInAllocatableClass</a></div><div class="ttdeci">bool isInAllocatableClass(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00330">TargetRegisterInfo.h:330</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50c"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">llvm::MVT::SimpleValueType</a></div><div class="ttdeci">SimpleValueType</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00035">ValueTypes.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6dffe4b1c9f6b9f85a9448c1c8b16a9b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">llvm::TargetRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">virtual bool requiresRegisterScavenging(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a8455be84e41436be122d27c4db19d0b4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8455be84e41436be122d27c4db19d0b4">llvm::TargetRegisterClass::hasSuperClass</a></div><div class="ttdeci">bool hasSuperClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00138">TargetRegisterInfo.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1PrintVRegOrUnit_html_a9b4eda7dcc9241f7038fb1b7394f355e"><div class="ttname"><a href="classllvm_1_1PrintVRegOrUnit.html#a9b4eda7dcc9241f7038fb1b7394f355e">llvm::PrintVRegOrUnit::PrintVRegOrUnit</a></div><div class="ttdeci">PrintVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *tri)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00922">TargetRegisterInfo.h:922</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00042">ValueTypes.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5efb4d5eed06061710fbaaa7a3f64e4d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5efb4d5eed06061710fbaaa7a3f64e4d">llvm::TargetRegisterInfo::avoidWriteAfterWrite</a></div><div class="ttdeci">virtual bool avoidWriteAfterWrite(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00660">TargetRegisterInfo.h:660</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4fac7ec2f43b802397b65018bda0040e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(unsigned regA, unsigned regB) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00394">TargetRegisterInfo.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1e727502aaf54bbd6564e06f6c38f132"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">llvm::TargetRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00550">TargetRegisterInfo.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afc299e1d938ef15479db33dab82ea995"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afc299e1d938ef15479db33dab82ea995">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg1, unsigned Reg2) const </div><div class="ttdoc">contains - Return true if both registers are in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00081">TargetRegisterInfo.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a67d6a2e711761c45ec00b4768e2d575e"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">llvm::TargetRegisterClass::SuperClasses</a></div><div class="ttdeci">const sc_iterator SuperClasses</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00048">TargetRegisterInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_adf8e30b3e759b1283c5fbda668190ee6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">llvm::TargetRegisterInfo::needsStackRealignment</a></div><div class="ttdeci">virtual bool needsStackRealignment(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00721">TargetRegisterInfo.h:721</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a4a1a710a4decff4f7ffe926b10045d74"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a4a1a710a4decff4f7ffe926b10045d74">llvm::TargetRegisterClass::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00091">TargetRegisterInfo.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a42b2a131c499e5deb4b2ddc5582fb297"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a></div><div class="ttdeci">unsigned getSubRegIndexLaneMask(unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00361">TargetRegisterInfo.h:361</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6638eb106558e0fc04b8cfdea71b59a3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">llvm::TargetRegisterInfo::getCostPerUse</a></div><div class="ttdeci">unsigned getCostPerUse(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00324">TargetRegisterInfo.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad1a508ee28fd01390d6a62624b851c2c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad1a508ee28fd01390d6a62624b851c2c">llvm::MCRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00064">MCRegisterInfo.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ab2f32ccc802b1676bfe61fab41a08b92"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ab2f32ccc802b1676bfe61fab41a08b92">llvm::MCRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00086">MCRegisterInfo.h:86</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a1da549433e36d275a5b8609617deaba1"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a1da549433e36d275a5b8609617deaba1">llvm::MCRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00095">MCRegisterInfo.h:95</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a542fe2d12aa79a6c24c78437af4b5501"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">llvm::RegClassWeight::WeightLimit</a></div><div class="ttdeci">unsigned WeightLimit</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00210">TargetRegisterInfo.h:210</a></div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a065b781864f9b2dde935b04cf0c6fb76"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">llvm::RegClassWeight::RegWeight</a></div><div class="ttdeci">unsigned RegWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00209">TargetRegisterInfo.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a0d81222b2289de5b9f2944264082dea8"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">llvm::TargetRegisterClass::sc_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * sc_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00041">TargetRegisterInfo.h:41</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html">llvm::TargetRegisterInfoDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00201">TargetRegisterInfo.h:201</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a1cdc53914d9be935bf3882c08dcc4a0d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">llvm::TargetRegisterClass::hasSubClass</a></div><div class="ttdeci">bool hasSubClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00125">TargetRegisterInfo.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a3f96cd02f2b89996660241331664e553"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">llvm::TargetRegisterClass::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00062">TargetRegisterInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html_a105a6adfe658df24d46d69bb93ae5018"><div class="ttname"><a href="classllvm_1_1PrintRegUnit.html#a105a6adfe658df24d46d69bb93ae5018">llvm::PrintRegUnit::print</a></div><div class="ttdeci">void print(raw_ostream &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00055">TargetRegisterInfo.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a93419a500e3ff18a1ba7246c4d275b41"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a93419a500e3ff18a1ba7246c4d275b41">llvm::MCRegisterClass::getName</a></div><div class="ttdeci">const char * getName() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00051">MCRegisterInfo.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_abfabab6dab1bb6dbf7330908c5f1c7e3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">llvm::TargetRegisterInfo::getCoveringLanes</a></div><div class="ttdeci">unsigned getCoveringLanes() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00390">TargetRegisterInfo.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab4f4bfd683b0c4a44aa6a220d60b1f6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const MCRegisterClass *RC) const </div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00018">MCRegisterInfo.cpp:18</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_acd7ff2004156240432b82c305aab07db"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">llvm::TargetRegisterInfo::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00260">TargetRegisterInfo.h:260</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a7c9bd98c9444cf8a4e74577c4777919b"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00071">MCRegisterInfo.h:71</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00499">ExecutionEngine/ExecutionEngine.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_aefbca0758b5f55e95b329d3139331252"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">llvm::SuperRegClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00840">TargetRegisterInfo.h:840</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac6dee4ffc5865c1a7c0e64d1347f190a"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">virtual bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00714">TargetRegisterInfo.h:714</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a890a118ea7c82e6c86b1fff26c5299f2"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a890a118ea7c82e6c86b1fff26c5299f2">llvm::TargetRegisterClass::vt_iterator</a></div><div class="ttdeci">const MVT::SimpleValueType * vt_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00040">TargetRegisterInfo.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ab67affb87d0ac718bdda5ebe40a7327d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">llvm::TargetRegisterClass::MC</a></div><div class="ttdeci">const MCRegisterClass * MC</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afca05003ab96838dace0b075e176f731"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00066">TargetRegisterInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a66f921176e810b56f96c25373f191f8b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">llvm::TargetRegisterInfo::getSubRegIndexName</a></div><div class="ttdeci">const char * getSubRegIndexName(unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00336">TargetRegisterInfo.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_a75cd8d7ef877408dace338c8c57b67da"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#a75cd8d7ef877408dace338c8c57b67da">llvm::SuperRegClassIterator::SuperRegClassIterator</a></div><div class="ttdeci">SuperRegClassIterator(const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, bool IncludeSelf=false)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00828">TargetRegisterInfo.h:828</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab80aa87a64e6b7bc8bf5f62c9993d67b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">llvm::TargetRegisterInfo::composeSubRegIndicesImpl</a></div><div class="ttdeci">virtual unsigned composeSubRegIndicesImpl(unsigned, unsigned) const </div><div class="ttdoc">Overridden by TableGen in targets that have sub-registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00511">TargetRegisterInfo.h:511</a></div></div>
<div class="ttc" id="classllvm_1_1PrintVRegOrUnit_html"><div class="ttname"><a href="classllvm_1_1PrintVRegOrUnit.html">llvm::PrintVRegOrUnit</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00920">TargetRegisterInfo.h:920</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ad38860b2caec87916f92a629e7ff8f65"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">llvm::TargetRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00096">TargetRegisterInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ab70c59583d7fef0adf8fd026a72c5364"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab70c59583d7fef0adf8fd026a72c5364">llvm::TargetRegisterClass::isASubClass</a></div><div class="ttdeci">bool isASubClass() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00176">TargetRegisterInfo.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_adb2ad0d16e2091a054427ae1c399ad8f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">llvm::TargetRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">virtual bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00736">TargetRegisterInfo.h:736</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a24d7d13a35348f2576a8fac1367b8f34"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a24d7d13a35348f2576a8fac1367b8f34">llvm::TargetRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">virtual bool isFrameOffsetLegal(const MachineInstr *MI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00758">TargetRegisterInfo.h:758</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html_a47cee40f448dcc55ba0e8178b2b33796"><div class="ttname"><a href="classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">llvm::PrintRegUnit::Unit</a></div><div class="ttdeci">unsigned Unit</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00906">TargetRegisterInfo.h:906</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac6b4a5be0d283b9346b6053f03c511d8"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00100">TargetRegisterInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_adc67b915d8210f89dbb010d32cc43e73"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">llvm::TargetRegisterClass::VTs</a></div><div class="ttdeci">const vt_iterator VTs</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a889b49eb30c9bd4d7ea3fb0d21419558"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a889b49eb30c9bd4d7ea3fb0d21419558">llvm::MCRegisterClass::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00090">MCRegisterInfo.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afdb5953dce337bafb4df1acb1125512a"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">llvm::TargetRegisterClass::hasType</a></div><div class="ttdeci">bool hasType(EVT vt) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00104">TargetRegisterInfo.h:104</a></div></div>
<div class="ttc" id="namespacellvm_html_a6a02d446812b76c3b271d9e3e3c77b49"><div class="ttname"><a href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APInt &amp;I)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01688">APInt.h:1688</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_afe970f60219cf069303ba0a1bf66919f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">llvm::TargetRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">virtual unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00605">TargetRegisterInfo.h:605</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a8df5443f363d290333d3892bc8b99449"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a8df5443f363d290333d3892bc8b99449">llvm::MCRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00055">MCRegisterInfo.h:55</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_a668d6902e1f37328dfbbb1f75aa82fc9"><div class="ttname"><a href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a></div><div class="ttdeci">=0.0?0.0:(a &gt; 0.0?1.0:-1.0) a</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l00652">Target/X86/README.txt:652</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4031f241d28a0a91266e6d83de2758c7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">llvm::TargetRegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">virtual const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00484">TargetRegisterInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac8f9853531f52b368572f9933ebd6de6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00593">TargetRegisterInfo.h:593</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa5c3fb49fc2221506cccf26bdce3922d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa5c3fb49fc2221506cccf26bdce3922d">llvm::TargetRegisterInfo::getCompactUnwindRegNum</a></div><div class="ttdeci">virtual int getCompactUnwindRegNum(unsigned, bool) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00797">TargetRegisterInfo.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html_aa5270f328197bd14efbcc29d739919e2"><div class="ttname"><a href="classllvm_1_1PrintRegUnit.html#aa5270f328197bd14efbcc29d739919e2">llvm::PrintRegUnit::PrintRegUnit</a></div><div class="ttdeci">PrintRegUnit(unsigned unit, const TargetRegisterInfo *tri)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00908">TargetRegisterInfo.h:908</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00031">raw_ostream.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_af2ed3490fe47d88ef2d7f3edce4bf113"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#af2ed3490fe47d88ef2d7f3edce4bf113">llvm::TargetRegisterClass::vt_begin</a></div><div class="ttdeci">vt_iterator vt_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00113">TargetRegisterInfo.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_a6c73450f9a547e660ebf660b5b1b8d5a"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#a6c73450f9a547e660ebf660b5b1b8d5a">llvm::SuperRegClassIterator::getMask</a></div><div class="ttdeci">const uint32_t * getMask() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00847">TargetRegisterInfo.h:847</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a0ebdc56bddb36fb1a2e088f1ddd9eac2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">llvm::TargetRegisterInfo::composeSubRegIndices</a></div><div class="ttdeci">unsigned composeSubRegIndices(unsigned a, unsigned b) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00503">TargetRegisterInfo.h:503</a></div></div>
<div class="ttc" id="structllvm_1_1VirtReg2IndexFunctor_html"><div class="ttname"><a href="structllvm_1_1VirtReg2IndexFunctor.html">llvm::VirtReg2IndexFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00860">TargetRegisterInfo.h:860</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html_a530682bcfaabc037ef6828448d808979"><div class="ttname"><a href="classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">llvm::PrintRegUnit::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00905">TargetRegisterInfo.h:905</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a90cca76dd78688687e0d697679dbc799"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional ldr LCPI1_0 ldr ldr tst movne lsr ldr LCPI1_1 and r0 bx lr it saves an instruction and a register It might be profitable to cse MOVi16 if there are lots of bit immediates with the same bottom half Robert Muth started working on an alternate jump table implementation that does not put the tables in line in the text This is more like the llvm default jump table implementation This might be useful sometime Several revisions of patches are on the mailing beginning while CMP sets them like a subtract Therefore to be able to use CMN for comparisons other than the Z we ll need additional logic to reverse the conditionals associated with the comparison Perhaps a pseudo instruction for the with a post codegen pass to clean up and handle the condition codes See PR5694 for testcase Given the following on int B</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00592">Target/ARM/README.txt:592</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a0b3a814040f5e721a08d8b9b277b3fec"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">llvm::TargetRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00574">TargetRegisterInfo.h:574</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a60ffe30d163b69f0c571b907907ab9ad"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">llvm::TargetRegisterClass::getSuperClasses</a></div><div class="ttdeci">sc_iterator getSuperClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00170">TargetRegisterInfo.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a420c6d2de82c6ca3240913a039f4f23b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">llvm::TargetRegisterInfo::index2StackSlot</a></div><div class="ttdeci">static unsigned index2StackSlot(int FI)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00273">TargetRegisterInfo.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a35a33974faae4eb881dd6a0c45024de0"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00151">TargetRegisterInfo.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5f3578b3db9bb49d5d3ac5d282b35034"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00221">TargetRegisterInfo.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a7d2b26ed3cdd4cee469fa067d4f17447"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">llvm::TargetRegisterInfo::hasRegUnit</a></div><div class="ttdeci">bool hasRegUnit(unsigned Reg, unsigned RegUnit) const </div><div class="ttdoc">hasRegUnit - Returns true if Reg contains RegUnit. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00411">TargetRegisterInfo.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00076">TargetRegisterInfo.h:76</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:02:52 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
