{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522831900563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522831900563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 04 11:51:40 2018 " "Processing started: Wed Apr 04 11:51:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522831900563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522831900563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_alu -c full_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_alu -c full_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522831900563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522831900735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"STD_LOGIC_VECTOR\";  expecting \"(\", or \"access\", or \"array\", or \"file\", or \"range\", or \"record\" control_l.vhd(34) " "VHDL syntax error at control_l.vhd(34) near text \"STD_LOGIC_VECTOR\";  expecting \"(\", or \"access\", or \"array\", or \"file\", or \"range\", or \"record\"" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticicle/control_l.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/control_l.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/package_utility.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/package_utility.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_utility " "Found design unit 1: package_utility" {  } { { "../ProcesadorMulticicleMemoria/package_utility.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_utility.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_utility-body " "Found design unit 2: package_utility-body" {  } { { "../ProcesadorMulticicleMemoria/package_utility.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_utility.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/package_timing.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/package_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_timing " "Found design unit 1: package_timing" {  } { { "../ProcesadorMulticicleMemoria/package_timing.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_timing.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901407 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_timing-body " "Found design unit 2: package_timing-body" {  } { { "../ProcesadorMulticicleMemoria/package_timing.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/package_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901407 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "../ProcesadorMulticicleMemoria/MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec-2018/procesadormulticiclememoria/async_64kx16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticiclememoria/async_64kx16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_64Kx16-behave_arch " "Found design unit 1: async_64Kx16-behave_arch" {  } { { "../ProcesadorMulticicleMemoria/async_64Kx16.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/async_64Kx16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901422 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_64Kx16 " "Found entity 1: async_64Kx16" {  } { { "../ProcesadorMulticicleMemoria/async_64Kx16.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/async_64Kx16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522831901422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522831901422 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522831901516 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 04 11:51:41 2018 " "Processing ended: Wed Apr 04 11:51:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522831901516 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522831901516 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522831901516 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522831901516 ""}
