# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_11.srcs/sources_1/new/ALU_0_N_BITS.vhd" \
"../../../../Project_11.srcs/sim_1/new/ALU_0_N_BITS_TB.vhd" \

# Do not sort compile order
nosort
