Cristinel Ababei, Speeding up FPGA placement via partitioning and multithreading, International Journal of Reconfigurable Computing, 2009, p.1-1, January 2009[doi>10.1155/2009/514754]
Gene M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, Proceedings of the April 18-20, 1967, spring joint computer conference, April 18-20, 1967, Atlantic City, New Jersey[doi>10.1145/1465482.1465560]
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
A. Casotto , F. Romeo , A. Sangiovanni-Vincentelli, A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.6 n.5, p.838-847, November 2006[doi>10.1109/TCAD.1987.1270327]
Alexander Choong , Rami Beidas , Jianwen Zhu, Parallelizing Simulated Annealing-Based Placement Using GPGPU, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.31-34, August 31-September 02, 2010[doi>10.1109/FPL.2010.17]
Paul Darwen and Xin Yao. 1995. A dilemma for fitness sharing with a scaling function. In Proc. of the 1995 IEEE Int’l Conf. on Evolutionary Computation (ICEC’95). IEEE Press, 166--171.
D. Diamantopoulos, K. Siozios, S. Xydis, and D. Soudris. 2013. A framework for supporting parallel application placement onto reconfigurable platforms. In Proceedings of the PARMA Workshop, HiPEAC Conference, Berlin, Germany.
John M. Emmert , Dinesh Bhatia, Tabu Search: Ultra-Fast Placement for FPGAs, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.81-90, August 30-September 01, 1999
Sonke Hartmann. 2002. A self-adapting genetic algorithm for project scheduling under resource constraints. Naval Research Logistics (NRL) 49, 5, 433--448. DOI: http://dx.doi.org/10.1002/nav.10029
Tzung-Pei Hong and Hong-Shung Wang. 1996. A dynamic mutation genetic algorithm. In Proceedings of the 1996 International Conference on Systems, Man, and Cybernetics, Vol. 3. 2000--2005.
ITRS. 2012. International Technology Roadmap for Semiconductors. Retrieved from http://www.itrs.net/.
Peter Jamieson. 2010. Revisiting genetic algorithms for the FPGA placement problem. In GEM. 16--22.
V. Kalenteridis, H. Pournara, K. Siozos, K. Tatas, N. Vassiliadis, I. Pappas, G. Koutroumpezis, S. Nikolaidis, S. Siskos, D. J. Soudris, and A. Thanailakis. 2005. A complete platform and toolset for system implementation on fine-grain reconfigurable hardware. Microprocess. Microsyst. 29, 6, 247--259. DOI: http://dx.doi.org/10.1016/j.micpro.2004.09.001
Tapas Kanungo , David M. Mount , Nathan S. Netanyahu , Christine D. Piatko , Ruth Silverman , Angela Y. Wu, An Efficient k-Means Clustering Algorithm: Analysis and Implementation, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.24 n.7, p.881-892, July 2002[doi>10.1109/TPAMI.2002.1017616]
S. A. Kravitz , R. A. Rutenbar, Placement by Simulated Annealing on a Multiprocessor, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.6 n.4, p.534-549, November 2006[doi>10.1109/TCAD.1987.1270301]
Julien Lamoureux , Steven J.  E. Wilton, On the Interaction Between Power-Aware FPGA CAD Algorithms, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.701, November 09-13, 2003[doi>10.1109/ICCAD.2003.106]
A. Livnat, C. Papadimitriou, J. Dushoff, and M. Feldman. 2008. A mixability theory for the role of sex in evolution. Proc. Natl. Acad. Sci. USA 105, 50 (2008), 19803--19808.
Adrian Ludwin , Vaughn Betz, Efficient and Deterministic Parallel Placement for FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.3, p.1-23, June 2011[doi>10.1145/1970353.1970355]
Adrian Ludwin , Vaughn Betz , Ketan Padalia, High-quality, deterministic parallel placement for FPGAs on commodity hardware, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344676]
P. Moscato and J. F. Fontanari. 1990. Convergence and finite-time behavior of simulated annealing. Adv. Appl. Probab. 18 (1990), 747--771.
Edmund M. A. Ronald, When Selection Meets Seduction, Proceedings of the 6th International Conference on Genetic Algorithms, p.167-173, July 15-19, 1995
J. S. Rose , W. M. Snelgrove , Z. G. Vranesic, Parallel standard cell placement algorithms with quality equivalent to simulated annealing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.7 n.3, p.387-396, November 2006[doi>10.1109/43.3172]
Yaska Sankar , Jonathan Rose, Trading quality for compile time: ultra-fast placement for FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.157-166, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296449]
Navaratnasothie Selvakkumaran , George Karypis, Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.726, November 09-13, 2003[doi>10.1109/ICCAD.2003.102]
E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, Robert K. Brayton, and Alberto L. Sangiovanni-Vincentelli. 1992. SIS: A System for Sequential Circuit Synthesis. Technical Report No. UCB/ERL M92/41, University of California, Berkeley, CA.
Donald Shepard, A two-dimensional interpolation function for irregularly-spaced data, Proceedings of the 1968 23rd ACM national conference, p.517-524, August 27-29, 1968[doi>10.1145/800186.810616]
Harry Sidiropoulos , Kostas Siozios , Peter Figuli , Dimitrios Soudris , Michael Hubner, On Supporting Efficient Partial Reconfiguration with Just-In-Time Compilation, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, p.328-335, May 21-25, 2012[doi>10.1109/IPDPSW.2012.40]
Harry Sidiropoulos , Kostas Siozios , Dimitrios Soudris, A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.238-243, September 05-07, 2011[doi>10.1109/FPL.2011.110]
G. Smecher, S. Wilton, and G. G. F. Lemieux. 2009. Self-hosted placement for massively parallel processor arrays. In Proceedings of the International Conference on Field-Programmable Technology (FPT’09). 159--166. DOI: http://dx.doi.org/10.1109/FPT.2009.5377668
R. E. Smith , Claudio Bonacina, Mating restriction and niching pressure: results from agents and implications for general EC, Proceedings of the 2003 international conference on Genetic and evolutionary computation: PartII, July 12-16, 2003, Chicago, IL, USA
M. Srinivas and Lalit M. Patnaik. 1994. Adaptive probabilities of crossover and mutation in genetic algorithms. IEEE Trans. Syst. Man Cybern. 24, 4, 656--667.
Russell Tessier, Fast placement approaches for FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.2, p.284-305, April 2002[doi>10.1145/544536.544540]
Chuan-Kang Ting , Sheng-Tun Li , Chungnan Lee, On the harmonious mating strategy through tabu search, Information Sciences: an International Journal, v.156 n.3-4, p.189-214, 15 November 2003[doi>10.1016/S0020-0255(03)00176-2]
Chris C. Wang , Guy G.F. Lemieux, Scalable and deterministic timing-driven parallel placement for FPGAs, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950445]
E. E. Witte , R. D. Chamberlain , M. A. Franklin, Parallel Simulated Annealing using Speculative Computation, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.483-494, October 1991[doi>10.1109/71.97904]
Michael G. Wrighton , André M. DeHon, Hardware-assisted simulated annealing with application for fast FPGA placement, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611824]
S. Xydis, A. Bartzas, I. Anagnostopoulos, D. Soudris, and K. Pekmestzi. 2010. Custom multi-threaded dynamic memory management for multiprocessor system-on-chip platforms. Embedded Computer Systems (SAMOS), 2010 International Conference on. IEEE, 102--109. DOI:10.1109/ICSAMOS.2010.5642078
Vittorio Zaccaria, Gianluca Palermo, Fabrizio Castro, Cristina Silvano, and Giovanni Mariani. 2010. Multicube Explorer: an open source framework for design space exploration of chip multi-processors. In Proceedings of the ARCS Workshops. 325--331.
