set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Average.vo Average_v.sdo}}
	{{"Fast Model"} {Average_fast.vo Average_v_fast.sdo}}
}
