
P2026.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d488  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800d620  0800d620  0000e620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6f8  0800d6f8  0000f110  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d6f8  0800d6f8  0000e6f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d700  0800d700  0000f110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d700  0800d700  0000e700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d704  0800d704  0000e704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000110  20000000  0800d708  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017b8  20000110  0800d818  0000f110  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200018c8  0800d818  0000f8c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f110  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017cd8  00000000  00000000  0000f140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a83  00000000  00000000  00026e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  0002a8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efa  00000000  00000000  0002bc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a624  00000000  00000000  0002cb12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a109  00000000  00000000  00047136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099002  00000000  00000000  0006123f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa241  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005398  00000000  00000000  000fa284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000ff61c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000110 	.word	0x20000110
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800d608 	.word	0x0800d608

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000114 	.word	0x20000114
 80001d4:	0800d608 	.word	0x0800d608

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2f>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a8c:	bf24      	itt	cs
 8000a8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a96:	d90d      	bls.n	8000ab4 <__aeabi_d2f+0x30>
 8000a98:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aac:	bf08      	it	eq
 8000aae:	f020 0001 	biceq.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab8:	d121      	bne.n	8000afe <__aeabi_d2f+0x7a>
 8000aba:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000abe:	bfbc      	itt	lt
 8000ac0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	4770      	bxlt	lr
 8000ac6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ace:	f1c2 0218 	rsb	r2, r2, #24
 8000ad2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ada:	fa20 f002 	lsr.w	r0, r0, r2
 8000ade:	bf18      	it	ne
 8000ae0:	f040 0001 	orrne.w	r0, r0, #1
 8000ae4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af0:	ea40 000c 	orr.w	r0, r0, ip
 8000af4:	fa23 f302 	lsr.w	r3, r3, r2
 8000af8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000afc:	e7cc      	b.n	8000a98 <__aeabi_d2f+0x14>
 8000afe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b02:	d107      	bne.n	8000b14 <__aeabi_d2f+0x90>
 8000b04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b08:	bf1e      	ittt	ne
 8000b0a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b0e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b12:	4770      	bxne	lr
 8000b14:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_uldivmod>:
 8000b24:	b953      	cbnz	r3, 8000b3c <__aeabi_uldivmod+0x18>
 8000b26:	b94a      	cbnz	r2, 8000b3c <__aeabi_uldivmod+0x18>
 8000b28:	2900      	cmp	r1, #0
 8000b2a:	bf08      	it	eq
 8000b2c:	2800      	cmpeq	r0, #0
 8000b2e:	bf1c      	itt	ne
 8000b30:	f04f 31ff 	movne.w	r1, #4294967295
 8000b34:	f04f 30ff 	movne.w	r0, #4294967295
 8000b38:	f000 b988 	b.w	8000e4c <__aeabi_idiv0>
 8000b3c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b44:	f000 f806 	bl	8000b54 <__udivmoddi4>
 8000b48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b50:	b004      	add	sp, #16
 8000b52:	4770      	bx	lr

08000b54 <__udivmoddi4>:
 8000b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b58:	9d08      	ldr	r5, [sp, #32]
 8000b5a:	468e      	mov	lr, r1
 8000b5c:	4604      	mov	r4, r0
 8000b5e:	4688      	mov	r8, r1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d14a      	bne.n	8000bfa <__udivmoddi4+0xa6>
 8000b64:	428a      	cmp	r2, r1
 8000b66:	4617      	mov	r7, r2
 8000b68:	d962      	bls.n	8000c30 <__udivmoddi4+0xdc>
 8000b6a:	fab2 f682 	clz	r6, r2
 8000b6e:	b14e      	cbz	r6, 8000b84 <__udivmoddi4+0x30>
 8000b70:	f1c6 0320 	rsb	r3, r6, #32
 8000b74:	fa01 f806 	lsl.w	r8, r1, r6
 8000b78:	fa20 f303 	lsr.w	r3, r0, r3
 8000b7c:	40b7      	lsls	r7, r6
 8000b7e:	ea43 0808 	orr.w	r8, r3, r8
 8000b82:	40b4      	lsls	r4, r6
 8000b84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b88:	fa1f fc87 	uxth.w	ip, r7
 8000b8c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b90:	0c23      	lsrs	r3, r4, #16
 8000b92:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b9a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d909      	bls.n	8000bb6 <__udivmoddi4+0x62>
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ba8:	f080 80ea 	bcs.w	8000d80 <__udivmoddi4+0x22c>
 8000bac:	429a      	cmp	r2, r3
 8000bae:	f240 80e7 	bls.w	8000d80 <__udivmoddi4+0x22c>
 8000bb2:	3902      	subs	r1, #2
 8000bb4:	443b      	add	r3, r7
 8000bb6:	1a9a      	subs	r2, r3, r2
 8000bb8:	b2a3      	uxth	r3, r4
 8000bba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bc6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bca:	459c      	cmp	ip, r3
 8000bcc:	d909      	bls.n	8000be2 <__udivmoddi4+0x8e>
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd4:	f080 80d6 	bcs.w	8000d84 <__udivmoddi4+0x230>
 8000bd8:	459c      	cmp	ip, r3
 8000bda:	f240 80d3 	bls.w	8000d84 <__udivmoddi4+0x230>
 8000bde:	443b      	add	r3, r7
 8000be0:	3802      	subs	r0, #2
 8000be2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000be6:	eba3 030c 	sub.w	r3, r3, ip
 8000bea:	2100      	movs	r1, #0
 8000bec:	b11d      	cbz	r5, 8000bf6 <__udivmoddi4+0xa2>
 8000bee:	40f3      	lsrs	r3, r6
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfa:	428b      	cmp	r3, r1
 8000bfc:	d905      	bls.n	8000c0a <__udivmoddi4+0xb6>
 8000bfe:	b10d      	cbz	r5, 8000c04 <__udivmoddi4+0xb0>
 8000c00:	e9c5 0100 	strd	r0, r1, [r5]
 8000c04:	2100      	movs	r1, #0
 8000c06:	4608      	mov	r0, r1
 8000c08:	e7f5      	b.n	8000bf6 <__udivmoddi4+0xa2>
 8000c0a:	fab3 f183 	clz	r1, r3
 8000c0e:	2900      	cmp	r1, #0
 8000c10:	d146      	bne.n	8000ca0 <__udivmoddi4+0x14c>
 8000c12:	4573      	cmp	r3, lr
 8000c14:	d302      	bcc.n	8000c1c <__udivmoddi4+0xc8>
 8000c16:	4282      	cmp	r2, r0
 8000c18:	f200 8105 	bhi.w	8000e26 <__udivmoddi4+0x2d2>
 8000c1c:	1a84      	subs	r4, r0, r2
 8000c1e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c22:	2001      	movs	r0, #1
 8000c24:	4690      	mov	r8, r2
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0e5      	beq.n	8000bf6 <__udivmoddi4+0xa2>
 8000c2a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c2e:	e7e2      	b.n	8000bf6 <__udivmoddi4+0xa2>
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	f000 8090 	beq.w	8000d56 <__udivmoddi4+0x202>
 8000c36:	fab2 f682 	clz	r6, r2
 8000c3a:	2e00      	cmp	r6, #0
 8000c3c:	f040 80a4 	bne.w	8000d88 <__udivmoddi4+0x234>
 8000c40:	1a8a      	subs	r2, r1, r2
 8000c42:	0c03      	lsrs	r3, r0, #16
 8000c44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c48:	b280      	uxth	r0, r0
 8000c4a:	b2bc      	uxth	r4, r7
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c52:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d907      	bls.n	8000c72 <__udivmoddi4+0x11e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c68:	d202      	bcs.n	8000c70 <__udivmoddi4+0x11c>
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	f200 80e0 	bhi.w	8000e30 <__udivmoddi4+0x2dc>
 8000c70:	46c4      	mov	ip, r8
 8000c72:	1a9b      	subs	r3, r3, r2
 8000c74:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c78:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c7c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c80:	fb02 f404 	mul.w	r4, r2, r4
 8000c84:	429c      	cmp	r4, r3
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x144>
 8000c88:	18fb      	adds	r3, r7, r3
 8000c8a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x142>
 8000c90:	429c      	cmp	r4, r3
 8000c92:	f200 80ca 	bhi.w	8000e2a <__udivmoddi4+0x2d6>
 8000c96:	4602      	mov	r2, r0
 8000c98:	1b1b      	subs	r3, r3, r4
 8000c9a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c9e:	e7a5      	b.n	8000bec <__udivmoddi4+0x98>
 8000ca0:	f1c1 0620 	rsb	r6, r1, #32
 8000ca4:	408b      	lsls	r3, r1
 8000ca6:	fa22 f706 	lsr.w	r7, r2, r6
 8000caa:	431f      	orrs	r7, r3
 8000cac:	fa0e f401 	lsl.w	r4, lr, r1
 8000cb0:	fa20 f306 	lsr.w	r3, r0, r6
 8000cb4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cb8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cbc:	4323      	orrs	r3, r4
 8000cbe:	fa00 f801 	lsl.w	r8, r0, r1
 8000cc2:	fa1f fc87 	uxth.w	ip, r7
 8000cc6:	fbbe f0f9 	udiv	r0, lr, r9
 8000cca:	0c1c      	lsrs	r4, r3, #16
 8000ccc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cd0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cd4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cd8:	45a6      	cmp	lr, r4
 8000cda:	fa02 f201 	lsl.w	r2, r2, r1
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x1a0>
 8000ce0:	193c      	adds	r4, r7, r4
 8000ce2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ce6:	f080 809c 	bcs.w	8000e22 <__udivmoddi4+0x2ce>
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	f240 8099 	bls.w	8000e22 <__udivmoddi4+0x2ce>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	443c      	add	r4, r7
 8000cf4:	eba4 040e 	sub.w	r4, r4, lr
 8000cf8:	fa1f fe83 	uxth.w	lr, r3
 8000cfc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d00:	fb09 4413 	mls	r4, r9, r3, r4
 8000d04:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d08:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d908      	bls.n	8000d22 <__udivmoddi4+0x1ce>
 8000d10:	193c      	adds	r4, r7, r4
 8000d12:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d16:	f080 8082 	bcs.w	8000e1e <__udivmoddi4+0x2ca>
 8000d1a:	45a4      	cmp	ip, r4
 8000d1c:	d97f      	bls.n	8000e1e <__udivmoddi4+0x2ca>
 8000d1e:	3b02      	subs	r3, #2
 8000d20:	443c      	add	r4, r7
 8000d22:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d26:	eba4 040c 	sub.w	r4, r4, ip
 8000d2a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d2e:	4564      	cmp	r4, ip
 8000d30:	4673      	mov	r3, lr
 8000d32:	46e1      	mov	r9, ip
 8000d34:	d362      	bcc.n	8000dfc <__udivmoddi4+0x2a8>
 8000d36:	d05f      	beq.n	8000df8 <__udivmoddi4+0x2a4>
 8000d38:	b15d      	cbz	r5, 8000d52 <__udivmoddi4+0x1fe>
 8000d3a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d3e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d42:	fa04 f606 	lsl.w	r6, r4, r6
 8000d46:	fa22 f301 	lsr.w	r3, r2, r1
 8000d4a:	431e      	orrs	r6, r3
 8000d4c:	40cc      	lsrs	r4, r1
 8000d4e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d52:	2100      	movs	r1, #0
 8000d54:	e74f      	b.n	8000bf6 <__udivmoddi4+0xa2>
 8000d56:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d5a:	0c01      	lsrs	r1, r0, #16
 8000d5c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d60:	b280      	uxth	r0, r0
 8000d62:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d66:	463b      	mov	r3, r7
 8000d68:	4638      	mov	r0, r7
 8000d6a:	463c      	mov	r4, r7
 8000d6c:	46b8      	mov	r8, r7
 8000d6e:	46be      	mov	lr, r7
 8000d70:	2620      	movs	r6, #32
 8000d72:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d76:	eba2 0208 	sub.w	r2, r2, r8
 8000d7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d7e:	e766      	b.n	8000c4e <__udivmoddi4+0xfa>
 8000d80:	4601      	mov	r1, r0
 8000d82:	e718      	b.n	8000bb6 <__udivmoddi4+0x62>
 8000d84:	4610      	mov	r0, r2
 8000d86:	e72c      	b.n	8000be2 <__udivmoddi4+0x8e>
 8000d88:	f1c6 0220 	rsb	r2, r6, #32
 8000d8c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d90:	40b7      	lsls	r7, r6
 8000d92:	40b1      	lsls	r1, r6
 8000d94:	fa20 f202 	lsr.w	r2, r0, r2
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000da2:	b2bc      	uxth	r4, r7
 8000da4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000da8:	0c11      	lsrs	r1, r2, #16
 8000daa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dae:	fb08 f904 	mul.w	r9, r8, r4
 8000db2:	40b0      	lsls	r0, r6
 8000db4:	4589      	cmp	r9, r1
 8000db6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dba:	b280      	uxth	r0, r0
 8000dbc:	d93e      	bls.n	8000e3c <__udivmoddi4+0x2e8>
 8000dbe:	1879      	adds	r1, r7, r1
 8000dc0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dc4:	d201      	bcs.n	8000dca <__udivmoddi4+0x276>
 8000dc6:	4589      	cmp	r9, r1
 8000dc8:	d81f      	bhi.n	8000e0a <__udivmoddi4+0x2b6>
 8000dca:	eba1 0109 	sub.w	r1, r1, r9
 8000dce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dd2:	fb09 f804 	mul.w	r8, r9, r4
 8000dd6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dda:	b292      	uxth	r2, r2
 8000ddc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000de0:	4542      	cmp	r2, r8
 8000de2:	d229      	bcs.n	8000e38 <__udivmoddi4+0x2e4>
 8000de4:	18ba      	adds	r2, r7, r2
 8000de6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dea:	d2c4      	bcs.n	8000d76 <__udivmoddi4+0x222>
 8000dec:	4542      	cmp	r2, r8
 8000dee:	d2c2      	bcs.n	8000d76 <__udivmoddi4+0x222>
 8000df0:	f1a9 0102 	sub.w	r1, r9, #2
 8000df4:	443a      	add	r2, r7
 8000df6:	e7be      	b.n	8000d76 <__udivmoddi4+0x222>
 8000df8:	45f0      	cmp	r8, lr
 8000dfa:	d29d      	bcs.n	8000d38 <__udivmoddi4+0x1e4>
 8000dfc:	ebbe 0302 	subs.w	r3, lr, r2
 8000e00:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e04:	3801      	subs	r0, #1
 8000e06:	46e1      	mov	r9, ip
 8000e08:	e796      	b.n	8000d38 <__udivmoddi4+0x1e4>
 8000e0a:	eba7 0909 	sub.w	r9, r7, r9
 8000e0e:	4449      	add	r1, r9
 8000e10:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e14:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e18:	fb09 f804 	mul.w	r8, r9, r4
 8000e1c:	e7db      	b.n	8000dd6 <__udivmoddi4+0x282>
 8000e1e:	4673      	mov	r3, lr
 8000e20:	e77f      	b.n	8000d22 <__udivmoddi4+0x1ce>
 8000e22:	4650      	mov	r0, sl
 8000e24:	e766      	b.n	8000cf4 <__udivmoddi4+0x1a0>
 8000e26:	4608      	mov	r0, r1
 8000e28:	e6fd      	b.n	8000c26 <__udivmoddi4+0xd2>
 8000e2a:	443b      	add	r3, r7
 8000e2c:	3a02      	subs	r2, #2
 8000e2e:	e733      	b.n	8000c98 <__udivmoddi4+0x144>
 8000e30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e34:	443b      	add	r3, r7
 8000e36:	e71c      	b.n	8000c72 <__udivmoddi4+0x11e>
 8000e38:	4649      	mov	r1, r9
 8000e3a:	e79c      	b.n	8000d76 <__udivmoddi4+0x222>
 8000e3c:	eba1 0109 	sub.w	r1, r1, r9
 8000e40:	46c4      	mov	ip, r8
 8000e42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e46:	fb09 f804 	mul.w	r8, r9, r4
 8000e4a:	e7c4      	b.n	8000dd6 <__udivmoddi4+0x282>

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a08      	ldr	r2, [pc, #32]	@ (8000e84 <HAL_UARTEx_RxEventCallback+0x34>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d10a      	bne.n	8000e7c <HAL_UARTEx_RxEventCallback+0x2c>
    {
        CDC_Transmit_FS(rx_buffer_uart, Size);
 8000e66:	887b      	ldrh	r3, [r7, #2]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4807      	ldr	r0, [pc, #28]	@ (8000e88 <HAL_UARTEx_RxEventCallback+0x38>)
 8000e6c:	f00b fce2 	bl	800c834 <CDC_Transmit_FS>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 8000e70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e74:	4904      	ldr	r1, [pc, #16]	@ (8000e88 <HAL_UARTEx_RxEventCallback+0x38>)
 8000e76:	4805      	ldr	r0, [pc, #20]	@ (8000e8c <HAL_UARTEx_RxEventCallback+0x3c>)
 8000e78:	f006 ff78 	bl	8007d6c <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40011000 	.word	0x40011000
 8000e88:	200003c8 	.word	0x200003c8
 8000e8c:	20000288 	.word	0x20000288

08000e90 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
    // Si hubo ruido o error de trama (comÃºn al arrancar el ESP)
    if (huart->Instance == USART1)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a06      	ldr	r2, [pc, #24]	@ (8000eb8 <HAL_UART_ErrorCallback+0x28>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d105      	bne.n	8000eae <HAL_UART_ErrorCallback+0x1e>
    {
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 8000ea2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ea6:	4905      	ldr	r1, [pc, #20]	@ (8000ebc <HAL_UART_ErrorCallback+0x2c>)
 8000ea8:	4805      	ldr	r0, [pc, #20]	@ (8000ec0 <HAL_UART_ErrorCallback+0x30>)
 8000eaa:	f006 ff5f 	bl	8007d6c <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40011000 	.word	0x40011000
 8000ebc:	200003c8 	.word	0x200003c8
 8000ec0:	20000288 	.word	0x20000288

08000ec4 <MPU6050_Init_IT>:

void MPU6050_Init_IT(I2C_HandleTypeDef *hi2c) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b088      	sub	sp, #32
 8000ec8:	af04      	add	r7, sp, #16
 8000eca:	6078      	str	r0, [r7, #4]
    uint8_t Data;
    uint8_t temp; // Variable basura para limpiar

    // 1. Despertar
    Data = 0x00; HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x6B, 1, &Data, 1, 100);
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]
 8000ed0:	2364      	movs	r3, #100	@ 0x64
 8000ed2:	9302      	str	r3, [sp, #8]
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	9301      	str	r3, [sp, #4]
 8000ed8:	f107 030f 	add.w	r3, r7, #15
 8000edc:	9300      	str	r3, [sp, #0]
 8000ede:	2301      	movs	r3, #1
 8000ee0:	226b      	movs	r2, #107	@ 0x6b
 8000ee2:	21d0      	movs	r1, #208	@ 0xd0
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f002 fbe3 	bl	80036b0 <HAL_I2C_Mem_Write>

    // 2. Sample Rate 100Hz
    Data = 0x09; HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x19, 1, &Data, 1, 100);
 8000eea:	2309      	movs	r3, #9
 8000eec:	73fb      	strb	r3, [r7, #15]
 8000eee:	2364      	movs	r3, #100	@ 0x64
 8000ef0:	9302      	str	r3, [sp, #8]
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	9301      	str	r3, [sp, #4]
 8000ef6:	f107 030f 	add.w	r3, r7, #15
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	2301      	movs	r3, #1
 8000efe:	2219      	movs	r2, #25
 8000f00:	21d0      	movs	r1, #208	@ 0xd0
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f002 fbd4 	bl	80036b0 <HAL_I2C_Mem_Write>

    // 3. Filtro DLPF
    Data = 0x03; HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1A, 1, &Data, 1, 100);
 8000f08:	2303      	movs	r3, #3
 8000f0a:	73fb      	strb	r3, [r7, #15]
 8000f0c:	2364      	movs	r3, #100	@ 0x64
 8000f0e:	9302      	str	r3, [sp, #8]
 8000f10:	2301      	movs	r3, #1
 8000f12:	9301      	str	r3, [sp, #4]
 8000f14:	f107 030f 	add.w	r3, r7, #15
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	221a      	movs	r2, #26
 8000f1e:	21d0      	movs	r1, #208	@ 0xd0
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f002 fbc5 	bl	80036b0 <HAL_I2C_Mem_Write>

    // 4. Configurar INT Pin (Latch y Clear on Read)
    Data = 0x30; HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x37, 1, &Data, 1, 100);
 8000f26:	2330      	movs	r3, #48	@ 0x30
 8000f28:	73fb      	strb	r3, [r7, #15]
 8000f2a:	2364      	movs	r3, #100	@ 0x64
 8000f2c:	9302      	str	r3, [sp, #8]
 8000f2e:	2301      	movs	r3, #1
 8000f30:	9301      	str	r3, [sp, #4]
 8000f32:	f107 030f 	add.w	r3, r7, #15
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	2301      	movs	r3, #1
 8000f3a:	2237      	movs	r2, #55	@ 0x37
 8000f3c:	21d0      	movs	r1, #208	@ 0xd0
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f002 fbb6 	bl	80036b0 <HAL_I2C_Mem_Write>

    // 5. Habilitar InterrupciÃ³n
    Data = 0x01; HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x38, 1, &Data, 1, 100);
 8000f44:	2301      	movs	r3, #1
 8000f46:	73fb      	strb	r3, [r7, #15]
 8000f48:	2364      	movs	r3, #100	@ 0x64
 8000f4a:	9302      	str	r3, [sp, #8]
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	9301      	str	r3, [sp, #4]
 8000f50:	f107 030f 	add.w	r3, r7, #15
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	2301      	movs	r3, #1
 8000f58:	2238      	movs	r2, #56	@ 0x38
 8000f5a:	21d0      	movs	r1, #208	@ 0xd0
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f002 fba7 	bl	80036b0 <HAL_I2C_Mem_Write>

    // 6. Escalas
    Data = 0x18; HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1B, 1, &Data, 1, 100);
 8000f62:	2318      	movs	r3, #24
 8000f64:	73fb      	strb	r3, [r7, #15]
 8000f66:	2364      	movs	r3, #100	@ 0x64
 8000f68:	9302      	str	r3, [sp, #8]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	f107 030f 	add.w	r3, r7, #15
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2301      	movs	r3, #1
 8000f76:	221b      	movs	r2, #27
 8000f78:	21d0      	movs	r1, #208	@ 0xd0
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f002 fb98 	bl	80036b0 <HAL_I2C_Mem_Write>
    Data = 0x10; HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1C, 1, &Data, 1, 100);
 8000f80:	2310      	movs	r3, #16
 8000f82:	73fb      	strb	r3, [r7, #15]
 8000f84:	2364      	movs	r3, #100	@ 0x64
 8000f86:	9302      	str	r3, [sp, #8]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	f107 030f 	add.w	r3, r7, #15
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	2301      	movs	r3, #1
 8000f94:	221c      	movs	r2, #28
 8000f96:	21d0      	movs	r1, #208	@ 0xd0
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f002 fb89 	bl	80036b0 <HAL_I2C_Mem_Write>

    // --- CORRECCIÃN CRÃTICA: "Limpiar la tuberÃ­a" ---
    // Leemos el registro INT_STATUS (0x3A) una vez para bajar el pin INT a 0V
    // Si no hacemos esto, el pin nace en 3.3V y el STM32 nunca ve el primer flanco.
    HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, 0x3A, 1, &temp, 1, 100);
 8000f9e:	2364      	movs	r3, #100	@ 0x64
 8000fa0:	9302      	str	r3, [sp, #8]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	f107 030e 	add.w	r3, r7, #14
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2301      	movs	r3, #1
 8000fae:	223a      	movs	r2, #58	@ 0x3a
 8000fb0:	21d0      	movs	r1, #208	@ 0xd0
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f002 fc76 	bl	80038a4 <HAL_I2C_Mem_Read>
}
 8000fb8:	bf00      	nop
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <HAL_I2C_MemRxCpltCallback>:
    	HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR, 0x3B, 1, mpu_buffer, 14);
    }
}
// 2. El DMA terminÃ³ de traer los datos (I2C Callback)
/* USER CODE BEGIN 4 */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000fc0:	b5b0      	push	{r4, r5, r7, lr}
 8000fc2:	b08e      	sub	sp, #56	@ 0x38
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
    if(hi2c->Instance == I2C1) {
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4aa0      	ldr	r2, [pc, #640]	@ (8001250 <HAL_I2C_MemRxCpltCallback+0x290>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	f040 813a 	bne.w	8001248 <HAL_I2C_MemRxCpltCallback+0x288>
        // Ãndices del Buffer:
        // [0-1] Ax, [2-3] Ay, [4-5] Az
        // [6-7] Temp
        // [8-9] Gx, [10-11] Gy, [12-13] Gz

        int16_t Accel_X_RAW = (int16_t)(mpu_buffer[0] << 8 | mpu_buffer[1]);
 8000fd4:	4b9f      	ldr	r3, [pc, #636]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21a      	sxth	r2, r3
 8000fde:	4b9d      	ldr	r3, [pc, #628]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8000fe0:	785b      	ldrb	r3, [r3, #1]
 8000fe2:	b21b      	sxth	r3, r3
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        int16_t Accel_Y_RAW = (int16_t)(mpu_buffer[2] << 8 | mpu_buffer[3]); // NUEVO
 8000fe8:	4b9a      	ldr	r3, [pc, #616]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8000fea:	789b      	ldrb	r3, [r3, #2]
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	021b      	lsls	r3, r3, #8
 8000ff0:	b21a      	sxth	r2, r3
 8000ff2:	4b98      	ldr	r3, [pc, #608]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8000ff4:	78db      	ldrb	r3, [r3, #3]
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	86bb      	strh	r3, [r7, #52]	@ 0x34
        int16_t Accel_Z_RAW = (int16_t)(mpu_buffer[4] << 8 | mpu_buffer[5]);
 8000ffc:	4b95      	ldr	r3, [pc, #596]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8000ffe:	791b      	ldrb	r3, [r3, #4]
 8001000:	b21b      	sxth	r3, r3
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b21a      	sxth	r2, r3
 8001006:	4b93      	ldr	r3, [pc, #588]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8001008:	795b      	ldrb	r3, [r3, #5]
 800100a:	b21b      	sxth	r3, r3
 800100c:	4313      	orrs	r3, r2
 800100e:	867b      	strh	r3, [r7, #50]	@ 0x32

        int16_t Gyro_X_RAW  = (int16_t)(mpu_buffer[8]  << 8 | mpu_buffer[9]);  // NUEVO (Roll Rate)
 8001010:	4b90      	ldr	r3, [pc, #576]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8001012:	7a1b      	ldrb	r3, [r3, #8]
 8001014:	b21b      	sxth	r3, r3
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	b21a      	sxth	r2, r3
 800101a:	4b8e      	ldr	r3, [pc, #568]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 800101c:	7a5b      	ldrb	r3, [r3, #9]
 800101e:	b21b      	sxth	r3, r3
 8001020:	4313      	orrs	r3, r2
 8001022:	863b      	strh	r3, [r7, #48]	@ 0x30
        int16_t Gyro_Y_RAW  = (int16_t)(mpu_buffer[10] << 8 | mpu_buffer[11]); // (Pitch Rate)
 8001024:	4b8b      	ldr	r3, [pc, #556]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8001026:	7a9b      	ldrb	r3, [r3, #10]
 8001028:	b21b      	sxth	r3, r3
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	b21a      	sxth	r2, r3
 800102e:	4b89      	ldr	r3, [pc, #548]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8001030:	7adb      	ldrb	r3, [r3, #11]
 8001032:	b21b      	sxth	r3, r3
 8001034:	4313      	orrs	r3, r2
 8001036:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        int16_t Gyro_Z_RAW  = (int16_t)(mpu_buffer[12] << 8 | mpu_buffer[13]); // (Yaw Rate)
 8001038:	4b86      	ldr	r3, [pc, #536]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 800103a:	7b1b      	ldrb	r3, [r3, #12]
 800103c:	b21b      	sxth	r3, r3
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	4b84      	ldr	r3, [pc, #528]	@ (8001254 <HAL_I2C_MemRxCpltCallback+0x294>)
 8001044:	7b5b      	ldrb	r3, [r3, #13]
 8001046:	b21b      	sxth	r3, r3
 8001048:	4313      	orrs	r3, r2
 800104a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        // --- B. ConversiÃ³n a Unidades FÃ­sicas ---
        // Asumiendo escalas default: Accel +/- 2g (4096 LSB/g)?? -> OJO: Default es 16384.
        // Si usas 4096 es porque configuraste +/- 8g. Mantenemos TU escala.
        float Ax = Accel_X_RAW / 4096.0f;
 800104c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001050:	ee07 3a90 	vmov	s15, r3
 8001054:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001058:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8001258 <HAL_I2C_MemRxCpltCallback+0x298>
 800105c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001060:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        float Ay = Accel_Y_RAW / 4096.0f;
 8001064:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8001068:	ee07 3a90 	vmov	s15, r3
 800106c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001070:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8001258 <HAL_I2C_MemRxCpltCallback+0x298>
 8001074:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001078:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        float Az = Accel_Z_RAW / 4096.0f;
 800107c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001080:	ee07 3a90 	vmov	s15, r3
 8001084:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001088:	eddf 6a73 	vldr	s13, [pc, #460]	@ 8001258 <HAL_I2C_MemRxCpltCallback+0x298>
 800108c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001090:	edc7 7a08 	vstr	s15, [r7, #32]
        // Giroscopio (LSB/(Â°/s)) -> 65.5 para +/- 500dps, 16.4 para +/- 2000dps.
        // Mantenemos TU escala (16.4).
        float Gyro_Rate_X = Gyro_X_RAW / 16.4f;
 8001094:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8001098:	ee07 3a90 	vmov	s15, r3
 800109c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010a0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800125c <HAL_I2C_MemRxCpltCallback+0x29c>
 80010a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a8:	edc7 7a07 	vstr	s15, [r7, #28]
        float Gyro_Rate_Y = Gyro_Y_RAW / 16.4f;
 80010ac:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b8:	eddf 6a68 	vldr	s13, [pc, #416]	@ 800125c <HAL_I2C_MemRxCpltCallback+0x29c>
 80010bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c0:	edc7 7a06 	vstr	s15, [r7, #24]
        float Gyro_Rate_Z = Gyro_Z_RAW / 16.4f;
 80010c4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80010c8:	ee07 3a90 	vmov	s15, r3
 80010cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010d0:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800125c <HAL_I2C_MemRxCpltCallback+0x29c>
 80010d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d8:	edc7 7a05 	vstr	s15, [r7, #20]
        // --- C. FusiÃ³n de Sensores (CÃ¡lculo de Ãngulos) ---
        // 1. PITCH (InclinaciÃ³n Adelante/AtrÃ¡s - Para Equilibrio)
        // atan2(Ax, Az) nos da el Ã¡ngulo del vector gravedad proyectado en XZ
        float Accel_Angle_Pitch = atan2(Ax, Az) * RAD_TO_DEG;
 80010dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80010de:	f7ff f9df 	bl	80004a0 <__aeabi_f2d>
 80010e2:	4604      	mov	r4, r0
 80010e4:	460d      	mov	r5, r1
 80010e6:	6a38      	ldr	r0, [r7, #32]
 80010e8:	f7ff f9da 	bl	80004a0 <__aeabi_f2d>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	ec43 2b11 	vmov	d1, r2, r3
 80010f4:	ec45 4b10 	vmov	d0, r4, r5
 80010f8:	f00c f81a 	bl	800d130 <atan2>
 80010fc:	ec55 4b10 	vmov	r4, r5, d0
 8001100:	4b57      	ldr	r3, [pc, #348]	@ (8001260 <HAL_I2C_MemRxCpltCallback+0x2a0>)
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff f9cc 	bl	80004a0 <__aeabi_f2d>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4620      	mov	r0, r4
 800110e:	4629      	mov	r1, r5
 8001110:	f7ff fa1e 	bl	8000550 <__aeabi_dmul>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4610      	mov	r0, r2
 800111a:	4619      	mov	r1, r3
 800111c:	f7ff fcb2 	bl	8000a84 <__aeabi_d2f>
 8001120:	4603      	mov	r3, r0
 8001122:	613b      	str	r3, [r7, #16]
        // Filtro Complementario: 98% Giroscopio + 2% AcelerÃ³metro
        Current_Pitch = 0.98f * (Current_Pitch + Gyro_Rate_Y * dt) + 0.02f * Accel_Angle_Pitch;
 8001124:	4b4f      	ldr	r3, [pc, #316]	@ (8001264 <HAL_I2C_MemRxCpltCallback+0x2a4>)
 8001126:	ed93 7a00 	vldr	s14, [r3]
 800112a:	edd7 7a06 	vldr	s15, [r7, #24]
 800112e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001132:	4b4d      	ldr	r3, [pc, #308]	@ (8001268 <HAL_I2C_MemRxCpltCallback+0x2a8>)
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800126c <HAL_I2C_MemRxCpltCallback+0x2ac>
 8001140:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001144:	edd7 7a04 	vldr	s15, [r7, #16]
 8001148:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001270 <HAL_I2C_MemRxCpltCallback+0x2b0>
 800114c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001154:	4b44      	ldr	r3, [pc, #272]	@ (8001268 <HAL_I2C_MemRxCpltCallback+0x2a8>)
 8001156:	edc3 7a00 	vstr	s15, [r3]
        // 2. ROLL (Ladeo Izquierda/Derecha)
        // atan2(Ay, Az) nos da el ladeo lateral
        float Accel_Angle_Roll = atan2(Ay, Az) * RAD_TO_DEG;
 800115a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800115c:	f7ff f9a0 	bl	80004a0 <__aeabi_f2d>
 8001160:	4604      	mov	r4, r0
 8001162:	460d      	mov	r5, r1
 8001164:	6a38      	ldr	r0, [r7, #32]
 8001166:	f7ff f99b 	bl	80004a0 <__aeabi_f2d>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	ec43 2b11 	vmov	d1, r2, r3
 8001172:	ec45 4b10 	vmov	d0, r4, r5
 8001176:	f00b ffdb 	bl	800d130 <atan2>
 800117a:	ec55 4b10 	vmov	r4, r5, d0
 800117e:	4b38      	ldr	r3, [pc, #224]	@ (8001260 <HAL_I2C_MemRxCpltCallback+0x2a0>)
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff f98d 	bl	80004a0 <__aeabi_f2d>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4620      	mov	r0, r4
 800118c:	4629      	mov	r1, r5
 800118e:	f7ff f9df 	bl	8000550 <__aeabi_dmul>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4610      	mov	r0, r2
 8001198:	4619      	mov	r1, r3
 800119a:	f7ff fc73 	bl	8000a84 <__aeabi_d2f>
 800119e:	4603      	mov	r3, r0
 80011a0:	60fb      	str	r3, [r7, #12]
        Current_Roll = 0.98f * (Current_Roll + Gyro_Rate_X * dt) + 0.02f * Accel_Angle_Roll;
 80011a2:	4b30      	ldr	r3, [pc, #192]	@ (8001264 <HAL_I2C_MemRxCpltCallback+0x2a4>)
 80011a4:	ed93 7a00 	vldr	s14, [r3]
 80011a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80011ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011b0:	4b30      	ldr	r3, [pc, #192]	@ (8001274 <HAL_I2C_MemRxCpltCallback+0x2b4>)
 80011b2:	edd3 7a00 	vldr	s15, [r3]
 80011b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ba:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800126c <HAL_I2C_MemRxCpltCallback+0x2ac>
 80011be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80011c6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001270 <HAL_I2C_MemRxCpltCallback+0x2b0>
 80011ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80011ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d2:	4b28      	ldr	r3, [pc, #160]	@ (8001274 <HAL_I2C_MemRxCpltCallback+0x2b4>)
 80011d4:	edc3 7a00 	vstr	s15, [r3]
        // 3. YAW (BrÃºjula / DirecciÃ³n)
        // Solo integraciÃ³n del giroscopio Z (Tiene drift con el tiempo, normal en IMUs baratas)
        Current_Yaw += Gyro_Rate_Z * dt;
 80011d8:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_I2C_MemRxCpltCallback+0x2a4>)
 80011da:	ed93 7a00 	vldr	s14, [r3]
 80011de:	edd7 7a05 	vldr	s15, [r7, #20]
 80011e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011e6:	4b24      	ldr	r3, [pc, #144]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80011e8:	edd3 7a00 	vldr	s15, [r3]
 80011ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f0:	4b21      	ldr	r3, [pc, #132]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80011f2:	edc3 7a00 	vstr	s15, [r3]
        // Mantener Yaw entre 0 y 360 grados (EstÃ©tica para la brÃºjula en Qt)
        if(Current_Yaw >= 360.0f) Current_Yaw -= 360.0f;
 80011f6:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80011f8:	edd3 7a00 	vldr	s15, [r3]
 80011fc:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800127c <HAL_I2C_MemRxCpltCallback+0x2bc>
 8001200:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001208:	db09      	blt.n	800121e <HAL_I2C_MemRxCpltCallback+0x25e>
 800120a:	4b1b      	ldr	r3, [pc, #108]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800120c:	edd3 7a00 	vldr	s15, [r3]
 8001210:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800127c <HAL_I2C_MemRxCpltCallback+0x2bc>
 8001214:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001218:	4b17      	ldr	r3, [pc, #92]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800121a:	edc3 7a00 	vstr	s15, [r3]
        if(Current_Yaw < 0.0f)    Current_Yaw += 360.0f;
 800121e:	4b16      	ldr	r3, [pc, #88]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001220:	edd3 7a00 	vldr	s15, [r3]
 8001224:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122c:	d509      	bpl.n	8001242 <HAL_I2C_MemRxCpltCallback+0x282>
 800122e:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800127c <HAL_I2C_MemRxCpltCallback+0x2bc>
 8001238:	ee77 7a87 	vadd.f32	s15, s15, s14
 800123c:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800123e:	edc3 7a00 	vstr	s15, [r3]

        nueva_lectura_lista=1;
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <HAL_I2C_MemRxCpltCallback+0x2c0>)
 8001244:	2201      	movs	r2, #1
 8001246:	701a      	strb	r2, [r3, #0]
    }
}
 8001248:	bf00      	nop
 800124a:	3738      	adds	r7, #56	@ 0x38
 800124c:	46bd      	mov	sp, r7
 800124e:	bdb0      	pop	{r4, r5, r7, pc}
 8001250:	40005400 	.word	0x40005400
 8001254:	200004c8 	.word	0x200004c8
 8001258:	45800000 	.word	0x45800000
 800125c:	41833333 	.word	0x41833333
 8001260:	42652ee1 	.word	0x42652ee1
 8001264:	20000000 	.word	0x20000000
 8001268:	200003b4 	.word	0x200003b4
 800126c:	3f7ae148 	.word	0x3f7ae148
 8001270:	3ca3d70a 	.word	0x3ca3d70a
 8001274:	200003b8 	.word	0x200003b8
 8001278:	200003bc 	.word	0x200003bc
 800127c:	43b40000 	.word	0x43b40000
 8001280:	200004d6 	.word	0x200004d6

08001284 <ProtocoloUNER>:
void ProtocoloUNER(void)
{
 8001284:	b598      	push	{r3, r4, r7, lr}
 8001286:	af00      	add	r7, sp, #0
    if(huart1.gState != HAL_UART_STATE_READY) return;
 8001288:	4b15      	ldr	r3, [pc, #84]	@ (80012e0 <ProtocoloUNER+0x5c>)
 800128a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800128e:	b2db      	uxtb	r3, r3
 8001290:	2b20      	cmp	r3, #32
 8001292:	d122      	bne.n	80012da <ProtocoloUNER+0x56>
    txPayload.pitch = Current_Pitch;
 8001294:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <ProtocoloUNER+0x60>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a13      	ldr	r2, [pc, #76]	@ (80012e8 <ProtocoloUNER+0x64>)
 800129a:	6013      	str	r3, [r2, #0]
    txPayload.roll  = Current_Roll;
 800129c:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <ProtocoloUNER+0x68>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a11      	ldr	r2, [pc, #68]	@ (80012e8 <ProtocoloUNER+0x64>)
 80012a2:	6053      	str	r3, [r2, #4]
    txPayload.yaw   = Current_Yaw;
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <ProtocoloUNER+0x6c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a0f      	ldr	r2, [pc, #60]	@ (80012e8 <ProtocoloUNER+0x64>)
 80012aa:	6093      	str	r3, [r2, #8]
    txPayload.velocidad = Robot_Velocidad;
 80012ac:	4b11      	ldr	r3, [pc, #68]	@ (80012f4 <ProtocoloUNER+0x70>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a0d      	ldr	r2, [pc, #52]	@ (80012e8 <ProtocoloUNER+0x64>)
 80012b2:	60d3      	str	r3, [r2, #12]
    txPayload.modo      = Robot_Modo;
 80012b4:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <ProtocoloUNER+0x74>)
 80012b6:	781a      	ldrb	r2, [r3, #0]
 80012b8:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <ProtocoloUNER+0x64>)
 80012ba:	f883 2020 	strb.w	r2, [r3, #32]
    memcpy(txPayload.sensoresIR, Lecturas_IR, sizeof(Lecturas_IR));
 80012be:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <ProtocoloUNER+0x64>)
 80012c0:	4a0e      	ldr	r2, [pc, #56]	@ (80012fc <ProtocoloUNER+0x78>)
 80012c2:	f103 0410 	add.w	r4, r3, #16
 80012c6:	4613      	mov	r3, r2
 80012c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&txPayload, sizeof(PayloadUNER));
 80012ce:	2221      	movs	r2, #33	@ 0x21
 80012d0:	4905      	ldr	r1, [pc, #20]	@ (80012e8 <ProtocoloUNER+0x64>)
 80012d2:	4803      	ldr	r0, [pc, #12]	@ (80012e0 <ProtocoloUNER+0x5c>)
 80012d4:	f006 fcce 	bl	8007c74 <HAL_UART_Transmit_DMA>
 80012d8:	e000      	b.n	80012dc <ProtocoloUNER+0x58>
    if(huart1.gState != HAL_UART_STATE_READY) return;
 80012da:	bf00      	nop
}
 80012dc:	bd98      	pop	{r3, r4, r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000288 	.word	0x20000288
 80012e4:	200003b4 	.word	0x200003b4
 80012e8:	20000390 	.word	0x20000390
 80012ec:	200003b8 	.word	0x200003b8
 80012f0:	200003bc 	.word	0x200003bc
 80012f4:	200003c0 	.word	0x200003c0
 80012f8:	200003c4 	.word	0x200003c4
 80012fc:	20000004 	.word	0x20000004

08001300 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001306:	f000 fd5f 	bl	8001dc8 <HAL_Init>
  static uint32_t last_print = 0;
    	  static uint32_t lastTime0 = 0;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800130a:	f000 f871 	bl	80013f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800130e:	f000 fa2b 	bl	8001768 <MX_GPIO_Init>
  MX_DMA_Init();
 8001312:	f000 f9e3 	bl	80016dc <MX_DMA_Init>
  MX_ADC1_Init();
 8001316:	f000 f8d5 	bl	80014c4 <MX_ADC1_Init>
  MX_I2C1_Init();
 800131a:	f000 f987 	bl	800162c <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800131e:	f00b f9c5 	bl	800c6ac <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 8001322:	f000 f9b1 	bl	8001688 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init_IT(&hi2c1); // Inicializamos con interrupciones
 8001326:	4829      	ldr	r0, [pc, #164]	@ (80013cc <main+0xcc>)
 8001328:	f7ff fdcc 	bl	8000ec4 <MPU6050_Init_IT>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 800132c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001330:	4927      	ldr	r1, [pc, #156]	@ (80013d0 <main+0xd0>)
 8001332:	4828      	ldr	r0, [pc, #160]	@ (80013d4 <main+0xd4>)
 8001334:	f006 fd1a 	bl	8007d6c <HAL_UARTEx_ReceiveToIdle_DMA>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (nueva_lectura_lista && (HAL_GetTick() - last_print > 100)) {
 8001338:	4b27      	ldr	r3, [pc, #156]	@ (80013d8 <main+0xd8>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d02f      	beq.n	80013a2 <main+0xa2>
 8001342:	f000 fda7 	bl	8001e94 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	4b24      	ldr	r3, [pc, #144]	@ (80013dc <main+0xdc>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b64      	cmp	r3, #100	@ 0x64
 8001350:	d927      	bls.n	80013a2 <main+0xa2>
	  	          nueva_lectura_lista = 0; // Bajamos la bandera
 8001352:	4b21      	ldr	r3, [pc, #132]	@ (80013d8 <main+0xd8>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
	  	          last_print = HAL_GetTick();
 8001358:	f000 fd9c 	bl	8001e94 <HAL_GetTick>
 800135c:	4603      	mov	r3, r0
 800135e:	4a1f      	ldr	r2, [pc, #124]	@ (80013dc <main+0xdc>)
 8001360:	6013      	str	r3, [r2, #0]
	  	          // Imprimir flotante (asegurate de tener habilitado float en printf en settings)
	  	          //int angulo_entero = (int)Current_Angle_Y;
	  	          //int angulo_decimal = abs((int)((Current_Angle_Y - angulo_entero) * 100));
	  	          //   int len = sprintf(msg_buffer, "Angulo: %d.%02d\r\n", angulo_entero, angulo_decimal);
	  	          int yaw_entero = (int)Current_Yaw;
 8001362:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <main+0xe0>)
 8001364:	edd3 7a00 	vldr	s15, [r3]
 8001368:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800136c:	ee17 3a90 	vmov	r3, s15
 8001370:	607b      	str	r3, [r7, #4]
	  			  int yaw_decimal = abs((int)((Current_Yaw - yaw_entero) * 100));
 8001372:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <main+0xe0>)
 8001374:	ed93 7a00 	vldr	s14, [r3]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001382:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001386:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80013e4 <main+0xe4>
 800138a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800138e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001392:	ee17 3a90 	vmov	r3, s15
 8001396:	2b00      	cmp	r3, #0
 8001398:	bfb8      	it	lt
 800139a:	425b      	neglt	r3, r3
 800139c:	603b      	str	r3, [r7, #0]
	  			  // Mostramos "BrÃºjula"
	  			  //int len = sprintf(msg_buffer, "Brujula: %d.%02d\r\n", yaw_entero, yaw_decimal);
	  			  //  CDC_Transmit_FS((uint8_t*)msg_buffer, len);

	  			  ProtocoloUNER();
 800139e:	f7ff ff71 	bl	8001284 <ProtocoloUNER>
	  	      	  }


	  	      if (HAL_GetTick() - lastTime0 > 500) {
 80013a2:	f000 fd77 	bl	8001e94 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <main+0xe8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013b2:	d9c1      	bls.n	8001338 <main+0x38>
	  	          lastTime0 = HAL_GetTick();
 80013b4:	f000 fd6e 	bl	8001e94 <HAL_GetTick>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a0b      	ldr	r2, [pc, #44]	@ (80013e8 <main+0xe8>)
 80013bc:	6013      	str	r3, [r2, #0]
	  	          HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80013be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c2:	480a      	ldr	r0, [pc, #40]	@ (80013ec <main+0xec>)
 80013c4:	f001 ffff 	bl	80033c6 <HAL_GPIO_TogglePin>
	  if (nueva_lectura_lista && (HAL_GetTick() - last_print > 100)) {
 80013c8:	e7b6      	b.n	8001338 <main+0x38>
 80013ca:	bf00      	nop
 80013cc:	200001d4 	.word	0x200001d4
 80013d0:	200003c8 	.word	0x200003c8
 80013d4:	20000288 	.word	0x20000288
 80013d8:	200004d6 	.word	0x200004d6
 80013dc:	200004d8 	.word	0x200004d8
 80013e0:	200003bc 	.word	0x200003bc
 80013e4:	42c80000 	.word	0x42c80000
 80013e8:	200004dc 	.word	0x200004dc
 80013ec:	40020800 	.word	0x40020800

080013f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b094      	sub	sp, #80	@ 0x50
 80013f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f6:	f107 0320 	add.w	r3, r7, #32
 80013fa:	2230      	movs	r2, #48	@ 0x30
 80013fc:	2100      	movs	r1, #0
 80013fe:	4618      	mov	r0, r3
 8001400:	f00b fe6a 	bl	800d0d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	4b28      	ldr	r3, [pc, #160]	@ (80014bc <SystemClock_Config+0xcc>)
 800141a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141c:	4a27      	ldr	r2, [pc, #156]	@ (80014bc <SystemClock_Config+0xcc>)
 800141e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001422:	6413      	str	r3, [r2, #64]	@ 0x40
 8001424:	4b25      	ldr	r3, [pc, #148]	@ (80014bc <SystemClock_Config+0xcc>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001430:	2300      	movs	r3, #0
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <SystemClock_Config+0xd0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800143c:	4a20      	ldr	r2, [pc, #128]	@ (80014c0 <SystemClock_Config+0xd0>)
 800143e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001442:	6013      	str	r3, [r2, #0]
 8001444:	4b1e      	ldr	r3, [pc, #120]	@ (80014c0 <SystemClock_Config+0xd0>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001450:	2301      	movs	r3, #1
 8001452:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001454:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800145a:	2302      	movs	r3, #2
 800145c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800145e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001462:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001464:	2319      	movs	r3, #25
 8001466:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001468:	2390      	movs	r3, #144	@ 0x90
 800146a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800146c:	2302      	movs	r3, #2
 800146e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001470:	2303      	movs	r3, #3
 8001472:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001474:	f107 0320 	add.w	r3, r7, #32
 8001478:	4618      	mov	r0, r3
 800147a:	f005 ff53 	bl	8007324 <HAL_RCC_OscConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001484:	f000 f9d0 	bl	8001828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001488:	230f      	movs	r3, #15
 800148a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800148c:	2302      	movs	r3, #2
 800148e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001494:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001498:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800149e:	f107 030c 	add.w	r3, r7, #12
 80014a2:	2102      	movs	r1, #2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f006 f9b5 	bl	8007814 <HAL_RCC_ClockConfig>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80014b0:	f000 f9ba 	bl	8001828 <Error_Handler>
  }
}
 80014b4:	bf00      	nop
 80014b6:	3750      	adds	r7, #80	@ 0x50
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40007000 	.word	0x40007000

080014c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ca:	463b      	mov	r3, r7
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014d6:	4b52      	ldr	r3, [pc, #328]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80014d8:	4a52      	ldr	r2, [pc, #328]	@ (8001624 <MX_ADC1_Init+0x160>)
 80014da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014dc:	4b50      	ldr	r3, [pc, #320]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80014de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80014ea:	4b4d      	ldr	r3, [pc, #308]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014fe:	4b48      	ldr	r3, [pc, #288]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001500:	2200      	movs	r2, #0
 8001502:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001504:	4b46      	ldr	r3, [pc, #280]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001506:	4a48      	ldr	r2, [pc, #288]	@ (8001628 <MX_ADC1_Init+0x164>)
 8001508:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800150a:	4b45      	ldr	r3, [pc, #276]	@ (8001620 <MX_ADC1_Init+0x15c>)
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001510:	4b43      	ldr	r3, [pc, #268]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001512:	2208      	movs	r2, #8
 8001514:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001516:	4b42      	ldr	r3, [pc, #264]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001518:	2201      	movs	r2, #1
 800151a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800151e:	4b40      	ldr	r3, [pc, #256]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001520:	2201      	movs	r2, #1
 8001522:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001524:	483e      	ldr	r0, [pc, #248]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001526:	f000 fce5 	bl	8001ef4 <HAL_ADC_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001530:	f000 f97a 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001534:	2300      	movs	r3, #0
 8001536:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001538:	2301      	movs	r3, #1
 800153a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800153c:	2301      	movs	r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001540:	463b      	mov	r3, r7
 8001542:	4619      	mov	r1, r3
 8001544:	4836      	ldr	r0, [pc, #216]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001546:	f000 fe47 	bl	80021d8 <HAL_ADC_ConfigChannel>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001550:	f000 f96a 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001554:	2301      	movs	r3, #1
 8001556:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001558:	2302      	movs	r3, #2
 800155a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	4619      	mov	r1, r3
 8001560:	482f      	ldr	r0, [pc, #188]	@ (8001620 <MX_ADC1_Init+0x15c>)
 8001562:	f000 fe39 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800156c:	f000 f95c 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001570:	2302      	movs	r3, #2
 8001572:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001574:	2303      	movs	r3, #3
 8001576:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001578:	463b      	mov	r3, r7
 800157a:	4619      	mov	r1, r3
 800157c:	4828      	ldr	r0, [pc, #160]	@ (8001620 <MX_ADC1_Init+0x15c>)
 800157e:	f000 fe2b 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001588:	f000 f94e 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800158c:	2303      	movs	r3, #3
 800158e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001590:	2304      	movs	r3, #4
 8001592:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001594:	463b      	mov	r3, r7
 8001596:	4619      	mov	r1, r3
 8001598:	4821      	ldr	r0, [pc, #132]	@ (8001620 <MX_ADC1_Init+0x15c>)
 800159a:	f000 fe1d 	bl	80021d8 <HAL_ADC_ConfigChannel>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80015a4:	f000 f940 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015a8:	2304      	movs	r3, #4
 80015aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80015ac:	2305      	movs	r3, #5
 80015ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b0:	463b      	mov	r3, r7
 80015b2:	4619      	mov	r1, r3
 80015b4:	481a      	ldr	r0, [pc, #104]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80015b6:	f000 fe0f 	bl	80021d8 <HAL_ADC_ConfigChannel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80015c0:	f000 f932 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80015c4:	2305      	movs	r3, #5
 80015c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80015c8:	2306      	movs	r3, #6
 80015ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	4619      	mov	r1, r3
 80015d0:	4813      	ldr	r0, [pc, #76]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80015d2:	f000 fe01 	bl	80021d8 <HAL_ADC_ConfigChannel>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80015dc:	f000 f924 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80015e0:	2306      	movs	r3, #6
 80015e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80015e4:	2307      	movs	r3, #7
 80015e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015e8:	463b      	mov	r3, r7
 80015ea:	4619      	mov	r1, r3
 80015ec:	480c      	ldr	r0, [pc, #48]	@ (8001620 <MX_ADC1_Init+0x15c>)
 80015ee:	f000 fdf3 	bl	80021d8 <HAL_ADC_ConfigChannel>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80015f8:	f000 f916 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015fc:	2307      	movs	r3, #7
 80015fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001600:	2308      	movs	r3, #8
 8001602:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001604:	463b      	mov	r3, r7
 8001606:	4619      	mov	r1, r3
 8001608:	4805      	ldr	r0, [pc, #20]	@ (8001620 <MX_ADC1_Init+0x15c>)
 800160a:	f000 fde5 	bl	80021d8 <HAL_ADC_ConfigChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001614:	f000 f908 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	2000012c 	.word	0x2000012c
 8001624:	40012000 	.word	0x40012000
 8001628:	0f000001 	.word	0x0f000001

0800162c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <MX_I2C1_Init+0x50>)
 8001632:	4a13      	ldr	r2, [pc, #76]	@ (8001680 <MX_I2C1_Init+0x54>)
 8001634:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <MX_I2C1_Init+0x50>)
 8001638:	4a12      	ldr	r2, [pc, #72]	@ (8001684 <MX_I2C1_Init+0x58>)
 800163a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800163c:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <MX_I2C1_Init+0x50>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001642:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <MX_I2C1_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001648:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <MX_I2C1_Init+0x50>)
 800164a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800164e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <MX_I2C1_Init+0x50>)
 8001652:	2200      	movs	r2, #0
 8001654:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001656:	4b09      	ldr	r3, [pc, #36]	@ (800167c <MX_I2C1_Init+0x50>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800165c:	4b07      	ldr	r3, [pc, #28]	@ (800167c <MX_I2C1_Init+0x50>)
 800165e:	2200      	movs	r2, #0
 8001660:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001662:	4b06      	ldr	r3, [pc, #24]	@ (800167c <MX_I2C1_Init+0x50>)
 8001664:	2200      	movs	r2, #0
 8001666:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001668:	4804      	ldr	r0, [pc, #16]	@ (800167c <MX_I2C1_Init+0x50>)
 800166a:	f001 fec7 	bl	80033fc <HAL_I2C_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001674:	f000 f8d8 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	200001d4 	.word	0x200001d4
 8001680:	40005400 	.word	0x40005400
 8001684:	000186a0 	.word	0x000186a0

08001688 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 800168e:	4a12      	ldr	r2, [pc, #72]	@ (80016d8 <MX_USART1_UART_Init+0x50>)
 8001690:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001692:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 8001694:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001698:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800169a:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016a0:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016ac:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 80016ae:	220c      	movs	r2, #12
 80016b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b2:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016be:	4805      	ldr	r0, [pc, #20]	@ (80016d4 <MX_USART1_UART_Init+0x4c>)
 80016c0:	f006 fa88 	bl	8007bd4 <HAL_UART_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016ca:	f000 f8ad 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000288 	.word	0x20000288
 80016d8:	40011000 	.word	0x40011000

080016dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001764 <MX_DMA_Init+0x88>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001764 <MX_DMA_Init+0x88>)
 80016ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001764 <MX_DMA_Init+0x88>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	603b      	str	r3, [r7, #0]
 8001702:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <MX_DMA_Init+0x88>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4a17      	ldr	r2, [pc, #92]	@ (8001764 <MX_DMA_Init+0x88>)
 8001708:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <MX_DMA_Init+0x88>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	200b      	movs	r0, #11
 8001720:	f001 f86d 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001724:	200b      	movs	r0, #11
 8001726:	f001 f886 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	2100      	movs	r1, #0
 800172e:	2038      	movs	r0, #56	@ 0x38
 8001730:	f001 f865 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001734:	2038      	movs	r0, #56	@ 0x38
 8001736:	f001 f87e 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	203a      	movs	r0, #58	@ 0x3a
 8001740:	f001 f85d 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001744:	203a      	movs	r0, #58	@ 0x3a
 8001746:	f001 f876 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2100      	movs	r1, #0
 800174e:	2046      	movs	r0, #70	@ 0x46
 8001750:	f001 f855 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001754:	2046      	movs	r0, #70	@ 0x46
 8001756:	f001 f86e 	bl	8002836 <HAL_NVIC_EnableIRQ>

}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800

08001768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	@ 0x28
 800176c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176e:	f107 0314 	add.w	r3, r7, #20
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
 800177c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	4b27      	ldr	r3, [pc, #156]	@ (8001820 <MX_GPIO_Init+0xb8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	4a26      	ldr	r2, [pc, #152]	@ (8001820 <MX_GPIO_Init+0xb8>)
 8001788:	f043 0304 	orr.w	r3, r3, #4
 800178c:	6313      	str	r3, [r2, #48]	@ 0x30
 800178e:	4b24      	ldr	r3, [pc, #144]	@ (8001820 <MX_GPIO_Init+0xb8>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	4b20      	ldr	r3, [pc, #128]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	4b19      	ldr	r3, [pc, #100]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	4a18      	ldr	r2, [pc, #96]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c6:	4b16      	ldr	r3, [pc, #88]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	4a11      	ldr	r2, [pc, #68]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001820 <MX_GPIO_Init+0xb8>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80017ee:	2200      	movs	r2, #0
 80017f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017f4:	480b      	ldr	r0, [pc, #44]	@ (8001824 <MX_GPIO_Init+0xbc>)
 80017f6:	f001 fdcd 	bl	8003394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001800:	2301      	movs	r3, #1
 8001802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2300      	movs	r3, #0
 800180a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	4619      	mov	r1, r3
 8001812:	4804      	ldr	r0, [pc, #16]	@ (8001824 <MX_GPIO_Init+0xbc>)
 8001814:	f001 fc3a 	bl	800308c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001818:	bf00      	nop
 800181a:	3728      	adds	r7, #40	@ 0x28
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40023800 	.word	0x40023800
 8001824:	40020800 	.word	0x40020800

08001828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800182c:	b672      	cpsid	i
}
 800182e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <Error_Handler+0x8>

08001834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	4b17      	ldr	r3, [pc, #92]	@ (800189c <HAL_MspInit+0x68>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	4a16      	ldr	r2, [pc, #88]	@ (800189c <HAL_MspInit+0x68>)
 8001844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001848:	6453      	str	r3, [r2, #68]	@ 0x44
 800184a:	4b14      	ldr	r3, [pc, #80]	@ (800189c <HAL_MspInit+0x68>)
 800184c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	603b      	str	r3, [r7, #0]
 800185a:	4b10      	ldr	r3, [pc, #64]	@ (800189c <HAL_MspInit+0x68>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185e:	4a0f      	ldr	r2, [pc, #60]	@ (800189c <HAL_MspInit+0x68>)
 8001860:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001864:	6413      	str	r3, [r2, #64]	@ 0x40
 8001866:	4b0d      	ldr	r3, [pc, #52]	@ (800189c <HAL_MspInit+0x68>)
 8001868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2100      	movs	r1, #0
 8001876:	2001      	movs	r0, #1
 8001878:	f000 ffc1 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 800187c:	2001      	movs	r0, #1
 800187e:	f000 ffda 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	2100      	movs	r1, #0
 8001886:	2051      	movs	r0, #81	@ 0x51
 8001888:	f000 ffb9 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 800188c:	2051      	movs	r0, #81	@ 0x51
 800188e:	f000 ffd2 	bl	8002836 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40023800 	.word	0x40023800

080018a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	@ 0x28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a32      	ldr	r2, [pc, #200]	@ (8001988 <HAL_ADC_MspInit+0xe8>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d15e      	bne.n	8001980 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
 80018c6:	4b31      	ldr	r3, [pc, #196]	@ (800198c <HAL_ADC_MspInit+0xec>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ca:	4a30      	ldr	r2, [pc, #192]	@ (800198c <HAL_ADC_MspInit+0xec>)
 80018cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d2:	4b2e      	ldr	r3, [pc, #184]	@ (800198c <HAL_ADC_MspInit+0xec>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <HAL_ADC_MspInit+0xec>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	4a29      	ldr	r2, [pc, #164]	@ (800198c <HAL_ADC_MspInit+0xec>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ee:	4b27      	ldr	r3, [pc, #156]	@ (800198c <HAL_ADC_MspInit+0xec>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80018fa:	23ff      	movs	r3, #255	@ 0xff
 80018fc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018fe:	2303      	movs	r3, #3
 8001900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	4820      	ldr	r0, [pc, #128]	@ (8001990 <HAL_ADC_MspInit+0xf0>)
 800190e:	f001 fbbd 	bl	800308c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001912:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001914:	4a20      	ldr	r2, [pc, #128]	@ (8001998 <HAL_ADC_MspInit+0xf8>)
 8001916:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001918:	4b1e      	ldr	r3, [pc, #120]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 800191a:	2200      	movs	r2, #0
 800191c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800191e:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001924:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800192a:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 800192c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001930:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001932:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001934:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001938:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800193a:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 800193c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001940:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001942:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001944:	2200      	movs	r2, #0
 8001946:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 800194a:	2200      	movs	r2, #0
 800194c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800194e:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001950:	2200      	movs	r2, #0
 8001952:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001954:	480f      	ldr	r0, [pc, #60]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001956:	f000 ff89 	bl	800286c <HAL_DMA_Init>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001960:	f7ff ff62 	bl	8001828 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4a0b      	ldr	r2, [pc, #44]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 8001968:	639a      	str	r2, [r3, #56]	@ 0x38
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <HAL_ADC_MspInit+0xf4>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001970:	2200      	movs	r2, #0
 8001972:	2100      	movs	r1, #0
 8001974:	2012      	movs	r0, #18
 8001976:	f000 ff42 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800197a:	2012      	movs	r0, #18
 800197c:	f000 ff5b 	bl	8002836 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001980:	bf00      	nop
 8001982:	3728      	adds	r7, #40	@ 0x28
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40012000 	.word	0x40012000
 800198c:	40023800 	.word	0x40023800
 8001990:	40020000 	.word	0x40020000
 8001994:	20000174 	.word	0x20000174
 8001998:	40026410 	.word	0x40026410

0800199c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	@ 0x28
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a38      	ldr	r2, [pc, #224]	@ (8001a9c <HAL_I2C_MspInit+0x100>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d169      	bne.n	8001a92 <HAL_I2C_MspInit+0xf6>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
 80019c2:	4b37      	ldr	r3, [pc, #220]	@ (8001aa0 <HAL_I2C_MspInit+0x104>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4a36      	ldr	r2, [pc, #216]	@ (8001aa0 <HAL_I2C_MspInit+0x104>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4b34      	ldr	r3, [pc, #208]	@ (8001aa0 <HAL_I2C_MspInit+0x104>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019da:	23c0      	movs	r3, #192	@ 0xc0
 80019dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019de:	2312      	movs	r3, #18
 80019e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019ea:	2304      	movs	r3, #4
 80019ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	4619      	mov	r1, r3
 80019f4:	482b      	ldr	r0, [pc, #172]	@ (8001aa4 <HAL_I2C_MspInit+0x108>)
 80019f6:	f001 fb49 	bl	800308c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	4b28      	ldr	r3, [pc, #160]	@ (8001aa0 <HAL_I2C_MspInit+0x104>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a02:	4a27      	ldr	r2, [pc, #156]	@ (8001aa0 <HAL_I2C_MspInit+0x104>)
 8001a04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a0a:	4b25      	ldr	r3, [pc, #148]	@ (8001aa0 <HAL_I2C_MspInit+0x104>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001a16:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a18:	4a24      	ldr	r2, [pc, #144]	@ (8001aac <HAL_I2C_MspInit+0x110>)
 8001a1a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001a1c:	4b22      	ldr	r3, [pc, #136]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a1e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a22:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a24:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a30:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a36:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a38:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001a44:	4b18      	ldr	r3, [pc, #96]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a4a:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a50:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001a56:	4814      	ldr	r0, [pc, #80]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a58:	f000 ff08 	bl	800286c <HAL_DMA_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8001a62:	f7ff fee1 	bl	8001828 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a6a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a6c:	4a0e      	ldr	r2, [pc, #56]	@ (8001aa8 <HAL_I2C_MspInit+0x10c>)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	201f      	movs	r0, #31
 8001a78:	f000 fec1 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a7c:	201f      	movs	r0, #31
 8001a7e:	f000 feda 	bl	8002836 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	2020      	movs	r0, #32
 8001a88:	f000 feb9 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001a8c:	2020      	movs	r0, #32
 8001a8e:	f000 fed2 	bl	8002836 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a92:	bf00      	nop
 8001a94:	3728      	adds	r7, #40	@ 0x28
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40005400 	.word	0x40005400
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020400 	.word	0x40020400
 8001aa8:	20000228 	.word	0x20000228
 8001aac:	40026010 	.word	0x40026010

08001ab0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	@ 0x28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a4d      	ldr	r2, [pc, #308]	@ (8001c04 <HAL_UART_MspInit+0x154>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	f040 8094 	bne.w	8001bfc <HAL_UART_MspInit+0x14c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	4b4b      	ldr	r3, [pc, #300]	@ (8001c08 <HAL_UART_MspInit+0x158>)
 8001ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001adc:	4a4a      	ldr	r2, [pc, #296]	@ (8001c08 <HAL_UART_MspInit+0x158>)
 8001ade:	f043 0310 	orr.w	r3, r3, #16
 8001ae2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ae4:	4b48      	ldr	r3, [pc, #288]	@ (8001c08 <HAL_UART_MspInit+0x158>)
 8001ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae8:	f003 0310 	and.w	r3, r3, #16
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	4b44      	ldr	r3, [pc, #272]	@ (8001c08 <HAL_UART_MspInit+0x158>)
 8001af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af8:	4a43      	ldr	r2, [pc, #268]	@ (8001c08 <HAL_UART_MspInit+0x158>)
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b00:	4b41      	ldr	r3, [pc, #260]	@ (8001c08 <HAL_UART_MspInit+0x158>)
 8001b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b0c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b12:	2302      	movs	r3, #2
 8001b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b1e:	2307      	movs	r3, #7
 8001b20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b22:	f107 0314 	add.w	r3, r7, #20
 8001b26:	4619      	mov	r1, r3
 8001b28:	4838      	ldr	r0, [pc, #224]	@ (8001c0c <HAL_UART_MspInit+0x15c>)
 8001b2a:	f001 faaf 	bl	800308c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001b2e:	4b38      	ldr	r3, [pc, #224]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b30:	4a38      	ldr	r2, [pc, #224]	@ (8001c14 <HAL_UART_MspInit+0x164>)
 8001b32:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001b34:	4b36      	ldr	r3, [pc, #216]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b36:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b3a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b3c:	4b34      	ldr	r3, [pc, #208]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b3e:	2240      	movs	r2, #64	@ 0x40
 8001b40:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b42:	4b33      	ldr	r3, [pc, #204]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b48:	4b31      	ldr	r3, [pc, #196]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b50:	4b2f      	ldr	r3, [pc, #188]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b56:	4b2e      	ldr	r3, [pc, #184]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8001b5c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b62:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b64:	4b2a      	ldr	r3, [pc, #168]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b6a:	4b29      	ldr	r3, [pc, #164]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001b70:	4827      	ldr	r0, [pc, #156]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b72:	f000 fe7b 	bl	800286c <HAL_DMA_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001b7c:	f7ff fe54 	bl	8001828 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a23      	ldr	r2, [pc, #140]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b84:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b86:	4a22      	ldr	r2, [pc, #136]	@ (8001c10 <HAL_UART_MspInit+0x160>)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001b8c:	4b22      	ldr	r3, [pc, #136]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001b8e:	4a23      	ldr	r2, [pc, #140]	@ (8001c1c <HAL_UART_MspInit+0x16c>)
 8001b90:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001b92:	4b21      	ldr	r3, [pc, #132]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001b94:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b98:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001ba8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bac:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bae:	4b1a      	ldr	r3, [pc, #104]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bb4:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001bba:	4b17      	ldr	r3, [pc, #92]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001bbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bc0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001bc2:	4b15      	ldr	r3, [pc, #84]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001bc4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001bc8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bca:	4b13      	ldr	r3, [pc, #76]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001bd0:	4811      	ldr	r0, [pc, #68]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001bd2:	f000 fe4b 	bl	800286c <HAL_DMA_Init>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <HAL_UART_MspInit+0x130>
    {
      Error_Handler();
 8001bdc:	f7ff fe24 	bl	8001828 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a0d      	ldr	r2, [pc, #52]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001be4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001be6:	4a0c      	ldr	r2, [pc, #48]	@ (8001c18 <HAL_UART_MspInit+0x168>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2100      	movs	r1, #0
 8001bf0:	2025      	movs	r0, #37	@ 0x25
 8001bf2:	f000 fe04 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bf6:	2025      	movs	r0, #37	@ 0x25
 8001bf8:	f000 fe1d 	bl	8002836 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001bfc:	bf00      	nop
 8001bfe:	3728      	adds	r7, #40	@ 0x28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40011000 	.word	0x40011000
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020000 	.word	0x40020000
 8001c10:	200002d0 	.word	0x200002d0
 8001c14:	400264b8 	.word	0x400264b8
 8001c18:	20000330 	.word	0x20000330
 8001c1c:	40026440 	.word	0x40026440

08001c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <NMI_Handler+0x4>

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <MemManage_Handler+0x4>

08001c38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <BusFault_Handler+0x4>

08001c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <UsageFault_Handler+0x4>

08001c48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c76:	f000 f8f9 	bl	8001e6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001c82:	f005 fb35 	bl	80072f0 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001c90:	4802      	ldr	r0, [pc, #8]	@ (8001c9c <DMA1_Stream0_IRQHandler+0x10>)
 8001c92:	f000 ff83 	bl	8002b9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000228 	.word	0x20000228

08001ca0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ca4:	4802      	ldr	r0, [pc, #8]	@ (8001cb0 <ADC_IRQHandler+0x10>)
 8001ca6:	f000 f968 	bl	8001f7a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	2000012c 	.word	0x2000012c

08001cb4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001cb8:	4802      	ldr	r0, [pc, #8]	@ (8001cc4 <I2C1_EV_IRQHandler+0x10>)
 8001cba:	f002 f825 	bl	8003d08 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200001d4 	.word	0x200001d4

08001cc8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <I2C1_ER_IRQHandler+0x10>)
 8001cce:	f002 f98c 	bl	8003fea <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200001d4 	.word	0x200001d4

08001cdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ce0:	4802      	ldr	r0, [pc, #8]	@ (8001cec <USART1_IRQHandler+0x10>)
 8001ce2:	f006 f89d 	bl	8007e20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000288 	.word	0x20000288

08001cf0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001cf4:	4802      	ldr	r0, [pc, #8]	@ (8001d00 <DMA2_Stream0_IRQHandler+0x10>)
 8001cf6:	f000 ff51 	bl	8002b9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000174 	.word	0x20000174

08001d04 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d08:	4802      	ldr	r0, [pc, #8]	@ (8001d14 <DMA2_Stream2_IRQHandler+0x10>)
 8001d0a:	f000 ff47 	bl	8002b9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000330 	.word	0x20000330

08001d18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001d1c:	4802      	ldr	r0, [pc, #8]	@ (8001d28 <OTG_FS_IRQHandler+0x10>)
 8001d1e:	f004 f9d8 	bl	80060d2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200011c4 	.word	0x200011c4

08001d2c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d30:	4802      	ldr	r0, [pc, #8]	@ (8001d3c <DMA2_Stream7_IRQHandler+0x10>)
 8001d32:	f000 ff33 	bl	8002b9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200002d0 	.word	0x200002d0

08001d40 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d54:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <SystemInit+0x20>)
 8001d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d5a:	4a05      	ldr	r2, [pc, #20]	@ (8001d70 <SystemInit+0x20>)
 8001d5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d78:	f7ff ffea 	bl	8001d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d7c:	480c      	ldr	r0, [pc, #48]	@ (8001db0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d7e:	490d      	ldr	r1, [pc, #52]	@ (8001db4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d80:	4a0d      	ldr	r2, [pc, #52]	@ (8001db8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d84:	e002      	b.n	8001d8c <LoopCopyDataInit>

08001d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d8a:	3304      	adds	r3, #4

08001d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d90:	d3f9      	bcc.n	8001d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d94:	4c0a      	ldr	r4, [pc, #40]	@ (8001dc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d98:	e001      	b.n	8001d9e <LoopFillZerobss>

08001d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d9c:	3204      	adds	r2, #4

08001d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001da0:	d3fb      	bcc.n	8001d9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001da2:	f00b f9a1 	bl	800d0e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001da6:	f7ff faab 	bl	8001300 <main>
  bx  lr    
 8001daa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001db0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001db4:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8001db8:	0800d708 	.word	0x0800d708
  ldr r2, =_sbss
 8001dbc:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8001dc0:	200018c8 	.word	0x200018c8

08001dc4 <DMA1_Stream1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dc4:	e7fe      	b.n	8001dc4 <DMA1_Stream1_IRQHandler>
	...

08001dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <HAL_Init+0x40>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001e08 <HAL_Init+0x40>)
 8001dd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <HAL_Init+0x40>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8001e08 <HAL_Init+0x40>)
 8001dde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001de2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <HAL_Init+0x40>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a07      	ldr	r2, [pc, #28]	@ (8001e08 <HAL_Init+0x40>)
 8001dea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df0:	2003      	movs	r0, #3
 8001df2:	f000 fcf9 	bl	80027e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001df6:	200f      	movs	r0, #15
 8001df8:	f000 f808 	bl	8001e0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dfc:	f7ff fd1a 	bl	8001834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40023c00 	.word	0x40023c00

08001e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e14:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <HAL_InitTick+0x54>)
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	4b12      	ldr	r3, [pc, #72]	@ (8001e64 <HAL_InitTick+0x58>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e22:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f000 fd11 	bl	8002852 <HAL_SYSTICK_Config>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e00e      	b.n	8001e58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b0f      	cmp	r3, #15
 8001e3e:	d80a      	bhi.n	8001e56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e40:	2200      	movs	r2, #0
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	f04f 30ff 	mov.w	r0, #4294967295
 8001e48:	f000 fcd9 	bl	80027fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e4c:	4a06      	ldr	r2, [pc, #24]	@ (8001e68 <HAL_InitTick+0x5c>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e52:	2300      	movs	r3, #0
 8001e54:	e000      	b.n	8001e58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000014 	.word	0x20000014
 8001e64:	2000001c 	.word	0x2000001c
 8001e68:	20000018 	.word	0x20000018

08001e6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e70:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <HAL_IncTick+0x20>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b06      	ldr	r3, [pc, #24]	@ (8001e90 <HAL_IncTick+0x24>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	4a04      	ldr	r2, [pc, #16]	@ (8001e90 <HAL_IncTick+0x24>)
 8001e7e:	6013      	str	r3, [r2, #0]
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	2000001c 	.word	0x2000001c
 8001e90:	200004e0 	.word	0x200004e0

08001e94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  return uwTick;
 8001e98:	4b03      	ldr	r3, [pc, #12]	@ (8001ea8 <HAL_GetTick+0x14>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	200004e0 	.word	0x200004e0

08001eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb4:	f7ff ffee 	bl	8001e94 <HAL_GetTick>
 8001eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec4:	d005      	beq.n	8001ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef0 <HAL_Delay+0x44>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4413      	add	r3, r2
 8001ed0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ed2:	bf00      	nop
 8001ed4:	f7ff ffde 	bl	8001e94 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d8f7      	bhi.n	8001ed4 <HAL_Delay+0x28>
  {
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	2000001c 	.word	0x2000001c

08001ef4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e033      	b.n	8001f72 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d109      	bne.n	8001f26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f7ff fcc4 	bl	80018a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f003 0310 	and.w	r3, r3, #16
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d118      	bne.n	8001f64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f3a:	f023 0302 	bic.w	r3, r3, #2
 8001f3e:	f043 0202 	orr.w	r2, r3, #2
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 fa78 	bl	800243c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	f023 0303 	bic.w	r3, r3, #3
 8001f5a:	f043 0201 	orr.w	r2, r3, #1
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f62:	e001      	b.n	8001f68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b086      	sub	sp, #24
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]
 8001f86:	2300      	movs	r3, #0
 8001f88:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	f003 0320 	and.w	r3, r3, #32
 8001fa8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d049      	beq.n	8002044 <HAL_ADC_IRQHandler+0xca>
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d046      	beq.n	8002044 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d105      	bne.n	8001fce <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d12b      	bne.n	8002034 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d127      	bne.n	8002034 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d006      	beq.n	8002000 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d119      	bne.n	8002034 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0220 	bic.w	r2, r2, #32
 800200e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002014:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002020:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d105      	bne.n	8002034 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	f043 0201 	orr.w	r2, r3, #1
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f8b0 	bl	800219a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f06f 0212 	mvn.w	r2, #18
 8002042:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0304 	and.w	r3, r3, #4
 800204a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002052:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d057      	beq.n	800210a <HAL_ADC_IRQHandler+0x190>
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d054      	beq.n	800210a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	2b00      	cmp	r3, #0
 800206a:	d105      	bne.n	8002078 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d139      	bne.n	80020fa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002090:	2b00      	cmp	r3, #0
 8002092:	d006      	beq.n	80020a2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d12b      	bne.n	80020fa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d124      	bne.n	80020fa <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d11d      	bne.n	80020fa <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d119      	bne.n	80020fa <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020d4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d105      	bne.n	80020fa <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	f043 0201 	orr.w	r2, r3, #1
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 fa9a 	bl	8002634 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f06f 020c 	mvn.w	r2, #12
 8002108:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002118:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d017      	beq.n	8002150 <HAL_ADC_IRQHandler+0x1d6>
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d014      	beq.n	8002150 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	2b01      	cmp	r3, #1
 8002132:	d10d      	bne.n	8002150 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002138:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f000 f834 	bl	80021ae <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f06f 0201 	mvn.w	r2, #1
 800214e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f003 0320 	and.w	r3, r3, #32
 8002156:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800215e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d015      	beq.n	8002192 <HAL_ADC_IRQHandler+0x218>
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d012      	beq.n	8002192 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002170:	f043 0202 	orr.w	r2, r3, #2
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0220 	mvn.w	r2, #32
 8002180:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 f81d 	bl	80021c2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f06f 0220 	mvn.w	r2, #32
 8002190:	601a      	str	r2, [r3, #0]
  }
}
 8002192:	bf00      	nop
 8002194:	3718      	adds	r7, #24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800219a:	b480      	push	{r7}
 800219c:	b083      	sub	sp, #12
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80021b6:	bf00      	nop
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021c2:	b480      	push	{r7}
 80021c4:	b083      	sub	sp, #12
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
	...

080021d8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d101      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x1c>
 80021f0:	2302      	movs	r3, #2
 80021f2:	e113      	b.n	800241c <HAL_ADC_ConfigChannel+0x244>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b09      	cmp	r3, #9
 8002202:	d925      	bls.n	8002250 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68d9      	ldr	r1, [r3, #12]
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	b29b      	uxth	r3, r3
 8002210:	461a      	mov	r2, r3
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	3b1e      	subs	r3, #30
 800221a:	2207      	movs	r2, #7
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43da      	mvns	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	400a      	ands	r2, r1
 8002228:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68d9      	ldr	r1, [r3, #12]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	b29b      	uxth	r3, r3
 800223a:	4618      	mov	r0, r3
 800223c:	4603      	mov	r3, r0
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	4403      	add	r3, r0
 8002242:	3b1e      	subs	r3, #30
 8002244:	409a      	lsls	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	e022      	b.n	8002296 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6919      	ldr	r1, [r3, #16]
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	b29b      	uxth	r3, r3
 800225c:	461a      	mov	r2, r3
 800225e:	4613      	mov	r3, r2
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	4413      	add	r3, r2
 8002264:	2207      	movs	r2, #7
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43da      	mvns	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	400a      	ands	r2, r1
 8002272:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6919      	ldr	r1, [r3, #16]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	b29b      	uxth	r3, r3
 8002284:	4618      	mov	r0, r3
 8002286:	4603      	mov	r3, r0
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4403      	add	r3, r0
 800228c:	409a      	lsls	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b06      	cmp	r3, #6
 800229c:	d824      	bhi.n	80022e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	3b05      	subs	r3, #5
 80022b0:	221f      	movs	r2, #31
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43da      	mvns	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	400a      	ands	r2, r1
 80022be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	4618      	mov	r0, r3
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	4613      	mov	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	3b05      	subs	r3, #5
 80022da:	fa00 f203 	lsl.w	r2, r0, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	430a      	orrs	r2, r1
 80022e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80022e6:	e04c      	b.n	8002382 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b0c      	cmp	r3, #12
 80022ee:	d824      	bhi.n	800233a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	3b23      	subs	r3, #35	@ 0x23
 8002302:	221f      	movs	r2, #31
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43da      	mvns	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	400a      	ands	r2, r1
 8002310:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	b29b      	uxth	r3, r3
 800231e:	4618      	mov	r0, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4413      	add	r3, r2
 800232a:	3b23      	subs	r3, #35	@ 0x23
 800232c:	fa00 f203 	lsl.w	r2, r0, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	631a      	str	r2, [r3, #48]	@ 0x30
 8002338:	e023      	b.n	8002382 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	3b41      	subs	r3, #65	@ 0x41
 800234c:	221f      	movs	r2, #31
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43da      	mvns	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	400a      	ands	r2, r1
 800235a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	4618      	mov	r0, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	3b41      	subs	r3, #65	@ 0x41
 8002376:	fa00 f203 	lsl.w	r2, r0, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002382:	4b29      	ldr	r3, [pc, #164]	@ (8002428 <HAL_ADC_ConfigChannel+0x250>)
 8002384:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a28      	ldr	r2, [pc, #160]	@ (800242c <HAL_ADC_ConfigChannel+0x254>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d10f      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x1d8>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b12      	cmp	r3, #18
 8002396:	d10b      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a1d      	ldr	r2, [pc, #116]	@ (800242c <HAL_ADC_ConfigChannel+0x254>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d12b      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x23a>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a1c      	ldr	r2, [pc, #112]	@ (8002430 <HAL_ADC_ConfigChannel+0x258>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d003      	beq.n	80023cc <HAL_ADC_ConfigChannel+0x1f4>
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2b11      	cmp	r3, #17
 80023ca:	d122      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a11      	ldr	r2, [pc, #68]	@ (8002430 <HAL_ADC_ConfigChannel+0x258>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d111      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023ee:	4b11      	ldr	r3, [pc, #68]	@ (8002434 <HAL_ADC_ConfigChannel+0x25c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a11      	ldr	r2, [pc, #68]	@ (8002438 <HAL_ADC_ConfigChannel+0x260>)
 80023f4:	fba2 2303 	umull	r2, r3, r2, r3
 80023f8:	0c9a      	lsrs	r2, r3, #18
 80023fa:	4613      	mov	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4413      	add	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002404:	e002      	b.n	800240c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	3b01      	subs	r3, #1
 800240a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1f9      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	40012300 	.word	0x40012300
 800242c:	40012000 	.word	0x40012000
 8002430:	10000012 	.word	0x10000012
 8002434:	20000014 	.word	0x20000014
 8002438:	431bde83 	.word	0x431bde83

0800243c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002444:	4b79      	ldr	r3, [pc, #484]	@ (800262c <ADC_Init+0x1f0>)
 8002446:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	431a      	orrs	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002470:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6859      	ldr	r1, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	021a      	lsls	r2, r3, #8
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002494:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6859      	ldr	r1, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	430a      	orrs	r2, r1
 80024a6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6899      	ldr	r1, [r3, #8]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68da      	ldr	r2, [r3, #12]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	430a      	orrs	r2, r1
 80024c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ce:	4a58      	ldr	r2, [pc, #352]	@ (8002630 <ADC_Init+0x1f4>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d022      	beq.n	800251a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6899      	ldr	r1, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002504:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6899      	ldr	r1, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	430a      	orrs	r2, r1
 8002516:	609a      	str	r2, [r3, #8]
 8002518:	e00f      	b.n	800253a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002528:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002538:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0202 	bic.w	r2, r2, #2
 8002548:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6899      	ldr	r1, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	7e1b      	ldrb	r3, [r3, #24]
 8002554:	005a      	lsls	r2, r3, #1
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d01b      	beq.n	80025a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002576:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002586:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6859      	ldr	r1, [r3, #4]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002592:	3b01      	subs	r3, #1
 8002594:	035a      	lsls	r2, r3, #13
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	e007      	b.n	80025b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025ae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80025be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	051a      	lsls	r2, r3, #20
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80025e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6899      	ldr	r1, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80025f2:	025a      	lsls	r2, r3, #9
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800260a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6899      	ldr	r1, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	029a      	lsls	r2, r3, #10
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	609a      	str	r2, [r3, #8]
}
 8002620:	bf00      	nop
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	40012300 	.word	0x40012300
 8002630:	0f000001 	.word	0x0f000001

08002634 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002658:	4b0c      	ldr	r3, [pc, #48]	@ (800268c <__NVIC_SetPriorityGrouping+0x44>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002664:	4013      	ands	r3, r2
 8002666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002670:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002674:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800267a:	4a04      	ldr	r2, [pc, #16]	@ (800268c <__NVIC_SetPriorityGrouping+0x44>)
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	60d3      	str	r3, [r2, #12]
}
 8002680:	bf00      	nop
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002694:	4b04      	ldr	r3, [pc, #16]	@ (80026a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	0a1b      	lsrs	r3, r3, #8
 800269a:	f003 0307 	and.w	r3, r3, #7
}
 800269e:	4618      	mov	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	db0b      	blt.n	80026d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	f003 021f 	and.w	r2, r3, #31
 80026c4:	4907      	ldr	r1, [pc, #28]	@ (80026e4 <__NVIC_EnableIRQ+0x38>)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	2001      	movs	r0, #1
 80026ce:	fa00 f202 	lsl.w	r2, r0, r2
 80026d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000e100 	.word	0xe000e100

080026e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	6039      	str	r1, [r7, #0]
 80026f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	db0a      	blt.n	8002712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	b2da      	uxtb	r2, r3
 8002700:	490c      	ldr	r1, [pc, #48]	@ (8002734 <__NVIC_SetPriority+0x4c>)
 8002702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002706:	0112      	lsls	r2, r2, #4
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	440b      	add	r3, r1
 800270c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002710:	e00a      	b.n	8002728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	b2da      	uxtb	r2, r3
 8002716:	4908      	ldr	r1, [pc, #32]	@ (8002738 <__NVIC_SetPriority+0x50>)
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	3b04      	subs	r3, #4
 8002720:	0112      	lsls	r2, r2, #4
 8002722:	b2d2      	uxtb	r2, r2
 8002724:	440b      	add	r3, r1
 8002726:	761a      	strb	r2, [r3, #24]
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	e000e100 	.word	0xe000e100
 8002738:	e000ed00 	.word	0xe000ed00

0800273c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800273c:	b480      	push	{r7}
 800273e:	b089      	sub	sp, #36	@ 0x24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f1c3 0307 	rsb	r3, r3, #7
 8002756:	2b04      	cmp	r3, #4
 8002758:	bf28      	it	cs
 800275a:	2304      	movcs	r3, #4
 800275c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	3304      	adds	r3, #4
 8002762:	2b06      	cmp	r3, #6
 8002764:	d902      	bls.n	800276c <NVIC_EncodePriority+0x30>
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	3b03      	subs	r3, #3
 800276a:	e000      	b.n	800276e <NVIC_EncodePriority+0x32>
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002770:	f04f 32ff 	mov.w	r2, #4294967295
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43da      	mvns	r2, r3
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	401a      	ands	r2, r3
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002784:	f04f 31ff 	mov.w	r1, #4294967295
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	fa01 f303 	lsl.w	r3, r1, r3
 800278e:	43d9      	mvns	r1, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002794:	4313      	orrs	r3, r2
         );
}
 8002796:	4618      	mov	r0, r3
 8002798:	3724      	adds	r7, #36	@ 0x24
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
	...

080027a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027b4:	d301      	bcc.n	80027ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027b6:	2301      	movs	r3, #1
 80027b8:	e00f      	b.n	80027da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ba:	4a0a      	ldr	r2, [pc, #40]	@ (80027e4 <SysTick_Config+0x40>)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b01      	subs	r3, #1
 80027c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c2:	210f      	movs	r1, #15
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	f7ff ff8e 	bl	80026e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027cc:	4b05      	ldr	r3, [pc, #20]	@ (80027e4 <SysTick_Config+0x40>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d2:	4b04      	ldr	r3, [pc, #16]	@ (80027e4 <SysTick_Config+0x40>)
 80027d4:	2207      	movs	r2, #7
 80027d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	e000e010 	.word	0xe000e010

080027e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff ff29 	bl	8002648 <__NVIC_SetPriorityGrouping>
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027fe:	b580      	push	{r7, lr}
 8002800:	b086      	sub	sp, #24
 8002802:	af00      	add	r7, sp, #0
 8002804:	4603      	mov	r3, r0
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
 800280a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002810:	f7ff ff3e 	bl	8002690 <__NVIC_GetPriorityGrouping>
 8002814:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68b9      	ldr	r1, [r7, #8]
 800281a:	6978      	ldr	r0, [r7, #20]
 800281c:	f7ff ff8e 	bl	800273c <NVIC_EncodePriority>
 8002820:	4602      	mov	r2, r0
 8002822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002826:	4611      	mov	r1, r2
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff5d 	bl	80026e8 <__NVIC_SetPriority>
}
 800282e:	bf00      	nop
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff ff31 	bl	80026ac <__NVIC_EnableIRQ>
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff ffa2 	bl	80027a4 <SysTick_Config>
 8002860:	4603      	mov	r3, r0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002878:	f7ff fb0c 	bl	8001e94 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e099      	b.n	80029bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2202      	movs	r2, #2
 800288c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 0201 	bic.w	r2, r2, #1
 80028a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a8:	e00f      	b.n	80028ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028aa:	f7ff faf3 	bl	8001e94 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b05      	cmp	r3, #5
 80028b6:	d908      	bls.n	80028ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2220      	movs	r2, #32
 80028bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2203      	movs	r2, #3
 80028c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e078      	b.n	80029bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d1e8      	bne.n	80028aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	4b38      	ldr	r3, [pc, #224]	@ (80029c4 <HAL_DMA_Init+0x158>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002902:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800290e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4313      	orrs	r3, r2
 800291a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002920:	2b04      	cmp	r3, #4
 8002922:	d107      	bne.n	8002934 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292c:	4313      	orrs	r3, r2
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	4313      	orrs	r3, r2
 8002932:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f023 0307 	bic.w	r3, r3, #7
 800294a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	4313      	orrs	r3, r2
 8002954:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295a:	2b04      	cmp	r3, #4
 800295c:	d117      	bne.n	800298e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	4313      	orrs	r3, r2
 8002966:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00e      	beq.n	800298e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 fb0f 	bl	8002f94 <DMA_CheckFifoParam>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d008      	beq.n	800298e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2240      	movs	r2, #64	@ 0x40
 8002980:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800298a:	2301      	movs	r3, #1
 800298c:	e016      	b.n	80029bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	697a      	ldr	r2, [r7, #20]
 8002994:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 fac6 	bl	8002f28 <DMA_CalcBaseAndBitshift>
 800299c:	4603      	mov	r3, r0
 800299e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a4:	223f      	movs	r2, #63	@ 0x3f
 80029a6:	409a      	lsls	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	f010803f 	.word	0xf010803f

080029c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
 80029d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029d6:	2300      	movs	r3, #0
 80029d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d101      	bne.n	80029ee <HAL_DMA_Start_IT+0x26>
 80029ea:	2302      	movs	r3, #2
 80029ec:	e040      	b.n	8002a70 <HAL_DMA_Start_IT+0xa8>
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d12f      	bne.n	8002a62 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2202      	movs	r2, #2
 8002a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	68b9      	ldr	r1, [r7, #8]
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 fa58 	bl	8002ecc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a20:	223f      	movs	r2, #63	@ 0x3f
 8002a22:	409a      	lsls	r2, r3
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0216 	orr.w	r2, r2, #22
 8002a36:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d007      	beq.n	8002a50 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0208 	orr.w	r2, r2, #8
 8002a4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0201 	orr.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e005      	b.n	8002a6e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a84:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a86:	f7ff fa05 	bl	8001e94 <HAL_GetTick>
 8002a8a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d008      	beq.n	8002aaa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2280      	movs	r2, #128	@ 0x80
 8002a9c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e052      	b.n	8002b50 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0216 	bic.w	r2, r2, #22
 8002ab8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695a      	ldr	r2, [r3, #20]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ac8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d103      	bne.n	8002ada <HAL_DMA_Abort+0x62>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d007      	beq.n	8002aea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 0208 	bic.w	r2, r2, #8
 8002ae8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 0201 	bic.w	r2, r2, #1
 8002af8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002afa:	e013      	b.n	8002b24 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002afc:	f7ff f9ca 	bl	8001e94 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b05      	cmp	r3, #5
 8002b08:	d90c      	bls.n	8002b24 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2203      	movs	r2, #3
 8002b14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e015      	b.n	8002b50 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1e4      	bne.n	8002afc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b36:	223f      	movs	r2, #63	@ 0x3f
 8002b38:	409a      	lsls	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d004      	beq.n	8002b76 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2280      	movs	r2, #128	@ 0x80
 8002b70:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e00c      	b.n	8002b90 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2205      	movs	r2, #5
 8002b7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0201 	bic.w	r2, r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ba8:	4b8e      	ldr	r3, [pc, #568]	@ (8002de4 <HAL_DMA_IRQHandler+0x248>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a8e      	ldr	r2, [pc, #568]	@ (8002de8 <HAL_DMA_IRQHandler+0x24c>)
 8002bae:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb2:	0a9b      	lsrs	r3, r3, #10
 8002bb4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc6:	2208      	movs	r2, #8
 8002bc8:	409a      	lsls	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d01a      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d013      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 0204 	bic.w	r2, r2, #4
 8002bee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf4:	2208      	movs	r2, #8
 8002bf6:	409a      	lsls	r2, r3
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c00:	f043 0201 	orr.w	r2, r3, #1
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	409a      	lsls	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4013      	ands	r3, r2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d012      	beq.n	8002c3e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00b      	beq.n	8002c3e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	409a      	lsls	r2, r3
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c36:	f043 0202 	orr.w	r2, r3, #2
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c42:	2204      	movs	r2, #4
 8002c44:	409a      	lsls	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d012      	beq.n	8002c74 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00b      	beq.n	8002c74 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c60:	2204      	movs	r2, #4
 8002c62:	409a      	lsls	r2, r3
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6c:	f043 0204 	orr.w	r2, r3, #4
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	2210      	movs	r2, #16
 8002c7a:	409a      	lsls	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d043      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d03c      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c96:	2210      	movs	r2, #16
 8002c98:	409a      	lsls	r2, r3
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d018      	beq.n	8002cde <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d108      	bne.n	8002ccc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d024      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	4798      	blx	r3
 8002cca:	e01f      	b.n	8002d0c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d01b      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	4798      	blx	r3
 8002cdc:	e016      	b.n	8002d0c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d107      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0208 	bic.w	r2, r2, #8
 8002cfa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d003      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d10:	2220      	movs	r2, #32
 8002d12:	409a      	lsls	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	4013      	ands	r3, r2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 808f 	beq.w	8002e3c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0310 	and.w	r3, r3, #16
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f000 8087 	beq.w	8002e3c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d32:	2220      	movs	r2, #32
 8002d34:	409a      	lsls	r2, r3
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b05      	cmp	r3, #5
 8002d44:	d136      	bne.n	8002db4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 0216 	bic.w	r2, r2, #22
 8002d54:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	695a      	ldr	r2, [r3, #20]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d64:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d103      	bne.n	8002d76 <HAL_DMA_IRQHandler+0x1da>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d007      	beq.n	8002d86 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0208 	bic.w	r2, r2, #8
 8002d84:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8a:	223f      	movs	r2, #63	@ 0x3f
 8002d8c:	409a      	lsls	r2, r3
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d07e      	beq.n	8002ea8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	4798      	blx	r3
        }
        return;
 8002db2:	e079      	b.n	8002ea8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d01d      	beq.n	8002dfe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d10d      	bne.n	8002dec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d031      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	4798      	blx	r3
 8002de0:	e02c      	b.n	8002e3c <HAL_DMA_IRQHandler+0x2a0>
 8002de2:	bf00      	nop
 8002de4:	20000014 	.word	0x20000014
 8002de8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d023      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	4798      	blx	r3
 8002dfc:	e01e      	b.n	8002e3c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10f      	bne.n	8002e2c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0210 	bic.w	r2, r2, #16
 8002e1a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d032      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d022      	beq.n	8002e96 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2205      	movs	r2, #5
 8002e54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 0201 	bic.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d307      	bcc.n	8002e84 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f2      	bne.n	8002e68 <HAL_DMA_IRQHandler+0x2cc>
 8002e82:	e000      	b.n	8002e86 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e84:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d005      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	4798      	blx	r3
 8002ea6:	e000      	b.n	8002eaa <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ea8:	bf00      	nop
    }
  }
}
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ebe:	b2db      	uxtb	r3, r3
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
 8002ed8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ee8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b40      	cmp	r3, #64	@ 0x40
 8002ef8:	d108      	bne.n	8002f0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f0a:	e007      	b.n	8002f1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68ba      	ldr	r2, [r7, #8]
 8002f12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	60da      	str	r2, [r3, #12]
}
 8002f1c:	bf00      	nop
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	3b10      	subs	r3, #16
 8002f38:	4a14      	ldr	r2, [pc, #80]	@ (8002f8c <DMA_CalcBaseAndBitshift+0x64>)
 8002f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f42:	4a13      	ldr	r2, [pc, #76]	@ (8002f90 <DMA_CalcBaseAndBitshift+0x68>)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4413      	add	r3, r2
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b03      	cmp	r3, #3
 8002f54:	d909      	bls.n	8002f6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f5e:	f023 0303 	bic.w	r3, r3, #3
 8002f62:	1d1a      	adds	r2, r3, #4
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f68:	e007      	b.n	8002f7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f72:	f023 0303 	bic.w	r3, r3, #3
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	aaaaaaab 	.word	0xaaaaaaab
 8002f90:	0800d680 	.word	0x0800d680

08002f94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d11f      	bne.n	8002fee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d856      	bhi.n	8003062 <DMA_CheckFifoParam+0xce>
 8002fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8002fbc <DMA_CheckFifoParam+0x28>)
 8002fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fba:	bf00      	nop
 8002fbc:	08002fcd 	.word	0x08002fcd
 8002fc0:	08002fdf 	.word	0x08002fdf
 8002fc4:	08002fcd 	.word	0x08002fcd
 8002fc8:	08003063 	.word	0x08003063
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d046      	beq.n	8003066 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fdc:	e043      	b.n	8003066 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fe6:	d140      	bne.n	800306a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fec:	e03d      	b.n	800306a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ff6:	d121      	bne.n	800303c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	2b03      	cmp	r3, #3
 8002ffc:	d837      	bhi.n	800306e <DMA_CheckFifoParam+0xda>
 8002ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8003004 <DMA_CheckFifoParam+0x70>)
 8003000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003004:	08003015 	.word	0x08003015
 8003008:	0800301b 	.word	0x0800301b
 800300c:	08003015 	.word	0x08003015
 8003010:	0800302d 	.word	0x0800302d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	73fb      	strb	r3, [r7, #15]
      break;
 8003018:	e030      	b.n	800307c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d025      	beq.n	8003072 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800302a:	e022      	b.n	8003072 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003030:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003034:	d11f      	bne.n	8003076 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800303a:	e01c      	b.n	8003076 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d903      	bls.n	800304a <DMA_CheckFifoParam+0xb6>
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2b03      	cmp	r3, #3
 8003046:	d003      	beq.n	8003050 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003048:	e018      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	73fb      	strb	r3, [r7, #15]
      break;
 800304e:	e015      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003054:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00e      	beq.n	800307a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	73fb      	strb	r3, [r7, #15]
      break;
 8003060:	e00b      	b.n	800307a <DMA_CheckFifoParam+0xe6>
      break;
 8003062:	bf00      	nop
 8003064:	e00a      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      break;
 8003066:	bf00      	nop
 8003068:	e008      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      break;
 800306a:	bf00      	nop
 800306c:	e006      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      break;
 800306e:	bf00      	nop
 8003070:	e004      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      break;
 8003072:	bf00      	nop
 8003074:	e002      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      break;   
 8003076:	bf00      	nop
 8003078:	e000      	b.n	800307c <DMA_CheckFifoParam+0xe8>
      break;
 800307a:	bf00      	nop
    }
  } 
  
  return status; 
 800307c:	7bfb      	ldrb	r3, [r7, #15]
}
 800307e:	4618      	mov	r0, r3
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop

0800308c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800308c:	b480      	push	{r7}
 800308e:	b089      	sub	sp, #36	@ 0x24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030a2:	2300      	movs	r3, #0
 80030a4:	61fb      	str	r3, [r7, #28]
 80030a6:	e159      	b.n	800335c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030a8:	2201      	movs	r2, #1
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	4013      	ands	r3, r2
 80030ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	f040 8148 	bne.w	8003356 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f003 0303 	and.w	r3, r3, #3
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d005      	beq.n	80030de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d130      	bne.n	8003140 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	2203      	movs	r2, #3
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	43db      	mvns	r3, r3
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	4013      	ands	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	68da      	ldr	r2, [r3, #12]
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	4313      	orrs	r3, r2
 8003106:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003114:	2201      	movs	r2, #1
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	f003 0201 	and.w	r2, r3, #1
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f003 0303 	and.w	r3, r3, #3
 8003148:	2b03      	cmp	r3, #3
 800314a:	d017      	beq.n	800317c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	2203      	movs	r2, #3
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	43db      	mvns	r3, r3
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	4013      	ands	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4313      	orrs	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f003 0303 	and.w	r3, r3, #3
 8003184:	2b02      	cmp	r3, #2
 8003186:	d123      	bne.n	80031d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	08da      	lsrs	r2, r3, #3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	3208      	adds	r2, #8
 8003190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003194:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	220f      	movs	r2, #15
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	43db      	mvns	r3, r3
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4013      	ands	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	691a      	ldr	r2, [r3, #16]
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	4313      	orrs	r3, r2
 80031c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	08da      	lsrs	r2, r3, #3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	3208      	adds	r2, #8
 80031ca:	69b9      	ldr	r1, [r7, #24]
 80031cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	2203      	movs	r2, #3
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4013      	ands	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f003 0203 	and.w	r2, r3, #3
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 80a2 	beq.w	8003356 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	4b57      	ldr	r3, [pc, #348]	@ (8003374 <HAL_GPIO_Init+0x2e8>)
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	4a56      	ldr	r2, [pc, #344]	@ (8003374 <HAL_GPIO_Init+0x2e8>)
 800321c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003220:	6453      	str	r3, [r2, #68]	@ 0x44
 8003222:	4b54      	ldr	r3, [pc, #336]	@ (8003374 <HAL_GPIO_Init+0x2e8>)
 8003224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003226:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800322e:	4a52      	ldr	r2, [pc, #328]	@ (8003378 <HAL_GPIO_Init+0x2ec>)
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	089b      	lsrs	r3, r3, #2
 8003234:	3302      	adds	r3, #2
 8003236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f003 0303 	and.w	r3, r3, #3
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	220f      	movs	r2, #15
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	43db      	mvns	r3, r3
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	4013      	ands	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a49      	ldr	r2, [pc, #292]	@ (800337c <HAL_GPIO_Init+0x2f0>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d019      	beq.n	800328e <HAL_GPIO_Init+0x202>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a48      	ldr	r2, [pc, #288]	@ (8003380 <HAL_GPIO_Init+0x2f4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d013      	beq.n	800328a <HAL_GPIO_Init+0x1fe>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a47      	ldr	r2, [pc, #284]	@ (8003384 <HAL_GPIO_Init+0x2f8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d00d      	beq.n	8003286 <HAL_GPIO_Init+0x1fa>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a46      	ldr	r2, [pc, #280]	@ (8003388 <HAL_GPIO_Init+0x2fc>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d007      	beq.n	8003282 <HAL_GPIO_Init+0x1f6>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a45      	ldr	r2, [pc, #276]	@ (800338c <HAL_GPIO_Init+0x300>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d101      	bne.n	800327e <HAL_GPIO_Init+0x1f2>
 800327a:	2304      	movs	r3, #4
 800327c:	e008      	b.n	8003290 <HAL_GPIO_Init+0x204>
 800327e:	2307      	movs	r3, #7
 8003280:	e006      	b.n	8003290 <HAL_GPIO_Init+0x204>
 8003282:	2303      	movs	r3, #3
 8003284:	e004      	b.n	8003290 <HAL_GPIO_Init+0x204>
 8003286:	2302      	movs	r3, #2
 8003288:	e002      	b.n	8003290 <HAL_GPIO_Init+0x204>
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <HAL_GPIO_Init+0x204>
 800328e:	2300      	movs	r3, #0
 8003290:	69fa      	ldr	r2, [r7, #28]
 8003292:	f002 0203 	and.w	r2, r2, #3
 8003296:	0092      	lsls	r2, r2, #2
 8003298:	4093      	lsls	r3, r2
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4313      	orrs	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032a0:	4935      	ldr	r1, [pc, #212]	@ (8003378 <HAL_GPIO_Init+0x2ec>)
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	089b      	lsrs	r3, r3, #2
 80032a6:	3302      	adds	r3, #2
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ae:	4b38      	ldr	r3, [pc, #224]	@ (8003390 <HAL_GPIO_Init+0x304>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4013      	ands	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032d2:	4a2f      	ldr	r2, [pc, #188]	@ (8003390 <HAL_GPIO_Init+0x304>)
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003390 <HAL_GPIO_Init+0x304>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4013      	ands	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032fc:	4a24      	ldr	r2, [pc, #144]	@ (8003390 <HAL_GPIO_Init+0x304>)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003302:	4b23      	ldr	r3, [pc, #140]	@ (8003390 <HAL_GPIO_Init+0x304>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003326:	4a1a      	ldr	r2, [pc, #104]	@ (8003390 <HAL_GPIO_Init+0x304>)
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800332c:	4b18      	ldr	r3, [pc, #96]	@ (8003390 <HAL_GPIO_Init+0x304>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	43db      	mvns	r3, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4013      	ands	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	4313      	orrs	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003350:	4a0f      	ldr	r2, [pc, #60]	@ (8003390 <HAL_GPIO_Init+0x304>)
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	3301      	adds	r3, #1
 800335a:	61fb      	str	r3, [r7, #28]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	2b0f      	cmp	r3, #15
 8003360:	f67f aea2 	bls.w	80030a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003364:	bf00      	nop
 8003366:	bf00      	nop
 8003368:	3724      	adds	r7, #36	@ 0x24
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40023800 	.word	0x40023800
 8003378:	40013800 	.word	0x40013800
 800337c:	40020000 	.word	0x40020000
 8003380:	40020400 	.word	0x40020400
 8003384:	40020800 	.word	0x40020800
 8003388:	40020c00 	.word	0x40020c00
 800338c:	40021000 	.word	0x40021000
 8003390:	40013c00 	.word	0x40013c00

08003394 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	807b      	strh	r3, [r7, #2]
 80033a0:	4613      	mov	r3, r2
 80033a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033a4:	787b      	ldrb	r3, [r7, #1]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033aa:	887a      	ldrh	r2, [r7, #2]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033b0:	e003      	b.n	80033ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033b2:	887b      	ldrh	r3, [r7, #2]
 80033b4:	041a      	lsls	r2, r3, #16
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	619a      	str	r2, [r3, #24]
}
 80033ba:	bf00      	nop
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b085      	sub	sp, #20
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	460b      	mov	r3, r1
 80033d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033d8:	887a      	ldrh	r2, [r7, #2]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	4013      	ands	r3, r2
 80033de:	041a      	lsls	r2, r3, #16
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	43d9      	mvns	r1, r3
 80033e4:	887b      	ldrh	r3, [r7, #2]
 80033e6:	400b      	ands	r3, r1
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	619a      	str	r2, [r3, #24]
}
 80033ee:	bf00      	nop
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
	...

080033fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e12b      	b.n	8003666 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d106      	bne.n	8003428 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7fe faba 	bl	800199c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2224      	movs	r2, #36	@ 0x24
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0201 	bic.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800344e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800345e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003460:	f004 fb90 	bl	8007b84 <HAL_RCC_GetPCLK1Freq>
 8003464:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4a81      	ldr	r2, [pc, #516]	@ (8003670 <HAL_I2C_Init+0x274>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d807      	bhi.n	8003480 <HAL_I2C_Init+0x84>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4a80      	ldr	r2, [pc, #512]	@ (8003674 <HAL_I2C_Init+0x278>)
 8003474:	4293      	cmp	r3, r2
 8003476:	bf94      	ite	ls
 8003478:	2301      	movls	r3, #1
 800347a:	2300      	movhi	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	e006      	b.n	800348e <HAL_I2C_Init+0x92>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	4a7d      	ldr	r2, [pc, #500]	@ (8003678 <HAL_I2C_Init+0x27c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	bf94      	ite	ls
 8003488:	2301      	movls	r3, #1
 800348a:	2300      	movhi	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e0e7      	b.n	8003666 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4a78      	ldr	r2, [pc, #480]	@ (800367c <HAL_I2C_Init+0x280>)
 800349a:	fba2 2303 	umull	r2, r3, r2, r3
 800349e:	0c9b      	lsrs	r3, r3, #18
 80034a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003670 <HAL_I2C_Init+0x274>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d802      	bhi.n	80034d0 <HAL_I2C_Init+0xd4>
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	3301      	adds	r3, #1
 80034ce:	e009      	b.n	80034e4 <HAL_I2C_Init+0xe8>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80034d6:	fb02 f303 	mul.w	r3, r2, r3
 80034da:	4a69      	ldr	r2, [pc, #420]	@ (8003680 <HAL_I2C_Init+0x284>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	099b      	lsrs	r3, r3, #6
 80034e2:	3301      	adds	r3, #1
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	430b      	orrs	r3, r1
 80034ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80034f6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	495c      	ldr	r1, [pc, #368]	@ (8003670 <HAL_I2C_Init+0x274>)
 8003500:	428b      	cmp	r3, r1
 8003502:	d819      	bhi.n	8003538 <HAL_I2C_Init+0x13c>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	1e59      	subs	r1, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003518:	400b      	ands	r3, r1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_I2C_Init+0x138>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1e59      	subs	r1, r3, #1
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fbb1 f3f3 	udiv	r3, r1, r3
 800352c:	3301      	adds	r3, #1
 800352e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003532:	e051      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003534:	2304      	movs	r3, #4
 8003536:	e04f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d111      	bne.n	8003564 <HAL_I2C_Init+0x168>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1e58      	subs	r0, r3, #1
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	460b      	mov	r3, r1
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	440b      	add	r3, r1
 800354e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003552:	3301      	adds	r3, #1
 8003554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003558:	2b00      	cmp	r3, #0
 800355a:	bf0c      	ite	eq
 800355c:	2301      	moveq	r3, #1
 800355e:	2300      	movne	r3, #0
 8003560:	b2db      	uxtb	r3, r3
 8003562:	e012      	b.n	800358a <HAL_I2C_Init+0x18e>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1e58      	subs	r0, r3, #1
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	0099      	lsls	r1, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	fbb0 f3f3 	udiv	r3, r0, r3
 800357a:	3301      	adds	r3, #1
 800357c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003580:	2b00      	cmp	r3, #0
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_I2C_Init+0x196>
 800358e:	2301      	movs	r3, #1
 8003590:	e022      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10e      	bne.n	80035b8 <HAL_I2C_Init+0x1bc>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	1e58      	subs	r0, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	460b      	mov	r3, r1
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	440b      	add	r3, r1
 80035a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035b6:	e00f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	1e58      	subs	r0, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6859      	ldr	r1, [r3, #4]
 80035c0:	460b      	mov	r3, r1
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	0099      	lsls	r1, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ce:	3301      	adds	r3, #1
 80035d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	6809      	ldr	r1, [r1, #0]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69da      	ldr	r2, [r3, #28]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003606:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6911      	ldr	r1, [r2, #16]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	68d2      	ldr	r2, [r2, #12]
 8003612:	4311      	orrs	r1, r2
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	430b      	orrs	r3, r1
 800361a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	431a      	orrs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2220      	movs	r2, #32
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	000186a0 	.word	0x000186a0
 8003674:	001e847f 	.word	0x001e847f
 8003678:	003d08ff 	.word	0x003d08ff
 800367c:	431bde83 	.word	0x431bde83
 8003680:	10624dd3 	.word	0x10624dd3

08003684 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003696:	2b80      	cmp	r3, #128	@ 0x80
 8003698:	d103      	bne.n	80036a2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2200      	movs	r2, #0
 80036a0:	611a      	str	r2, [r3, #16]
  }
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
	...

080036b0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b088      	sub	sp, #32
 80036b4:	af02      	add	r7, sp, #8
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	4608      	mov	r0, r1
 80036ba:	4611      	mov	r1, r2
 80036bc:	461a      	mov	r2, r3
 80036be:	4603      	mov	r3, r0
 80036c0:	817b      	strh	r3, [r7, #10]
 80036c2:	460b      	mov	r3, r1
 80036c4:	813b      	strh	r3, [r7, #8]
 80036c6:	4613      	mov	r3, r2
 80036c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036ca:	f7fe fbe3 	bl	8001e94 <HAL_GetTick>
 80036ce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b20      	cmp	r3, #32
 80036da:	f040 80d9 	bne.w	8003890 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	2319      	movs	r3, #25
 80036e4:	2201      	movs	r2, #1
 80036e6:	496d      	ldr	r1, [pc, #436]	@ (800389c <HAL_I2C_Mem_Write+0x1ec>)
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f002 f92b 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80036f4:	2302      	movs	r3, #2
 80036f6:	e0cc      	b.n	8003892 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_I2C_Mem_Write+0x56>
 8003702:	2302      	movs	r3, #2
 8003704:	e0c5      	b.n	8003892 <HAL_I2C_Mem_Write+0x1e2>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b01      	cmp	r3, #1
 800371a:	d007      	beq.n	800372c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0201 	orr.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800373a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2221      	movs	r2, #33	@ 0x21
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2240      	movs	r2, #64	@ 0x40
 8003748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a3a      	ldr	r2, [r7, #32]
 8003756:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800375c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4a4d      	ldr	r2, [pc, #308]	@ (80038a0 <HAL_I2C_Mem_Write+0x1f0>)
 800376c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800376e:	88f8      	ldrh	r0, [r7, #6]
 8003770:	893a      	ldrh	r2, [r7, #8]
 8003772:	8979      	ldrh	r1, [r7, #10]
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	4603      	mov	r3, r0
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f001 feba 	bl	80054f8 <I2C_RequestMemoryWrite>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d052      	beq.n	8003830 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e081      	b.n	8003892 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f002 f9f0 	bl	8005b78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00d      	beq.n	80037ba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	d107      	bne.n	80037b6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e06b      	b.n	8003892 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037be:	781a      	ldrb	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ca:	1c5a      	adds	r2, r3, #1
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b04      	cmp	r3, #4
 80037f6:	d11b      	bne.n	8003830 <HAL_I2C_Mem_Write+0x180>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d017      	beq.n	8003830 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003804:	781a      	ldrb	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381a:	3b01      	subs	r3, #1
 800381c:	b29a      	uxth	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003826:	b29b      	uxth	r3, r3
 8003828:	3b01      	subs	r3, #1
 800382a:	b29a      	uxth	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1aa      	bne.n	800378e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800383c:	68f8      	ldr	r0, [r7, #12]
 800383e:	f002 f9e3 	bl	8005c08 <I2C_WaitOnBTFFlagUntilTimeout>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00d      	beq.n	8003864 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	2b04      	cmp	r3, #4
 800384e:	d107      	bne.n	8003860 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800385e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e016      	b.n	8003892 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003872:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800388c:	2300      	movs	r3, #0
 800388e:	e000      	b.n	8003892 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003890:	2302      	movs	r3, #2
  }
}
 8003892:	4618      	mov	r0, r3
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	00100002 	.word	0x00100002
 80038a0:	ffff0000 	.word	0xffff0000

080038a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b08c      	sub	sp, #48	@ 0x30
 80038a8:	af02      	add	r7, sp, #8
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	4608      	mov	r0, r1
 80038ae:	4611      	mov	r1, r2
 80038b0:	461a      	mov	r2, r3
 80038b2:	4603      	mov	r3, r0
 80038b4:	817b      	strh	r3, [r7, #10]
 80038b6:	460b      	mov	r3, r1
 80038b8:	813b      	strh	r3, [r7, #8]
 80038ba:	4613      	mov	r3, r2
 80038bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038be:	f7fe fae9 	bl	8001e94 <HAL_GetTick>
 80038c2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	f040 8214 	bne.w	8003cfa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	2319      	movs	r3, #25
 80038d8:	2201      	movs	r2, #1
 80038da:	497b      	ldr	r1, [pc, #492]	@ (8003ac8 <HAL_I2C_Mem_Read+0x224>)
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f002 f831 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80038e8:	2302      	movs	r3, #2
 80038ea:	e207      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d101      	bne.n	80038fa <HAL_I2C_Mem_Read+0x56>
 80038f6:	2302      	movs	r3, #2
 80038f8:	e200      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b01      	cmp	r3, #1
 800390e:	d007      	beq.n	8003920 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800392e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2222      	movs	r2, #34	@ 0x22
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2240      	movs	r2, #64	@ 0x40
 800393c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800394a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003950:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	4a5b      	ldr	r2, [pc, #364]	@ (8003acc <HAL_I2C_Mem_Read+0x228>)
 8003960:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003962:	88f8      	ldrh	r0, [r7, #6]
 8003964:	893a      	ldrh	r2, [r7, #8]
 8003966:	8979      	ldrh	r1, [r7, #10]
 8003968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396a:	9301      	str	r3, [sp, #4]
 800396c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	4603      	mov	r3, r0
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f001 fe56 	bl	8005624 <I2C_RequestMemoryRead>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e1bc      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003986:	2b00      	cmp	r3, #0
 8003988:	d113      	bne.n	80039b2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800398a:	2300      	movs	r3, #0
 800398c:	623b      	str	r3, [r7, #32]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	623b      	str	r3, [r7, #32]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	623b      	str	r3, [r7, #32]
 800399e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	e190      	b.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d11b      	bne.n	80039f2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ca:	2300      	movs	r3, #0
 80039cc:	61fb      	str	r3, [r7, #28]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	61fb      	str	r3, [r7, #28]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	61fb      	str	r3, [r7, #28]
 80039de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	e170      	b.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d11b      	bne.n	8003a32 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a08:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	61bb      	str	r3, [r7, #24]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	61bb      	str	r3, [r7, #24]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	61bb      	str	r3, [r7, #24]
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	e150      	b.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a32:	2300      	movs	r3, #0
 8003a34:	617b      	str	r3, [r7, #20]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	617b      	str	r3, [r7, #20]
 8003a46:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003a48:	e144      	b.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a4e:	2b03      	cmp	r3, #3
 8003a50:	f200 80f1 	bhi.w	8003c36 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d123      	bne.n	8003aa4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a5e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f002 f94b 	bl	8005cfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e145      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	691a      	ldr	r2, [r3, #16]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003aa2:	e117      	b.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d14e      	bne.n	8003b4a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	4906      	ldr	r1, [pc, #24]	@ (8003ad0 <HAL_I2C_Mem_Read+0x22c>)
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f001 ff44 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e11a      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
 8003ac6:	bf00      	nop
 8003ac8:	00100002 	.word	0x00100002
 8003acc:	ffff0000 	.word	0xffff0000
 8003ad0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	691a      	ldr	r2, [r3, #16]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b00:	3b01      	subs	r3, #1
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	691a      	ldr	r2, [r3, #16]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b28:	1c5a      	adds	r2, r3, #1
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	3b01      	subs	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b48:	e0c4      	b.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4c:	9300      	str	r3, [sp, #0]
 8003b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b50:	2200      	movs	r2, #0
 8003b52:	496c      	ldr	r1, [pc, #432]	@ (8003d04 <HAL_I2C_Mem_Read+0x460>)
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f001 fef5 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e0cb      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691a      	ldr	r2, [r3, #16]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7e:	b2d2      	uxtb	r2, r2
 8003b80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b86:	1c5a      	adds	r2, r3, #1
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bac:	2200      	movs	r2, #0
 8003bae:	4955      	ldr	r1, [pc, #340]	@ (8003d04 <HAL_I2C_Mem_Read+0x460>)
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f001 fec7 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e09d      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	691a      	ldr	r2, [r3, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	691a      	ldr	r2, [r3, #16]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0c:	b2d2      	uxtb	r2, r2
 8003c0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	1c5a      	adds	r2, r3, #1
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c34:	e04e      	b.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c38:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f002 f85e 	bl	8005cfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e058      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	691a      	ldr	r2, [r3, #16]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c54:	b2d2      	uxtb	r2, r2
 8003c56:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c66:	3b01      	subs	r3, #1
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	f003 0304 	and.w	r3, r3, #4
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d124      	bne.n	8003cd4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c8e:	2b03      	cmp	r3, #3
 8003c90:	d107      	bne.n	8003ca2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ca0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	691a      	ldr	r2, [r3, #16]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cac:	b2d2      	uxtb	r2, r2
 8003cae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb4:	1c5a      	adds	r2, r3, #1
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f47f aeb6 	bne.w	8003a4a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	e000      	b.n	8003cfc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003cfa:	2302      	movs	r3, #2
  }
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3728      	adds	r7, #40	@ 0x28
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	00010004 	.word	0x00010004

08003d08 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b088      	sub	sp, #32
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d20:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d28:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d30:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
 8003d34:	2b10      	cmp	r3, #16
 8003d36:	d003      	beq.n	8003d40 <HAL_I2C_EV_IRQHandler+0x38>
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
 8003d3a:	2b40      	cmp	r3, #64	@ 0x40
 8003d3c:	f040 80c1 	bne.w	8003ec2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10d      	bne.n	8003d76 <HAL_I2C_EV_IRQHandler+0x6e>
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003d60:	d003      	beq.n	8003d6a <HAL_I2C_EV_IRQHandler+0x62>
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003d68:	d101      	bne.n	8003d6e <HAL_I2C_EV_IRQHandler+0x66>
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e000      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x68>
 8003d6e:	2300      	movs	r3, #0
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	f000 8132 	beq.w	8003fda <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	f003 0301 	and.w	r3, r3, #1
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00c      	beq.n	8003d9a <HAL_I2C_EV_IRQHandler+0x92>
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	0a5b      	lsrs	r3, r3, #9
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d006      	beq.n	8003d9a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f002 f841 	bl	8005e14 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fd91 	bl	80048ba <I2C_Master_SB>
 8003d98:	e092      	b.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	08db      	lsrs	r3, r3, #3
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d009      	beq.n	8003dba <HAL_I2C_EV_IRQHandler+0xb2>
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	0a5b      	lsrs	r3, r3, #9
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 fe07 	bl	80049c6 <I2C_Master_ADD10>
 8003db8:	e082      	b.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	085b      	lsrs	r3, r3, #1
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d009      	beq.n	8003dda <HAL_I2C_EV_IRQHandler+0xd2>
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	0a5b      	lsrs	r3, r3, #9
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d003      	beq.n	8003dda <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 fe21 	bl	8004a1a <I2C_Master_ADDR>
 8003dd8:	e072      	b.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	089b      	lsrs	r3, r3, #2
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d03b      	beq.n	8003e5e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003df0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003df4:	f000 80f3 	beq.w	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	09db      	lsrs	r3, r3, #7
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00f      	beq.n	8003e24 <HAL_I2C_EV_IRQHandler+0x11c>
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	0a9b      	lsrs	r3, r3, #10
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d009      	beq.n	8003e24 <HAL_I2C_EV_IRQHandler+0x11c>
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	089b      	lsrs	r3, r3, #2
 8003e14:	f003 0301 	and.w	r3, r3, #1
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d103      	bne.n	8003e24 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f9e9 	bl	80041f4 <I2C_MasterTransmit_TXE>
 8003e22:	e04d      	b.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	089b      	lsrs	r3, r3, #2
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 80d6 	beq.w	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	0a5b      	lsrs	r3, r3, #9
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 80cf 	beq.w	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003e40:	7bbb      	ldrb	r3, [r7, #14]
 8003e42:	2b21      	cmp	r3, #33	@ 0x21
 8003e44:	d103      	bne.n	8003e4e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fa70 	bl	800432c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e4c:	e0c7      	b.n	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003e4e:	7bfb      	ldrb	r3, [r7, #15]
 8003e50:	2b40      	cmp	r3, #64	@ 0x40
 8003e52:	f040 80c4 	bne.w	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fade 	bl	8004418 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e5c:	e0bf      	b.n	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e6c:	f000 80b7 	beq.w	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	099b      	lsrs	r3, r3, #6
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00f      	beq.n	8003e9c <HAL_I2C_EV_IRQHandler+0x194>
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	0a9b      	lsrs	r3, r3, #10
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d009      	beq.n	8003e9c <HAL_I2C_EV_IRQHandler+0x194>
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	089b      	lsrs	r3, r3, #2
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d103      	bne.n	8003e9c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 fb57 	bl	8004548 <I2C_MasterReceive_RXNE>
 8003e9a:	e011      	b.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	089b      	lsrs	r3, r3, #2
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 809a 	beq.w	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	0a5b      	lsrs	r3, r3, #9
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 8093 	beq.w	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 fc0d 	bl	80046d8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ebe:	e08e      	b.n	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
 8003ec0:	e08d      	b.n	8003fde <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d004      	beq.n	8003ed4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	61fb      	str	r3, [r7, #28]
 8003ed2:	e007      	b.n	8003ee4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d012      	beq.n	8003f16 <HAL_I2C_EV_IRQHandler+0x20e>
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	0a5b      	lsrs	r3, r3, #9
 8003ef4:	f003 0301 	and.w	r3, r3, #1
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00c      	beq.n	8003f16 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d003      	beq.n	8003f0c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003f0c:	69b9      	ldr	r1, [r7, #24]
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 ffd2 	bl	8004eb8 <I2C_Slave_ADDR>
 8003f14:	e066      	b.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	091b      	lsrs	r3, r3, #4
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d009      	beq.n	8003f36 <HAL_I2C_EV_IRQHandler+0x22e>
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	0a5b      	lsrs	r3, r3, #9
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f001 f80c 	bl	8004f4c <I2C_Slave_STOPF>
 8003f34:	e056      	b.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f36:	7bbb      	ldrb	r3, [r7, #14]
 8003f38:	2b21      	cmp	r3, #33	@ 0x21
 8003f3a:	d002      	beq.n	8003f42 <HAL_I2C_EV_IRQHandler+0x23a>
 8003f3c:	7bbb      	ldrb	r3, [r7, #14]
 8003f3e:	2b29      	cmp	r3, #41	@ 0x29
 8003f40:	d125      	bne.n	8003f8e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	09db      	lsrs	r3, r3, #7
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00f      	beq.n	8003f6e <HAL_I2C_EV_IRQHandler+0x266>
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	0a9b      	lsrs	r3, r3, #10
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d009      	beq.n	8003f6e <HAL_I2C_EV_IRQHandler+0x266>
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	089b      	lsrs	r3, r3, #2
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d103      	bne.n	8003f6e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fee8 	bl	8004d3c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f6c:	e039      	b.n	8003fe2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	089b      	lsrs	r3, r3, #2
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d033      	beq.n	8003fe2 <HAL_I2C_EV_IRQHandler+0x2da>
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	0a5b      	lsrs	r3, r3, #9
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d02d      	beq.n	8003fe2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 ff15 	bl	8004db6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f8c:	e029      	b.n	8003fe2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	099b      	lsrs	r3, r3, #6
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00f      	beq.n	8003fba <HAL_I2C_EV_IRQHandler+0x2b2>
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	0a9b      	lsrs	r3, r3, #10
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d009      	beq.n	8003fba <HAL_I2C_EV_IRQHandler+0x2b2>
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	089b      	lsrs	r3, r3, #2
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d103      	bne.n	8003fba <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 ff20 	bl	8004df8 <I2C_SlaveReceive_RXNE>
 8003fb8:	e014      	b.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	089b      	lsrs	r3, r3, #2
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00e      	beq.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	0a5b      	lsrs	r3, r3, #9
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d008      	beq.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 ff4e 	bl	8004e74 <I2C_SlaveReceive_BTF>
 8003fd8:	e004      	b.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003fda:	bf00      	nop
 8003fdc:	e002      	b.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fde:	bf00      	nop
 8003fe0:	e000      	b.n	8003fe4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fe2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003fe4:	3720      	adds	r7, #32
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b08a      	sub	sp, #40	@ 0x28
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	695b      	ldr	r3, [r3, #20]
 8003ff8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004002:	2300      	movs	r3, #0
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800400c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800400e:	6a3b      	ldr	r3, [r7, #32]
 8004010:	0a1b      	lsrs	r3, r3, #8
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00e      	beq.n	8004038 <HAL_I2C_ER_IRQHandler+0x4e>
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	0a1b      	lsrs	r3, r3, #8
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d008      	beq.n	8004038 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004028:	f043 0301 	orr.w	r3, r3, #1
 800402c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004036:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004038:	6a3b      	ldr	r3, [r7, #32]
 800403a:	0a5b      	lsrs	r3, r3, #9
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00e      	beq.n	8004062 <HAL_I2C_ER_IRQHandler+0x78>
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	0a1b      	lsrs	r3, r3, #8
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b00      	cmp	r3, #0
 800404e:	d008      	beq.n	8004062 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004052:	f043 0302 	orr.w	r3, r3, #2
 8004056:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004060:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004062:	6a3b      	ldr	r3, [r7, #32]
 8004064:	0a9b      	lsrs	r3, r3, #10
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d03f      	beq.n	80040ee <HAL_I2C_ER_IRQHandler+0x104>
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	0a1b      	lsrs	r3, r3, #8
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d039      	beq.n	80040ee <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800407a:	7efb      	ldrb	r3, [r7, #27]
 800407c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004082:	b29b      	uxth	r3, r3
 8004084:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800408c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004092:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004094:	7ebb      	ldrb	r3, [r7, #26]
 8004096:	2b20      	cmp	r3, #32
 8004098:	d112      	bne.n	80040c0 <HAL_I2C_ER_IRQHandler+0xd6>
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d10f      	bne.n	80040c0 <HAL_I2C_ER_IRQHandler+0xd6>
 80040a0:	7cfb      	ldrb	r3, [r7, #19]
 80040a2:	2b21      	cmp	r3, #33	@ 0x21
 80040a4:	d008      	beq.n	80040b8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80040a6:	7cfb      	ldrb	r3, [r7, #19]
 80040a8:	2b29      	cmp	r3, #41	@ 0x29
 80040aa:	d005      	beq.n	80040b8 <HAL_I2C_ER_IRQHandler+0xce>
 80040ac:	7cfb      	ldrb	r3, [r7, #19]
 80040ae:	2b28      	cmp	r3, #40	@ 0x28
 80040b0:	d106      	bne.n	80040c0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b21      	cmp	r3, #33	@ 0x21
 80040b6:	d103      	bne.n	80040c0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f001 f877 	bl	80051ac <I2C_Slave_AF>
 80040be:	e016      	b.n	80040ee <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040c8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	f043 0304 	orr.w	r3, r3, #4
 80040d0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80040d2:	7efb      	ldrb	r3, [r7, #27]
 80040d4:	2b10      	cmp	r3, #16
 80040d6:	d002      	beq.n	80040de <HAL_I2C_ER_IRQHandler+0xf4>
 80040d8:	7efb      	ldrb	r3, [r7, #27]
 80040da:	2b40      	cmp	r3, #64	@ 0x40
 80040dc:	d107      	bne.n	80040ee <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ec:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80040ee:	6a3b      	ldr	r3, [r7, #32]
 80040f0:	0adb      	lsrs	r3, r3, #11
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00e      	beq.n	8004118 <HAL_I2C_ER_IRQHandler+0x12e>
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	0a1b      	lsrs	r3, r3, #8
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d008      	beq.n	8004118 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	f043 0308 	orr.w	r3, r3, #8
 800410c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004116:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411a:	2b00      	cmp	r3, #0
 800411c:	d008      	beq.n	8004130 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004124:	431a      	orrs	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f001 f8b2 	bl	8005294 <I2C_ITError>
  }
}
 8004130:	bf00      	nop
 8004132:	3728      	adds	r7, #40	@ 0x28
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	70fb      	strb	r3, [r7, #3]
 8004194:	4613      	mov	r3, r2
 8004196:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004202:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800420a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004210:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004216:	2b00      	cmp	r3, #0
 8004218:	d150      	bne.n	80042bc <I2C_MasterTransmit_TXE+0xc8>
 800421a:	7bfb      	ldrb	r3, [r7, #15]
 800421c:	2b21      	cmp	r3, #33	@ 0x21
 800421e:	d14d      	bne.n	80042bc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b08      	cmp	r3, #8
 8004224:	d01d      	beq.n	8004262 <I2C_MasterTransmit_TXE+0x6e>
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	2b20      	cmp	r3, #32
 800422a:	d01a      	beq.n	8004262 <I2C_MasterTransmit_TXE+0x6e>
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004232:	d016      	beq.n	8004262 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004242:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2211      	movs	r2, #17
 8004248:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff ff6c 	bl	8004138 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004260:	e060      	b.n	8004324 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004270:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004280:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b40      	cmp	r3, #64	@ 0x40
 800429a:	d107      	bne.n	80042ac <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff ff87 	bl	80041b8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80042aa:	e03b      	b.n	8004324 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7ff ff3f 	bl	8004138 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80042ba:	e033      	b.n	8004324 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	2b21      	cmp	r3, #33	@ 0x21
 80042c0:	d005      	beq.n	80042ce <I2C_MasterTransmit_TXE+0xda>
 80042c2:	7bbb      	ldrb	r3, [r7, #14]
 80042c4:	2b40      	cmp	r3, #64	@ 0x40
 80042c6:	d12d      	bne.n	8004324 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80042c8:	7bfb      	ldrb	r3, [r7, #15]
 80042ca:	2b22      	cmp	r3, #34	@ 0x22
 80042cc:	d12a      	bne.n	8004324 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d108      	bne.n	80042ea <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042e6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80042e8:	e01c      	b.n	8004324 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b40      	cmp	r3, #64	@ 0x40
 80042f4:	d103      	bne.n	80042fe <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f88e 	bl	8004418 <I2C_MemoryTransmit_TXE_BTF>
}
 80042fc:	e012      	b.n	8004324 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004302:	781a      	ldrb	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430e:	1c5a      	adds	r2, r3, #1
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004318:	b29b      	uxth	r3, r3
 800431a:	3b01      	subs	r3, #1
 800431c:	b29a      	uxth	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004322:	e7ff      	b.n	8004324 <I2C_MasterTransmit_TXE+0x130>
 8004324:	bf00      	nop
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004338:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b21      	cmp	r3, #33	@ 0x21
 8004344:	d164      	bne.n	8004410 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434a:	b29b      	uxth	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d012      	beq.n	8004376 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004354:	781a      	ldrb	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436a:	b29b      	uxth	r3, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004374:	e04c      	b.n	8004410 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b08      	cmp	r3, #8
 800437a:	d01d      	beq.n	80043b8 <I2C_MasterTransmit_BTF+0x8c>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2b20      	cmp	r3, #32
 8004380:	d01a      	beq.n	80043b8 <I2C_MasterTransmit_BTF+0x8c>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004388:	d016      	beq.n	80043b8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004398:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2211      	movs	r2, #17
 800439e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f7ff fec1 	bl	8004138 <HAL_I2C_MasterTxCpltCallback>
}
 80043b6:	e02b      	b.n	8004410 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043c6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043d6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2220      	movs	r2, #32
 80043e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b40      	cmp	r3, #64	@ 0x40
 80043f0:	d107      	bne.n	8004402 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff fedc 	bl	80041b8 <HAL_I2C_MemTxCpltCallback>
}
 8004400:	e006      	b.n	8004410 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7ff fe94 	bl	8004138 <HAL_I2C_MasterTxCpltCallback>
}
 8004410:	bf00      	nop
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004426:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800442c:	2b00      	cmp	r3, #0
 800442e:	d11d      	bne.n	800446c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004434:	2b01      	cmp	r3, #1
 8004436:	d10b      	bne.n	8004450 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800443c:	b2da      	uxtb	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004448:	1c9a      	adds	r2, r3, #2
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800444e:	e077      	b.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004454:	b29b      	uxth	r3, r3
 8004456:	121b      	asrs	r3, r3, #8
 8004458:	b2da      	uxtb	r2, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800446a:	e069      	b.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004470:	2b01      	cmp	r3, #1
 8004472:	d10b      	bne.n	800448c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004478:	b2da      	uxtb	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800448a:	e059      	b.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004490:	2b02      	cmp	r3, #2
 8004492:	d152      	bne.n	800453a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004494:	7bfb      	ldrb	r3, [r7, #15]
 8004496:	2b22      	cmp	r3, #34	@ 0x22
 8004498:	d10d      	bne.n	80044b6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044a8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ae:	1c5a      	adds	r2, r3, #1
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80044b4:	e044      	b.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d015      	beq.n	80044ec <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	2b21      	cmp	r3, #33	@ 0x21
 80044c4:	d112      	bne.n	80044ec <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	781a      	ldrb	r2, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80044ea:	e029      	b.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d124      	bne.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80044f6:	7bfb      	ldrb	r3, [r7, #15]
 80044f8:	2b21      	cmp	r3, #33	@ 0x21
 80044fa:	d121      	bne.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800450a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800451a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2220      	movs	r2, #32
 8004526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7ff fe40 	bl	80041b8 <HAL_I2C_MemTxCpltCallback>
}
 8004538:	e002      	b.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f7ff f8a2 	bl	8003684 <I2C_Flush_DR>
}
 8004540:	bf00      	nop
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b22      	cmp	r3, #34	@ 0x22
 800455a:	f040 80b9 	bne.w	80046d0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004562:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004568:	b29b      	uxth	r3, r3
 800456a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2b03      	cmp	r3, #3
 8004570:	d921      	bls.n	80045b6 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	691a      	ldr	r2, [r3, #16]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	b2d2      	uxtb	r2, r2
 800457e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004584:	1c5a      	adds	r2, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458e:	b29b      	uxth	r3, r3
 8004590:	3b01      	subs	r3, #1
 8004592:	b29a      	uxth	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b03      	cmp	r3, #3
 80045a0:	f040 8096 	bne.w	80046d0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045b2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80045b4:	e08c      	b.n	80046d0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d07f      	beq.n	80046be <I2C_MasterReceive_RXNE+0x176>
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d002      	beq.n	80045ca <I2C_MasterReceive_RXNE+0x82>
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d179      	bne.n	80046be <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f001 fb64 	bl	8005c98 <I2C_WaitOnSTOPRequestThroughIT>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d14c      	bne.n	8004670 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045e4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045f4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	691a      	ldr	r2, [r3, #16]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004612:	b29b      	uxth	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b29a      	uxth	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2220      	movs	r2, #32
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b40      	cmp	r3, #64	@ 0x40
 800462e:	d10a      	bne.n	8004646 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc fcbe 	bl	8000fc0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004644:	e044      	b.n	80046d0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2b08      	cmp	r3, #8
 8004652:	d002      	beq.n	800465a <I2C_MasterReceive_RXNE+0x112>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b20      	cmp	r3, #32
 8004658:	d103      	bne.n	8004662 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004660:	e002      	b.n	8004668 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2212      	movs	r2, #18
 8004666:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7ff fd6f 	bl	800414c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800466e:	e02f      	b.n	80046d0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800467e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691a      	ldr	r2, [r3, #16]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468a:	b2d2      	uxtb	r2, r2
 800468c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800469c:	b29b      	uxth	r3, r3
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2220      	movs	r2, #32
 80046aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f7ff fd88 	bl	80041cc <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80046bc:	e008      	b.n	80046d0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046cc:	605a      	str	r2, [r3, #4]
}
 80046ce:	e7ff      	b.n	80046d0 <I2C_MasterReceive_RXNE+0x188>
 80046d0:	bf00      	nop
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	d11b      	bne.n	8004728 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046fe:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	691a      	ldr	r2, [r3, #16]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470a:	b2d2      	uxtb	r2, r2
 800470c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004712:	1c5a      	adds	r2, r3, #1
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004726:	e0c4      	b.n	80048b2 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800472c:	b29b      	uxth	r3, r3
 800472e:	2b03      	cmp	r3, #3
 8004730:	d129      	bne.n	8004786 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004740:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2b04      	cmp	r3, #4
 8004746:	d00a      	beq.n	800475e <I2C_MasterReceive_BTF+0x86>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b02      	cmp	r3, #2
 800474c:	d007      	beq.n	800475e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800475c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	691a      	ldr	r2, [r3, #16]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004768:	b2d2      	uxtb	r2, r2
 800476a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477a:	b29b      	uxth	r3, r3
 800477c:	3b01      	subs	r3, #1
 800477e:	b29a      	uxth	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004784:	e095      	b.n	80048b2 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478a:	b29b      	uxth	r3, r3
 800478c:	2b02      	cmp	r3, #2
 800478e:	d17d      	bne.n	800488c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d002      	beq.n	800479c <I2C_MasterReceive_BTF+0xc4>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2b10      	cmp	r3, #16
 800479a:	d108      	bne.n	80047ae <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	e016      	b.n	80047dc <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d002      	beq.n	80047ba <I2C_MasterReceive_BTF+0xe2>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d108      	bne.n	80047cc <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047c8:	601a      	str	r2, [r3, #0]
 80047ca:	e007      	b.n	80047dc <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047da:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	691a      	ldr	r2, [r3, #16]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	b2d2      	uxtb	r2, r2
 80047e8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	691a      	ldr	r2, [r3, #16]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480c:	b2d2      	uxtb	r2, r2
 800480e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004814:	1c5a      	adds	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481e:	b29b      	uxth	r3, r3
 8004820:	3b01      	subs	r3, #1
 8004822:	b29a      	uxth	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004836:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2220      	movs	r2, #32
 800483c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b40      	cmp	r3, #64	@ 0x40
 800484a:	d10a      	bne.n	8004862 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7fc fbb0 	bl	8000fc0 <HAL_I2C_MemRxCpltCallback>
}
 8004860:	e027      	b.n	80048b2 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2b08      	cmp	r3, #8
 800486e:	d002      	beq.n	8004876 <I2C_MasterReceive_BTF+0x19e>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2b20      	cmp	r3, #32
 8004874:	d103      	bne.n	800487e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	631a      	str	r2, [r3, #48]	@ 0x30
 800487c:	e002      	b.n	8004884 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2212      	movs	r2, #18
 8004882:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7ff fc61 	bl	800414c <HAL_I2C_MasterRxCpltCallback>
}
 800488a:	e012      	b.n	80048b2 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	3b01      	subs	r3, #1
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80048b2:	bf00      	nop
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b40      	cmp	r3, #64	@ 0x40
 80048cc:	d117      	bne.n	80048fe <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d109      	bne.n	80048ea <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	461a      	mov	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048e6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80048e8:	e067      	b.n	80049ba <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	f043 0301 	orr.w	r3, r3, #1
 80048f4:	b2da      	uxtb	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	611a      	str	r2, [r3, #16]
}
 80048fc:	e05d      	b.n	80049ba <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004906:	d133      	bne.n	8004970 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b21      	cmp	r3, #33	@ 0x21
 8004912:	d109      	bne.n	8004928 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004918:	b2db      	uxtb	r3, r3
 800491a:	461a      	mov	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004924:	611a      	str	r2, [r3, #16]
 8004926:	e008      	b.n	800493a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492c:	b2db      	uxtb	r3, r3
 800492e:	f043 0301 	orr.w	r3, r3, #1
 8004932:	b2da      	uxtb	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800493e:	2b00      	cmp	r3, #0
 8004940:	d004      	beq.n	800494c <I2C_Master_SB+0x92>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d108      	bne.n	800495e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004950:	2b00      	cmp	r3, #0
 8004952:	d032      	beq.n	80049ba <I2C_Master_SB+0x100>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495a:	2b00      	cmp	r3, #0
 800495c:	d02d      	beq.n	80049ba <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800496c:	605a      	str	r2, [r3, #4]
}
 800496e:	e024      	b.n	80049ba <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10e      	bne.n	8004996 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497c:	b29b      	uxth	r3, r3
 800497e:	11db      	asrs	r3, r3, #7
 8004980:	b2db      	uxtb	r3, r3
 8004982:	f003 0306 	and.w	r3, r3, #6
 8004986:	b2db      	uxtb	r3, r3
 8004988:	f063 030f 	orn	r3, r3, #15
 800498c:	b2da      	uxtb	r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	611a      	str	r2, [r3, #16]
}
 8004994:	e011      	b.n	80049ba <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800499a:	2b01      	cmp	r3, #1
 800499c:	d10d      	bne.n	80049ba <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	11db      	asrs	r3, r3, #7
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	f003 0306 	and.w	r3, r3, #6
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	f063 030e 	orn	r3, r3, #14
 80049b2:	b2da      	uxtb	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	611a      	str	r2, [r3, #16]
}
 80049ba:	bf00      	nop
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d004      	beq.n	80049ec <I2C_Master_ADD10+0x26>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d108      	bne.n	80049fe <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00c      	beq.n	8004a0e <I2C_Master_ADD10+0x48>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a0c:	605a      	str	r2, [r3, #4]
  }
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b091      	sub	sp, #68	@ 0x44
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a30:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a36:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b22      	cmp	r3, #34	@ 0x22
 8004a42:	f040 8169 	bne.w	8004d18 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d10f      	bne.n	8004a6e <I2C_Master_ADDR+0x54>
 8004a4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004a52:	2b40      	cmp	r3, #64	@ 0x40
 8004a54:	d10b      	bne.n	8004a6e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a56:	2300      	movs	r3, #0
 8004a58:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a6c:	e160      	b.n	8004d30 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d11d      	bne.n	8004ab2 <I2C_Master_ADDR+0x98>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004a7e:	d118      	bne.n	8004ab2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a80:	2300      	movs	r3, #0
 8004a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004aa4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aaa:	1c5a      	adds	r2, r3, #1
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ab0:	e13e      	b.n	8004d30 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d113      	bne.n	8004ae4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004abc:	2300      	movs	r3, #0
 8004abe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ae0:	601a      	str	r2, [r3, #0]
 8004ae2:	e115      	b.n	8004d10 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	f040 808a 	bne.w	8004c04 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004af6:	d137      	bne.n	8004b68 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b06:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b16:	d113      	bne.n	8004b40 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b26:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b28:	2300      	movs	r3, #0
 8004b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	e0e7      	b.n	8004d10 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b40:	2300      	movs	r3, #0
 8004b42:	623b      	str	r3, [r7, #32]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	623b      	str	r3, [r7, #32]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	623b      	str	r3, [r7, #32]
 8004b54:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	e0d3      	b.n	8004d10 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6a:	2b08      	cmp	r3, #8
 8004b6c:	d02e      	beq.n	8004bcc <I2C_Master_ADDR+0x1b2>
 8004b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b70:	2b20      	cmp	r3, #32
 8004b72:	d02b      	beq.n	8004bcc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b76:	2b12      	cmp	r3, #18
 8004b78:	d102      	bne.n	8004b80 <I2C_Master_ADDR+0x166>
 8004b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d125      	bne.n	8004bcc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d00e      	beq.n	8004ba4 <I2C_Master_ADDR+0x18a>
 8004b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d00b      	beq.n	8004ba4 <I2C_Master_ADDR+0x18a>
 8004b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b8e:	2b10      	cmp	r3, #16
 8004b90:	d008      	beq.n	8004ba4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	e007      	b.n	8004bb4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004bb2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	61fb      	str	r3, [r7, #28]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	61fb      	str	r3, [r7, #28]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	61fb      	str	r3, [r7, #28]
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	e0a1      	b.n	8004d10 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bda:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bdc:	2300      	movs	r3, #0
 8004bde:	61bb      	str	r3, [r7, #24]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	61bb      	str	r3, [r7, #24]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	61bb      	str	r3, [r7, #24]
 8004bf0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e085      	b.n	8004d10 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d14d      	bne.n	8004caa <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c10:	2b04      	cmp	r3, #4
 8004c12:	d016      	beq.n	8004c42 <I2C_Master_ADDR+0x228>
 8004c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d013      	beq.n	8004c42 <I2C_Master_ADDR+0x228>
 8004c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c1c:	2b10      	cmp	r3, #16
 8004c1e:	d010      	beq.n	8004c42 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c2e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	e007      	b.n	8004c52 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c50:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c60:	d117      	bne.n	8004c92 <I2C_Master_ADDR+0x278>
 8004c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c68:	d00b      	beq.n	8004c82 <I2C_Master_ADDR+0x268>
 8004c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d008      	beq.n	8004c82 <I2C_Master_ADDR+0x268>
 8004c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c72:	2b08      	cmp	r3, #8
 8004c74:	d005      	beq.n	8004c82 <I2C_Master_ADDR+0x268>
 8004c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c78:	2b10      	cmp	r3, #16
 8004c7a:	d002      	beq.n	8004c82 <I2C_Master_ADDR+0x268>
 8004c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c7e:	2b20      	cmp	r3, #32
 8004c80:	d107      	bne.n	8004c92 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c90:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c92:	2300      	movs	r3, #0
 8004c94:	617b      	str	r3, [r7, #20]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	617b      	str	r3, [r7, #20]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	617b      	str	r3, [r7, #20]
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	e032      	b.n	8004d10 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004cb8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cc8:	d117      	bne.n	8004cfa <I2C_Master_ADDR+0x2e0>
 8004cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ccc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004cd0:	d00b      	beq.n	8004cea <I2C_Master_ADDR+0x2d0>
 8004cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d008      	beq.n	8004cea <I2C_Master_ADDR+0x2d0>
 8004cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cda:	2b08      	cmp	r3, #8
 8004cdc:	d005      	beq.n	8004cea <I2C_Master_ADDR+0x2d0>
 8004cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce0:	2b10      	cmp	r3, #16
 8004ce2:	d002      	beq.n	8004cea <I2C_Master_ADDR+0x2d0>
 8004ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce6:	2b20      	cmp	r3, #32
 8004ce8:	d107      	bne.n	8004cfa <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004cf8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	613b      	str	r3, [r7, #16]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	613b      	str	r3, [r7, #16]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	613b      	str	r3, [r7, #16]
 8004d0e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004d16:	e00b      	b.n	8004d30 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d18:	2300      	movs	r3, #0
 8004d1a:	60fb      	str	r3, [r7, #12]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	60fb      	str	r3, [r7, #12]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	60fb      	str	r3, [r7, #12]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
}
 8004d2e:	e7ff      	b.n	8004d30 <I2C_Master_ADDR+0x316>
 8004d30:	bf00      	nop
 8004d32:	3744      	adds	r7, #68	@ 0x44
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d4a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d02b      	beq.n	8004dae <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5a:	781a      	ldrb	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d66:	1c5a      	adds	r2, r3, #1
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	3b01      	subs	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d114      	bne.n	8004dae <I2C_SlaveTransmit_TXE+0x72>
 8004d84:	7bfb      	ldrb	r3, [r7, #15]
 8004d86:	2b29      	cmp	r3, #41	@ 0x29
 8004d88:	d111      	bne.n	8004dae <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d98:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2221      	movs	r2, #33	@ 0x21
 8004d9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2228      	movs	r2, #40	@ 0x28
 8004da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7ff f9d9 	bl	8004160 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004dae:	bf00      	nop
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d011      	beq.n	8004dec <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dcc:	781a      	ldrb	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	3b01      	subs	r3, #1
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e06:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d02c      	beq.n	8004e6c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	691a      	ldr	r2, [r3, #16]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1c:	b2d2      	uxtb	r2, r2
 8004e1e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e24:	1c5a      	adds	r2, r3, #1
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d114      	bne.n	8004e6c <I2C_SlaveReceive_RXNE+0x74>
 8004e42:	7bfb      	ldrb	r3, [r7, #15]
 8004e44:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e46:	d111      	bne.n	8004e6c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e56:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2222      	movs	r2, #34	@ 0x22
 8004e5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2228      	movs	r2, #40	@ 0x28
 8004e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7ff f984 	bl	8004174 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004e6c:	bf00      	nop
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d012      	beq.n	8004eac <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	691a      	ldr	r2, [r3, #16]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e90:	b2d2      	uxtb	r2, r2
 8004e92:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e98:	1c5a      	adds	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ed2:	2b28      	cmp	r3, #40	@ 0x28
 8004ed4:	d127      	bne.n	8004f26 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	089b      	lsrs	r3, r3, #2
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	09db      	lsrs	r3, r3, #7
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d103      	bne.n	8004f0a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	81bb      	strh	r3, [r7, #12]
 8004f08:	e002      	b.n	8004f10 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004f18:	89ba      	ldrh	r2, [r7, #12]
 8004f1a:	7bfb      	ldrb	r3, [r7, #15]
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7ff f932 	bl	8004188 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004f24:	e00e      	b.n	8004f44 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2300      	movs	r3, #0
 8004f28:	60bb      	str	r3, [r7, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	60bb      	str	r3, [r7, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	60bb      	str	r3, [r7, #8]
 8004f3a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004f44:	bf00      	nop
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f5a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f6a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	60bb      	str	r3, [r7, #8]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	60bb      	str	r3, [r7, #8]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f042 0201 	orr.w	r2, r2, #1
 8004f86:	601a      	str	r2, [r3, #0]
 8004f88:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f98:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fa8:	d172      	bne.n	8005090 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004faa:	7bfb      	ldrb	r3, [r7, #15]
 8004fac:	2b22      	cmp	r3, #34	@ 0x22
 8004fae:	d002      	beq.n	8004fb6 <I2C_Slave_STOPF+0x6a>
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
 8004fb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fb4:	d135      	bne.n	8005022 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d005      	beq.n	8004fda <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	f043 0204 	orr.w	r2, r3, #4
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fe8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7fd ff5e 	bl	8002eb0 <HAL_DMA_GetState>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d049      	beq.n	800508e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffe:	4a69      	ldr	r2, [pc, #420]	@ (80051a4 <I2C_Slave_STOPF+0x258>)
 8005000:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005006:	4618      	mov	r0, r3
 8005008:	f7fd fda6 	bl	8002b58 <HAL_DMA_Abort_IT>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d03d      	beq.n	800508e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800501c:	4610      	mov	r0, r2
 800501e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005020:	e035      	b.n	800508e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	b29a      	uxth	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005034:	b29b      	uxth	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d005      	beq.n	8005046 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	f043 0204 	orr.w	r2, r3, #4
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685a      	ldr	r2, [r3, #4]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005054:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800505a:	4618      	mov	r0, r3
 800505c:	f7fd ff28 	bl	8002eb0 <HAL_DMA_GetState>
 8005060:	4603      	mov	r3, r0
 8005062:	2b01      	cmp	r3, #1
 8005064:	d014      	beq.n	8005090 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800506a:	4a4e      	ldr	r2, [pc, #312]	@ (80051a4 <I2C_Slave_STOPF+0x258>)
 800506c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005072:	4618      	mov	r0, r3
 8005074:	f7fd fd70 	bl	8002b58 <HAL_DMA_Abort_IT>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d008      	beq.n	8005090 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005088:	4610      	mov	r0, r2
 800508a:	4798      	blx	r3
 800508c:	e000      	b.n	8005090 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800508e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005094:	b29b      	uxth	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d03e      	beq.n	8005118 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	f003 0304 	and.w	r3, r3, #4
 80050a4:	2b04      	cmp	r3, #4
 80050a6:	d112      	bne.n	80050ce <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691a      	ldr	r2, [r3, #16]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	b2d2      	uxtb	r2, r2
 80050b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ba:	1c5a      	adds	r2, r3, #1
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	695b      	ldr	r3, [r3, #20]
 80050d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d8:	2b40      	cmp	r3, #64	@ 0x40
 80050da:	d112      	bne.n	8005102 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	691a      	ldr	r2, [r3, #16]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005106:	b29b      	uxth	r3, r3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d005      	beq.n	8005118 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005110:	f043 0204 	orr.w	r2, r3, #4
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 f8b7 	bl	8005294 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005126:	e039      	b.n	800519c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005128:	7bfb      	ldrb	r3, [r7, #15]
 800512a:	2b2a      	cmp	r3, #42	@ 0x2a
 800512c:	d109      	bne.n	8005142 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2228      	movs	r2, #40	@ 0x28
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7ff f819 	bl	8004174 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b28      	cmp	r3, #40	@ 0x28
 800514c:	d111      	bne.n	8005172 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a15      	ldr	r2, [pc, #84]	@ (80051a8 <I2C_Slave_STOPF+0x25c>)
 8005152:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2220      	movs	r2, #32
 800515e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7ff f81a 	bl	80041a4 <HAL_I2C_ListenCpltCallback>
}
 8005170:	e014      	b.n	800519c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005176:	2b22      	cmp	r3, #34	@ 0x22
 8005178:	d002      	beq.n	8005180 <I2C_Slave_STOPF+0x234>
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	2b22      	cmp	r3, #34	@ 0x22
 800517e:	d10d      	bne.n	800519c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2220      	movs	r2, #32
 800518a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f7fe ffec 	bl	8004174 <HAL_I2C_SlaveRxCpltCallback>
}
 800519c:	bf00      	nop
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	080057f5 	.word	0x080057f5
 80051a8:	ffff0000 	.word	0xffff0000

080051ac <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ba:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d002      	beq.n	80051ce <I2C_Slave_AF+0x22>
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b20      	cmp	r3, #32
 80051cc:	d129      	bne.n	8005222 <I2C_Slave_AF+0x76>
 80051ce:	7bfb      	ldrb	r3, [r7, #15]
 80051d0:	2b28      	cmp	r3, #40	@ 0x28
 80051d2:	d126      	bne.n	8005222 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005290 <I2C_Slave_AF+0xe4>)
 80051d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80051e8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80051f2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005202:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2220      	movs	r2, #32
 800520e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fe ffc2 	bl	80041a4 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005220:	e031      	b.n	8005286 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005222:	7bfb      	ldrb	r3, [r7, #15]
 8005224:	2b21      	cmp	r3, #33	@ 0x21
 8005226:	d129      	bne.n	800527c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a19      	ldr	r2, [pc, #100]	@ (8005290 <I2C_Slave_AF+0xe4>)
 800522c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2221      	movs	r2, #33	@ 0x21
 8005232:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005252:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800525c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800526c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fe fa08 	bl	8003684 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f7fe ff73 	bl	8004160 <HAL_I2C_SlaveTxCpltCallback>
}
 800527a:	e004      	b.n	8005286 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005284:	615a      	str	r2, [r3, #20]
}
 8005286:	bf00      	nop
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	ffff0000 	.word	0xffff0000

08005294 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052a2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052aa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80052ac:	7bbb      	ldrb	r3, [r7, #14]
 80052ae:	2b10      	cmp	r3, #16
 80052b0:	d002      	beq.n	80052b8 <I2C_ITError+0x24>
 80052b2:	7bbb      	ldrb	r3, [r7, #14]
 80052b4:	2b40      	cmp	r3, #64	@ 0x40
 80052b6:	d10a      	bne.n	80052ce <I2C_ITError+0x3a>
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
 80052ba:	2b22      	cmp	r3, #34	@ 0x22
 80052bc:	d107      	bne.n	80052ce <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052cc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052d4:	2b28      	cmp	r3, #40	@ 0x28
 80052d6:	d107      	bne.n	80052e8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2228      	movs	r2, #40	@ 0x28
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80052e6:	e015      	b.n	8005314 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052f6:	d00a      	beq.n	800530e <I2C_ITError+0x7a>
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
 80052fa:	2b60      	cmp	r3, #96	@ 0x60
 80052fc:	d007      	beq.n	800530e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2220      	movs	r2, #32
 8005302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800531e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005322:	d162      	bne.n	80053ea <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005332:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005338:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b01      	cmp	r3, #1
 8005340:	d020      	beq.n	8005384 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005346:	4a6a      	ldr	r2, [pc, #424]	@ (80054f0 <I2C_ITError+0x25c>)
 8005348:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800534e:	4618      	mov	r0, r3
 8005350:	f7fd fc02 	bl	8002b58 <HAL_DMA_Abort_IT>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 8089 	beq.w	800546e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 0201 	bic.w	r2, r2, #1
 800536a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2220      	movs	r2, #32
 8005370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800537e:	4610      	mov	r0, r2
 8005380:	4798      	blx	r3
 8005382:	e074      	b.n	800546e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005388:	4a59      	ldr	r2, [pc, #356]	@ (80054f0 <I2C_ITError+0x25c>)
 800538a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005390:	4618      	mov	r0, r3
 8005392:	f7fd fbe1 	bl	8002b58 <HAL_DMA_Abort_IT>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d068      	beq.n	800546e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a6:	2b40      	cmp	r3, #64	@ 0x40
 80053a8:	d10b      	bne.n	80053c2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	691a      	ldr	r2, [r3, #16]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b4:	b2d2      	uxtb	r2, r2
 80053b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053bc:	1c5a      	adds	r2, r3, #1
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 0201 	bic.w	r2, r2, #1
 80053d0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2220      	movs	r2, #32
 80053d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80053e4:	4610      	mov	r0, r2
 80053e6:	4798      	blx	r3
 80053e8:	e041      	b.n	800546e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b60      	cmp	r3, #96	@ 0x60
 80053f4:	d125      	bne.n	8005442 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2220      	movs	r2, #32
 80053fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540e:	2b40      	cmp	r3, #64	@ 0x40
 8005410:	d10b      	bne.n	800542a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	b2d2      	uxtb	r2, r2
 800541e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0201 	bic.w	r2, r2, #1
 8005438:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fe fed0 	bl	80041e0 <HAL_I2C_AbortCpltCallback>
 8005440:	e015      	b.n	800546e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544c:	2b40      	cmp	r3, #64	@ 0x40
 800544e:	d10b      	bne.n	8005468 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	691a      	ldr	r2, [r3, #16]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005462:	1c5a      	adds	r2, r3, #1
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f7fe feaf 	bl	80041cc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005472:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10e      	bne.n	800549c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005484:	2b00      	cmp	r3, #0
 8005486:	d109      	bne.n	800549c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800548e:	2b00      	cmp	r3, #0
 8005490:	d104      	bne.n	800549c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005498:	2b00      	cmp	r3, #0
 800549a:	d007      	beq.n	80054ac <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80054aa:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054b2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d113      	bne.n	80054e8 <I2C_ITError+0x254>
 80054c0:	7bfb      	ldrb	r3, [r7, #15]
 80054c2:	2b28      	cmp	r3, #40	@ 0x28
 80054c4:	d110      	bne.n	80054e8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a0a      	ldr	r2, [pc, #40]	@ (80054f4 <I2C_ITError+0x260>)
 80054ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2220      	movs	r2, #32
 80054d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7fe fe5e 	bl	80041a4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80054e8:	bf00      	nop
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	080057f5 	.word	0x080057f5
 80054f4:	ffff0000 	.word	0xffff0000

080054f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b088      	sub	sp, #32
 80054fc:	af02      	add	r7, sp, #8
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	4608      	mov	r0, r1
 8005502:	4611      	mov	r1, r2
 8005504:	461a      	mov	r2, r3
 8005506:	4603      	mov	r3, r0
 8005508:	817b      	strh	r3, [r7, #10]
 800550a:	460b      	mov	r3, r1
 800550c:	813b      	strh	r3, [r7, #8]
 800550e:	4613      	mov	r3, r2
 8005510:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005520:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	6a3b      	ldr	r3, [r7, #32]
 8005528:	2200      	movs	r2, #0
 800552a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800552e:	68f8      	ldr	r0, [r7, #12]
 8005530:	f000 fa08 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00d      	beq.n	8005556 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005544:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005548:	d103      	bne.n	8005552 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005550:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e05f      	b.n	8005616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005556:	897b      	ldrh	r3, [r7, #10]
 8005558:	b2db      	uxtb	r3, r3
 800555a:	461a      	mov	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005564:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	6a3a      	ldr	r2, [r7, #32]
 800556a:	492d      	ldr	r1, [pc, #180]	@ (8005620 <I2C_RequestMemoryWrite+0x128>)
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 fa63 	bl	8005a38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e04c      	b.n	8005616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	617b      	str	r3, [r7, #20]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	617b      	str	r3, [r7, #20]
 8005590:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005594:	6a39      	ldr	r1, [r7, #32]
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 faee 	bl	8005b78 <I2C_WaitOnTXEFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00d      	beq.n	80055be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a6:	2b04      	cmp	r3, #4
 80055a8:	d107      	bne.n	80055ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e02b      	b.n	8005616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055be:	88fb      	ldrh	r3, [r7, #6]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d105      	bne.n	80055d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055c4:	893b      	ldrh	r3, [r7, #8]
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	611a      	str	r2, [r3, #16]
 80055ce:	e021      	b.n	8005614 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80055d0:	893b      	ldrh	r3, [r7, #8]
 80055d2:	0a1b      	lsrs	r3, r3, #8
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	b2da      	uxtb	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055e0:	6a39      	ldr	r1, [r7, #32]
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 fac8 	bl	8005b78 <I2C_WaitOnTXEFlagUntilTimeout>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00d      	beq.n	800560a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	2b04      	cmp	r3, #4
 80055f4:	d107      	bne.n	8005606 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005604:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e005      	b.n	8005616 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800560a:	893b      	ldrh	r3, [r7, #8]
 800560c:	b2da      	uxtb	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	00010002 	.word	0x00010002

08005624 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b088      	sub	sp, #32
 8005628:	af02      	add	r7, sp, #8
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	4608      	mov	r0, r1
 800562e:	4611      	mov	r1, r2
 8005630:	461a      	mov	r2, r3
 8005632:	4603      	mov	r3, r0
 8005634:	817b      	strh	r3, [r7, #10]
 8005636:	460b      	mov	r3, r1
 8005638:	813b      	strh	r3, [r7, #8]
 800563a:	4613      	mov	r3, r2
 800563c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800564c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800565c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800565e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	6a3b      	ldr	r3, [r7, #32]
 8005664:	2200      	movs	r2, #0
 8005666:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f000 f96a 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00d      	beq.n	8005692 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005684:	d103      	bne.n	800568e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800568c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e0aa      	b.n	80057e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005692:	897b      	ldrh	r3, [r7, #10]
 8005694:	b2db      	uxtb	r3, r3
 8005696:	461a      	mov	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80056a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	6a3a      	ldr	r2, [r7, #32]
 80056a6:	4952      	ldr	r1, [pc, #328]	@ (80057f0 <I2C_RequestMemoryRead+0x1cc>)
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f000 f9c5 	bl	8005a38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e097      	b.n	80057e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056b8:	2300      	movs	r3, #0
 80056ba:	617b      	str	r3, [r7, #20]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	617b      	str	r3, [r7, #20]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056d0:	6a39      	ldr	r1, [r7, #32]
 80056d2:	68f8      	ldr	r0, [r7, #12]
 80056d4:	f000 fa50 	bl	8005b78 <I2C_WaitOnTXEFlagUntilTimeout>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00d      	beq.n	80056fa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	d107      	bne.n	80056f6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e076      	b.n	80057e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056fa:	88fb      	ldrh	r3, [r7, #6]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d105      	bne.n	800570c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005700:	893b      	ldrh	r3, [r7, #8]
 8005702:	b2da      	uxtb	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	611a      	str	r2, [r3, #16]
 800570a:	e021      	b.n	8005750 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800570c:	893b      	ldrh	r3, [r7, #8]
 800570e:	0a1b      	lsrs	r3, r3, #8
 8005710:	b29b      	uxth	r3, r3
 8005712:	b2da      	uxtb	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800571a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571c:	6a39      	ldr	r1, [r7, #32]
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f000 fa2a 	bl	8005b78 <I2C_WaitOnTXEFlagUntilTimeout>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00d      	beq.n	8005746 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572e:	2b04      	cmp	r3, #4
 8005730:	d107      	bne.n	8005742 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005740:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e050      	b.n	80057e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005746:	893b      	ldrh	r3, [r7, #8]
 8005748:	b2da      	uxtb	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005752:	6a39      	ldr	r1, [r7, #32]
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 fa0f 	bl	8005b78 <I2C_WaitOnTXEFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00d      	beq.n	800577c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005764:	2b04      	cmp	r3, #4
 8005766:	d107      	bne.n	8005778 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005776:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e035      	b.n	80057e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800578a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800578c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578e:	9300      	str	r3, [sp, #0]
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	2200      	movs	r2, #0
 8005794:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 f8d3 	bl	8005944 <I2C_WaitOnFlagUntilTimeout>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00d      	beq.n	80057c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057b2:	d103      	bne.n	80057bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e013      	b.n	80057e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80057c0:	897b      	ldrh	r3, [r7, #10]
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f043 0301 	orr.w	r3, r3, #1
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80057d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d2:	6a3a      	ldr	r2, [r7, #32]
 80057d4:	4906      	ldr	r1, [pc, #24]	@ (80057f0 <I2C_RequestMemoryRead+0x1cc>)
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f000 f92e 	bl	8005a38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3718      	adds	r7, #24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	00010002 	.word	0x00010002

080057f4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005804:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800580c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800580e:	4b4b      	ldr	r3, [pc, #300]	@ (800593c <I2C_DMAAbort+0x148>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	08db      	lsrs	r3, r3, #3
 8005814:	4a4a      	ldr	r2, [pc, #296]	@ (8005940 <I2C_DMAAbort+0x14c>)
 8005816:	fba2 2303 	umull	r2, r3, r2, r3
 800581a:	0a1a      	lsrs	r2, r3, #8
 800581c:	4613      	mov	r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	4413      	add	r3, r2
 8005822:	00da      	lsls	r2, r3, #3
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005832:	f043 0220 	orr.w	r2, r3, #32
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800583a:	e00a      	b.n	8005852 <I2C_DMAAbort+0x5e>
    }
    count--;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	3b01      	subs	r3, #1
 8005840:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800584c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005850:	d0ea      	beq.n	8005828 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005856:	2b00      	cmp	r3, #0
 8005858:	d003      	beq.n	8005862 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800585e:	2200      	movs	r2, #0
 8005860:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586e:	2200      	movs	r2, #0
 8005870:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005880:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	2200      	movs	r2, #0
 8005886:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005894:	2200      	movs	r2, #0
 8005896:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589c:	2b00      	cmp	r3, #0
 800589e:	d003      	beq.n	80058a8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a4:	2200      	movs	r2, #0
 80058a6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f022 0201 	bic.w	r2, r2, #1
 80058b6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b60      	cmp	r3, #96	@ 0x60
 80058c2:	d10e      	bne.n	80058e2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	2220      	movs	r2, #32
 80058c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2200      	movs	r2, #0
 80058d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80058da:	6978      	ldr	r0, [r7, #20]
 80058dc:	f7fe fc80 	bl	80041e0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80058e0:	e027      	b.n	8005932 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80058e2:	7cfb      	ldrb	r3, [r7, #19]
 80058e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80058e8:	2b28      	cmp	r3, #40	@ 0x28
 80058ea:	d117      	bne.n	800591c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f042 0201 	orr.w	r2, r2, #1
 80058fa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800590a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	2200      	movs	r2, #0
 8005910:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2228      	movs	r2, #40	@ 0x28
 8005916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800591a:	e007      	b.n	800592c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	2220      	movs	r2, #32
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800592c:	6978      	ldr	r0, [r7, #20]
 800592e:	f7fe fc4d 	bl	80041cc <HAL_I2C_ErrorCallback>
}
 8005932:	bf00      	nop
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	20000014 	.word	0x20000014
 8005940:	14f8b589 	.word	0x14f8b589

08005944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	603b      	str	r3, [r7, #0]
 8005950:	4613      	mov	r3, r2
 8005952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005954:	e048      	b.n	80059e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595c:	d044      	beq.n	80059e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800595e:	f7fc fa99 	bl	8001e94 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	683a      	ldr	r2, [r7, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d302      	bcc.n	8005974 <I2C_WaitOnFlagUntilTimeout+0x30>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d139      	bne.n	80059e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	0c1b      	lsrs	r3, r3, #16
 8005978:	b2db      	uxtb	r3, r3
 800597a:	2b01      	cmp	r3, #1
 800597c:	d10d      	bne.n	800599a <I2C_WaitOnFlagUntilTimeout+0x56>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	695b      	ldr	r3, [r3, #20]
 8005984:	43da      	mvns	r2, r3
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	4013      	ands	r3, r2
 800598a:	b29b      	uxth	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	bf0c      	ite	eq
 8005990:	2301      	moveq	r3, #1
 8005992:	2300      	movne	r3, #0
 8005994:	b2db      	uxtb	r3, r3
 8005996:	461a      	mov	r2, r3
 8005998:	e00c      	b.n	80059b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	43da      	mvns	r2, r3
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	4013      	ands	r3, r2
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	bf0c      	ite	eq
 80059ac:	2301      	moveq	r3, #1
 80059ae:	2300      	movne	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	461a      	mov	r2, r3
 80059b4:	79fb      	ldrb	r3, [r7, #7]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d116      	bne.n	80059e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2220      	movs	r2, #32
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d4:	f043 0220 	orr.w	r2, r3, #32
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e023      	b.n	8005a30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	0c1b      	lsrs	r3, r3, #16
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d10d      	bne.n	8005a0e <I2C_WaitOnFlagUntilTimeout+0xca>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	43da      	mvns	r2, r3
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	4013      	ands	r3, r2
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	bf0c      	ite	eq
 8005a04:	2301      	moveq	r3, #1
 8005a06:	2300      	movne	r3, #0
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	e00c      	b.n	8005a28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	43da      	mvns	r2, r3
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	4013      	ands	r3, r2
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	bf0c      	ite	eq
 8005a20:	2301      	moveq	r3, #1
 8005a22:	2300      	movne	r3, #0
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	461a      	mov	r2, r3
 8005a28:	79fb      	ldrb	r3, [r7, #7]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d093      	beq.n	8005956 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	607a      	str	r2, [r7, #4]
 8005a44:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a46:	e071      	b.n	8005b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a56:	d123      	bne.n	8005aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a66:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8c:	f043 0204 	orr.w	r2, r3, #4
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e067      	b.n	8005b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa6:	d041      	beq.n	8005b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aa8:	f7fc f9f4 	bl	8001e94 <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d302      	bcc.n	8005abe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d136      	bne.n	8005b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	0c1b      	lsrs	r3, r3, #16
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d10c      	bne.n	8005ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	43da      	mvns	r2, r3
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	bf14      	ite	ne
 8005ada:	2301      	movne	r3, #1
 8005adc:	2300      	moveq	r3, #0
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	e00b      	b.n	8005afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	43da      	mvns	r2, r3
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	4013      	ands	r3, r2
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	bf14      	ite	ne
 8005af4:	2301      	movne	r3, #1
 8005af6:	2300      	moveq	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d016      	beq.n	8005b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2220      	movs	r2, #32
 8005b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b18:	f043 0220 	orr.w	r2, r3, #32
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e021      	b.n	8005b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	0c1b      	lsrs	r3, r3, #16
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d10c      	bne.n	8005b50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	43da      	mvns	r2, r3
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	4013      	ands	r3, r2
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	bf14      	ite	ne
 8005b48:	2301      	movne	r3, #1
 8005b4a:	2300      	moveq	r3, #0
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	e00b      	b.n	8005b68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	43da      	mvns	r2, r3
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bf14      	ite	ne
 8005b62:	2301      	movne	r3, #1
 8005b64:	2300      	moveq	r3, #0
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f47f af6d 	bne.w	8005a48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b84:	e034      	b.n	8005bf0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 f915 	bl	8005db6 <I2C_IsAcknowledgeFailed>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e034      	b.n	8005c00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9c:	d028      	beq.n	8005bf0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b9e:	f7fc f979 	bl	8001e94 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d302      	bcc.n	8005bb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d11d      	bne.n	8005bf0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bbe:	2b80      	cmp	r3, #128	@ 0x80
 8005bc0:	d016      	beq.n	8005bf0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bdc:	f043 0220 	orr.w	r2, r3, #32
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e007      	b.n	8005c00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bfa:	2b80      	cmp	r3, #128	@ 0x80
 8005bfc:	d1c3      	bne.n	8005b86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c14:	e034      	b.n	8005c80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f000 f8cd 	bl	8005db6 <I2C_IsAcknowledgeFailed>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e034      	b.n	8005c90 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c2c:	d028      	beq.n	8005c80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c2e:	f7fc f931 	bl	8001e94 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	68ba      	ldr	r2, [r7, #8]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d302      	bcc.n	8005c44 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d11d      	bne.n	8005c80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	f003 0304 	and.w	r3, r3, #4
 8005c4e:	2b04      	cmp	r3, #4
 8005c50:	d016      	beq.n	8005c80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6c:	f043 0220 	orr.w	r2, r3, #32
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e007      	b.n	8005c90 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d1c3      	bne.n	8005c16 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3710      	adds	r7, #16
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005ca4:	4b13      	ldr	r3, [pc, #76]	@ (8005cf4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	08db      	lsrs	r3, r3, #3
 8005caa:	4a13      	ldr	r2, [pc, #76]	@ (8005cf8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005cac:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb0:	0a1a      	lsrs	r2, r3, #8
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	4413      	add	r3, r2
 8005cb8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d107      	bne.n	8005cd6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cca:	f043 0220 	orr.w	r2, r3, #32
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e008      	b.n	8005ce8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ce0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ce4:	d0e9      	beq.n	8005cba <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr
 8005cf4:	20000014 	.word	0x20000014
 8005cf8:	14f8b589 	.word	0x14f8b589

08005cfc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d08:	e049      	b.n	8005d9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	695b      	ldr	r3, [r3, #20]
 8005d10:	f003 0310 	and.w	r3, r3, #16
 8005d14:	2b10      	cmp	r3, #16
 8005d16:	d119      	bne.n	8005d4c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f06f 0210 	mvn.w	r2, #16
 8005d20:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e030      	b.n	8005dae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d4c:	f7fc f8a2 	bl	8001e94 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	68ba      	ldr	r2, [r7, #8]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d302      	bcc.n	8005d62 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d11d      	bne.n	8005d9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d6c:	2b40      	cmp	r3, #64	@ 0x40
 8005d6e:	d016      	beq.n	8005d9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8a:	f043 0220 	orr.w	r2, r3, #32
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e007      	b.n	8005dae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da8:	2b40      	cmp	r3, #64	@ 0x40
 8005daa:	d1ae      	bne.n	8005d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b083      	sub	sp, #12
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	695b      	ldr	r3, [r3, #20]
 8005dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dcc:	d11b      	bne.n	8005e06 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005dd6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2220      	movs	r2, #32
 8005de2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df2:	f043 0204 	orr.w	r2, r3, #4
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e20:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005e24:	d103      	bne.n	8005e2e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005e2c:	e007      	b.n	8005e3e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e32:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005e36:	d102      	bne.n	8005e3e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2208      	movs	r2, #8
 8005e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005e3e:	bf00      	nop
 8005e40:	370c      	adds	r7, #12
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b086      	sub	sp, #24
 8005e4e:	af02      	add	r7, sp, #8
 8005e50:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e101      	b.n	8006060 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d106      	bne.n	8005e7c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f006 fe24 	bl	800cac4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2203      	movs	r2, #3
 8005e80:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e8a:	d102      	bne.n	8005e92 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f003 f9e1 	bl	800925e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	7c1a      	ldrb	r2, [r3, #16]
 8005ea4:	f88d 2000 	strb.w	r2, [sp]
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005eac:	f003 f8c0 	bl	8009030 <USB_CoreInit>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d005      	beq.n	8005ec2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2202      	movs	r2, #2
 8005eba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e0ce      	b.n	8006060 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f003 f9d9 	bl	8009280 <USB_SetCurrentMode>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d005      	beq.n	8005ee0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e0bf      	b.n	8006060 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	73fb      	strb	r3, [r7, #15]
 8005ee4:	e04a      	b.n	8005f7c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005ee6:	7bfa      	ldrb	r2, [r7, #15]
 8005ee8:	6879      	ldr	r1, [r7, #4]
 8005eea:	4613      	mov	r3, r2
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	4413      	add	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	440b      	add	r3, r1
 8005ef4:	3315      	adds	r3, #21
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005efa:	7bfa      	ldrb	r2, [r7, #15]
 8005efc:	6879      	ldr	r1, [r7, #4]
 8005efe:	4613      	mov	r3, r2
 8005f00:	00db      	lsls	r3, r3, #3
 8005f02:	4413      	add	r3, r2
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	440b      	add	r3, r1
 8005f08:	3314      	adds	r3, #20
 8005f0a:	7bfa      	ldrb	r2, [r7, #15]
 8005f0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005f0e:	7bfa      	ldrb	r2, [r7, #15]
 8005f10:	7bfb      	ldrb	r3, [r7, #15]
 8005f12:	b298      	uxth	r0, r3
 8005f14:	6879      	ldr	r1, [r7, #4]
 8005f16:	4613      	mov	r3, r2
 8005f18:	00db      	lsls	r3, r3, #3
 8005f1a:	4413      	add	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	440b      	add	r3, r1
 8005f20:	332e      	adds	r3, #46	@ 0x2e
 8005f22:	4602      	mov	r2, r0
 8005f24:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f26:	7bfa      	ldrb	r2, [r7, #15]
 8005f28:	6879      	ldr	r1, [r7, #4]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	00db      	lsls	r3, r3, #3
 8005f2e:	4413      	add	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	440b      	add	r3, r1
 8005f34:	3318      	adds	r3, #24
 8005f36:	2200      	movs	r2, #0
 8005f38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f3a:	7bfa      	ldrb	r2, [r7, #15]
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	4413      	add	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	440b      	add	r3, r1
 8005f48:	331c      	adds	r3, #28
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f4e:	7bfa      	ldrb	r2, [r7, #15]
 8005f50:	6879      	ldr	r1, [r7, #4]
 8005f52:	4613      	mov	r3, r2
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	4413      	add	r3, r2
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	440b      	add	r3, r1
 8005f5c:	3320      	adds	r3, #32
 8005f5e:	2200      	movs	r2, #0
 8005f60:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f62:	7bfa      	ldrb	r2, [r7, #15]
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	4613      	mov	r3, r2
 8005f68:	00db      	lsls	r3, r3, #3
 8005f6a:	4413      	add	r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	440b      	add	r3, r1
 8005f70:	3324      	adds	r3, #36	@ 0x24
 8005f72:	2200      	movs	r2, #0
 8005f74:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f76:	7bfb      	ldrb	r3, [r7, #15]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	73fb      	strb	r3, [r7, #15]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	791b      	ldrb	r3, [r3, #4]
 8005f80:	7bfa      	ldrb	r2, [r7, #15]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d3af      	bcc.n	8005ee6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f86:	2300      	movs	r3, #0
 8005f88:	73fb      	strb	r3, [r7, #15]
 8005f8a:	e044      	b.n	8006016 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f8c:	7bfa      	ldrb	r2, [r7, #15]
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	4613      	mov	r3, r2
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	4413      	add	r3, r2
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	440b      	add	r3, r1
 8005f9a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005fa2:	7bfa      	ldrb	r2, [r7, #15]
 8005fa4:	6879      	ldr	r1, [r7, #4]
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	00db      	lsls	r3, r3, #3
 8005faa:	4413      	add	r3, r2
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	440b      	add	r3, r1
 8005fb0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005fb4:	7bfa      	ldrb	r2, [r7, #15]
 8005fb6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005fb8:	7bfa      	ldrb	r2, [r7, #15]
 8005fba:	6879      	ldr	r1, [r7, #4]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	4413      	add	r3, r2
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	440b      	add	r3, r1
 8005fc6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005fca:	2200      	movs	r2, #0
 8005fcc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005fce:	7bfa      	ldrb	r2, [r7, #15]
 8005fd0:	6879      	ldr	r1, [r7, #4]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	00db      	lsls	r3, r3, #3
 8005fd6:	4413      	add	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	440b      	add	r3, r1
 8005fdc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005fe4:	7bfa      	ldrb	r2, [r7, #15]
 8005fe6:	6879      	ldr	r1, [r7, #4]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	00db      	lsls	r3, r3, #3
 8005fec:	4413      	add	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	440b      	add	r3, r1
 8005ff2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005ffa:	7bfa      	ldrb	r2, [r7, #15]
 8005ffc:	6879      	ldr	r1, [r7, #4]
 8005ffe:	4613      	mov	r3, r2
 8006000:	00db      	lsls	r3, r3, #3
 8006002:	4413      	add	r3, r2
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	440b      	add	r3, r1
 8006008:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800600c:	2200      	movs	r2, #0
 800600e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006010:	7bfb      	ldrb	r3, [r7, #15]
 8006012:	3301      	adds	r3, #1
 8006014:	73fb      	strb	r3, [r7, #15]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	791b      	ldrb	r3, [r3, #4]
 800601a:	7bfa      	ldrb	r2, [r7, #15]
 800601c:	429a      	cmp	r2, r3
 800601e:	d3b5      	bcc.n	8005f8c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6818      	ldr	r0, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	7c1a      	ldrb	r2, [r3, #16]
 8006028:	f88d 2000 	strb.w	r2, [sp]
 800602c:	3304      	adds	r3, #4
 800602e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006030:	f003 f972 	bl	8009318 <USB_DevInit>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d005      	beq.n	8006046 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2202      	movs	r2, #2
 800603e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e00c      	b.n	8006060 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4618      	mov	r0, r3
 800605a:	f004 f9bc 	bl	800a3d6 <USB_DevDisconnect>

  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_PCD_Start+0x1c>
 8006080:	2302      	movs	r3, #2
 8006082:	e022      	b.n	80060ca <HAL_PCD_Start+0x62>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006094:	2b00      	cmp	r3, #0
 8006096:	d009      	beq.n	80060ac <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800609c:	2b01      	cmp	r3, #1
 800609e:	d105      	bne.n	80060ac <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4618      	mov	r0, r3
 80060b2:	f003 f8c3 	bl	800923c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f004 f96a 	bl	800a394 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80060d2:	b590      	push	{r4, r7, lr}
 80060d4:	b08d      	sub	sp, #52	@ 0x34
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060e0:	6a3b      	ldr	r3, [r7, #32]
 80060e2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4618      	mov	r0, r3
 80060ea:	f004 fa28 	bl	800a53e <USB_GetMode>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f040 848c 	bne.w	8006a0e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4618      	mov	r0, r3
 80060fc:	f004 f98c 	bl	800a418 <USB_ReadInterrupts>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 8482 	beq.w	8006a0c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	0a1b      	lsrs	r3, r3, #8
 8006112:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4618      	mov	r0, r3
 8006122:	f004 f979 	bl	800a418 <USB_ReadInterrupts>
 8006126:	4603      	mov	r3, r0
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b02      	cmp	r3, #2
 800612e:	d107      	bne.n	8006140 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	695a      	ldr	r2, [r3, #20]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f002 0202 	and.w	r2, r2, #2
 800613e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4618      	mov	r0, r3
 8006146:	f004 f967 	bl	800a418 <USB_ReadInterrupts>
 800614a:	4603      	mov	r3, r0
 800614c:	f003 0310 	and.w	r3, r3, #16
 8006150:	2b10      	cmp	r3, #16
 8006152:	d161      	bne.n	8006218 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	699a      	ldr	r2, [r3, #24]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0210 	bic.w	r2, r2, #16
 8006162:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006164:	6a3b      	ldr	r3, [r7, #32]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	f003 020f 	and.w	r2, r3, #15
 8006170:	4613      	mov	r3, r2
 8006172:	00db      	lsls	r3, r3, #3
 8006174:	4413      	add	r3, r2
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	4413      	add	r3, r2
 8006180:	3304      	adds	r3, #4
 8006182:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800618a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800618e:	d124      	bne.n	80061da <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006190:	69ba      	ldr	r2, [r7, #24]
 8006192:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006196:	4013      	ands	r3, r2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d035      	beq.n	8006208 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	091b      	lsrs	r3, r3, #4
 80061a4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	461a      	mov	r2, r3
 80061ae:	6a38      	ldr	r0, [r7, #32]
 80061b0:	f003 ff9e 	bl	800a0f0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	68da      	ldr	r2, [r3, #12]
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	091b      	lsrs	r3, r3, #4
 80061bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061c0:	441a      	add	r2, r3
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	695a      	ldr	r2, [r3, #20]
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	091b      	lsrs	r3, r3, #4
 80061ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061d2:	441a      	add	r2, r3
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	615a      	str	r2, [r3, #20]
 80061d8:	e016      	b.n	8006208 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80061e0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80061e4:	d110      	bne.n	8006208 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061ec:	2208      	movs	r2, #8
 80061ee:	4619      	mov	r1, r3
 80061f0:	6a38      	ldr	r0, [r7, #32]
 80061f2:	f003 ff7d 	bl	800a0f0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	695a      	ldr	r2, [r3, #20]
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	091b      	lsrs	r3, r3, #4
 80061fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006202:	441a      	add	r2, r3
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699a      	ldr	r2, [r3, #24]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f042 0210 	orr.w	r2, r2, #16
 8006216:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4618      	mov	r0, r3
 800621e:	f004 f8fb 	bl	800a418 <USB_ReadInterrupts>
 8006222:	4603      	mov	r3, r0
 8006224:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006228:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800622c:	f040 80a7 	bne.w	800637e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006230:	2300      	movs	r3, #0
 8006232:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4618      	mov	r0, r3
 800623a:	f004 f900 	bl	800a43e <USB_ReadDevAllOutEpInterrupt>
 800623e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006240:	e099      	b.n	8006376 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006244:	f003 0301 	and.w	r3, r3, #1
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 808e 	beq.w	800636a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006254:	b2d2      	uxtb	r2, r2
 8006256:	4611      	mov	r1, r2
 8006258:	4618      	mov	r0, r3
 800625a:	f004 f924 	bl	800a4a6 <USB_ReadDevOutEPInterrupt>
 800625e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00c      	beq.n	8006284 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	4413      	add	r3, r2
 8006272:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006276:	461a      	mov	r2, r3
 8006278:	2301      	movs	r3, #1
 800627a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800627c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 fea4 	bl	8006fcc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f003 0308 	and.w	r3, r3, #8
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00c      	beq.n	80062a8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800628e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006290:	015a      	lsls	r2, r3, #5
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	4413      	add	r3, r2
 8006296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800629a:	461a      	mov	r2, r3
 800629c:	2308      	movs	r3, #8
 800629e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80062a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 ff7a 	bl	800719c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	f003 0310 	and.w	r3, r3, #16
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d008      	beq.n	80062c4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80062b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b4:	015a      	lsls	r2, r3, #5
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	4413      	add	r3, r2
 80062ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062be:	461a      	mov	r2, r3
 80062c0:	2310      	movs	r3, #16
 80062c2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d030      	beq.n	8006330 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80062ce:	6a3b      	ldr	r3, [r7, #32]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d6:	2b80      	cmp	r3, #128	@ 0x80
 80062d8:	d109      	bne.n	80062ee <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	69fa      	ldr	r2, [r7, #28]
 80062e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80062ec:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80062ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f0:	4613      	mov	r3, r2
 80062f2:	00db      	lsls	r3, r3, #3
 80062f4:	4413      	add	r3, r2
 80062f6:	009b      	lsls	r3, r3, #2
 80062f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	4413      	add	r3, r2
 8006300:	3304      	adds	r3, #4
 8006302:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	78db      	ldrb	r3, [r3, #3]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d108      	bne.n	800631e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	2200      	movs	r2, #0
 8006310:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006314:	b2db      	uxtb	r3, r3
 8006316:	4619      	mov	r1, r3
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f006 fccf 	bl	800ccbc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	4413      	add	r3, r2
 8006326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800632a:	461a      	mov	r2, r3
 800632c:	2302      	movs	r3, #2
 800632e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	f003 0320 	and.w	r3, r3, #32
 8006336:	2b00      	cmp	r3, #0
 8006338:	d008      	beq.n	800634c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	015a      	lsls	r2, r3, #5
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	4413      	add	r3, r2
 8006342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006346:	461a      	mov	r2, r3
 8006348:	2320      	movs	r3, #32
 800634a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d009      	beq.n	800636a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	4413      	add	r3, r2
 800635e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006362:	461a      	mov	r2, r3
 8006364:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006368:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	3301      	adds	r3, #1
 800636e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006372:	085b      	lsrs	r3, r3, #1
 8006374:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006378:	2b00      	cmp	r3, #0
 800637a:	f47f af62 	bne.w	8006242 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4618      	mov	r0, r3
 8006384:	f004 f848 	bl	800a418 <USB_ReadInterrupts>
 8006388:	4603      	mov	r3, r0
 800638a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800638e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006392:	f040 80db 	bne.w	800654c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4618      	mov	r0, r3
 800639c:	f004 f869 	bl	800a472 <USB_ReadDevAllInEpInterrupt>
 80063a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80063a2:	2300      	movs	r3, #0
 80063a4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80063a6:	e0cd      	b.n	8006544 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80063a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 80c2 	beq.w	8006538 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	4611      	mov	r1, r2
 80063be:	4618      	mov	r0, r3
 80063c0:	f004 f88f 	bl	800a4e2 <USB_ReadDevInEPInterrupt>
 80063c4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d057      	beq.n	8006480 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80063d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d2:	f003 030f 	and.w	r3, r3, #15
 80063d6:	2201      	movs	r2, #1
 80063d8:	fa02 f303 	lsl.w	r3, r2, r3
 80063dc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	43db      	mvns	r3, r3
 80063ea:	69f9      	ldr	r1, [r7, #28]
 80063ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063f0:	4013      	ands	r3, r2
 80063f2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80063f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f6:	015a      	lsls	r2, r3, #5
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006400:	461a      	mov	r2, r3
 8006402:	2301      	movs	r3, #1
 8006404:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	799b      	ldrb	r3, [r3, #6]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d132      	bne.n	8006474 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800640e:	6879      	ldr	r1, [r7, #4]
 8006410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006412:	4613      	mov	r3, r2
 8006414:	00db      	lsls	r3, r3, #3
 8006416:	4413      	add	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	440b      	add	r3, r1
 800641c:	3320      	adds	r3, #32
 800641e:	6819      	ldr	r1, [r3, #0]
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006424:	4613      	mov	r3, r2
 8006426:	00db      	lsls	r3, r3, #3
 8006428:	4413      	add	r3, r2
 800642a:	009b      	lsls	r3, r3, #2
 800642c:	4403      	add	r3, r0
 800642e:	331c      	adds	r3, #28
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4419      	add	r1, r3
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006438:	4613      	mov	r3, r2
 800643a:	00db      	lsls	r3, r3, #3
 800643c:	4413      	add	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4403      	add	r3, r0
 8006442:	3320      	adds	r3, #32
 8006444:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	2b00      	cmp	r3, #0
 800644a:	d113      	bne.n	8006474 <HAL_PCD_IRQHandler+0x3a2>
 800644c:	6879      	ldr	r1, [r7, #4]
 800644e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006450:	4613      	mov	r3, r2
 8006452:	00db      	lsls	r3, r3, #3
 8006454:	4413      	add	r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	440b      	add	r3, r1
 800645a:	3324      	adds	r3, #36	@ 0x24
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d108      	bne.n	8006474 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6818      	ldr	r0, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800646c:	461a      	mov	r2, r3
 800646e:	2101      	movs	r1, #1
 8006470:	f004 f896 	bl	800a5a0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006476:	b2db      	uxtb	r3, r3
 8006478:	4619      	mov	r1, r3
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f006 fba3 	bl	800cbc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	f003 0308 	and.w	r3, r3, #8
 8006486:	2b00      	cmp	r3, #0
 8006488:	d008      	beq.n	800649c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800648a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	4413      	add	r3, r2
 8006492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006496:	461a      	mov	r2, r3
 8006498:	2308      	movs	r3, #8
 800649a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	f003 0310 	and.w	r3, r3, #16
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d008      	beq.n	80064b8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80064a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a8:	015a      	lsls	r2, r3, #5
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	4413      	add	r3, r2
 80064ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b2:	461a      	mov	r2, r3
 80064b4:	2310      	movs	r3, #16
 80064b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d008      	beq.n	80064d4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	015a      	lsls	r2, r3, #5
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	4413      	add	r3, r2
 80064ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ce:	461a      	mov	r2, r3
 80064d0:	2340      	movs	r3, #64	@ 0x40
 80064d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d023      	beq.n	8006526 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80064de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064e0:	6a38      	ldr	r0, [r7, #32]
 80064e2:	f003 f87d 	bl	80095e0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80064e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064e8:	4613      	mov	r3, r2
 80064ea:	00db      	lsls	r3, r3, #3
 80064ec:	4413      	add	r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	3310      	adds	r3, #16
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	4413      	add	r3, r2
 80064f6:	3304      	adds	r3, #4
 80064f8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	78db      	ldrb	r3, [r3, #3]
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d108      	bne.n	8006514 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	2200      	movs	r2, #0
 8006506:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650a:	b2db      	uxtb	r3, r3
 800650c:	4619      	mov	r1, r3
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f006 fbe6 	bl	800cce0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006516:	015a      	lsls	r2, r3, #5
 8006518:	69fb      	ldr	r3, [r7, #28]
 800651a:	4413      	add	r3, r2
 800651c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006520:	461a      	mov	r2, r3
 8006522:	2302      	movs	r3, #2
 8006524:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800652c:	2b00      	cmp	r3, #0
 800652e:	d003      	beq.n	8006538 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006530:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fcbd 	bl	8006eb2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653a:	3301      	adds	r3, #1
 800653c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800653e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006540:	085b      	lsrs	r3, r3, #1
 8006542:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006546:	2b00      	cmp	r3, #0
 8006548:	f47f af2e 	bne.w	80063a8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4618      	mov	r0, r3
 8006552:	f003 ff61 	bl	800a418 <USB_ReadInterrupts>
 8006556:	4603      	mov	r3, r0
 8006558:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800655c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006560:	d122      	bne.n	80065a8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	69fa      	ldr	r2, [r7, #28]
 800656c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006570:	f023 0301 	bic.w	r3, r3, #1
 8006574:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800657c:	2b01      	cmp	r3, #1
 800657e:	d108      	bne.n	8006592 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006588:	2100      	movs	r1, #0
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 fea4 	bl	80072d8 <HAL_PCDEx_LPM_Callback>
 8006590:	e002      	b.n	8006598 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f006 fb84 	bl	800cca0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	695a      	ldr	r2, [r3, #20]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80065a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f003 ff33 	bl	800a418 <USB_ReadInterrupts>
 80065b2:	4603      	mov	r3, r0
 80065b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065bc:	d112      	bne.n	80065e4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f003 0301 	and.w	r3, r3, #1
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d102      	bne.n	80065d4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f006 fb40 	bl	800cc54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	695a      	ldr	r2, [r3, #20]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80065e2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4618      	mov	r0, r3
 80065ea:	f003 ff15 	bl	800a418 <USB_ReadInterrupts>
 80065ee:	4603      	mov	r3, r0
 80065f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f8:	f040 80b7 	bne.w	800676a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	69fa      	ldr	r2, [r7, #28]
 8006606:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800660a:	f023 0301 	bic.w	r3, r3, #1
 800660e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2110      	movs	r1, #16
 8006616:	4618      	mov	r0, r3
 8006618:	f002 ffe2 	bl	80095e0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800661c:	2300      	movs	r3, #0
 800661e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006620:	e046      	b.n	80066b0 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800662e:	461a      	mov	r2, r3
 8006630:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006634:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	4413      	add	r3, r2
 800663e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006646:	0151      	lsls	r1, r2, #5
 8006648:	69fa      	ldr	r2, [r7, #28]
 800664a:	440a      	add	r2, r1
 800664c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006650:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006654:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006658:	015a      	lsls	r2, r3, #5
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	4413      	add	r3, r2
 800665e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006662:	461a      	mov	r2, r3
 8006664:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006668:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800666a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800666c:	015a      	lsls	r2, r3, #5
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	4413      	add	r3, r2
 8006672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800667a:	0151      	lsls	r1, r2, #5
 800667c:	69fa      	ldr	r2, [r7, #28]
 800667e:	440a      	add	r2, r1
 8006680:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006684:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006688:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800668a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800668c:	015a      	lsls	r2, r3, #5
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	4413      	add	r3, r2
 8006692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800669a:	0151      	lsls	r1, r2, #5
 800669c:	69fa      	ldr	r2, [r7, #28]
 800669e:	440a      	add	r2, r1
 80066a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80066a8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ac:	3301      	adds	r3, #1
 80066ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	791b      	ldrb	r3, [r3, #4]
 80066b4:	461a      	mov	r2, r3
 80066b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d3b2      	bcc.n	8006622 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066c2:	69db      	ldr	r3, [r3, #28]
 80066c4:	69fa      	ldr	r2, [r7, #28]
 80066c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066ca:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80066ce:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	7bdb      	ldrb	r3, [r3, #15]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d016      	beq.n	8006706 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066e2:	69fa      	ldr	r2, [r7, #28]
 80066e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066e8:	f043 030b 	orr.w	r3, r3, #11
 80066ec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066f8:	69fa      	ldr	r2, [r7, #28]
 80066fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066fe:	f043 030b 	orr.w	r3, r3, #11
 8006702:	6453      	str	r3, [r2, #68]	@ 0x44
 8006704:	e015      	b.n	8006732 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	69fa      	ldr	r2, [r7, #28]
 8006710:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006714:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006718:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800671c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	69fa      	ldr	r2, [r7, #28]
 8006728:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800672c:	f043 030b 	orr.w	r3, r3, #11
 8006730:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69fa      	ldr	r2, [r7, #28]
 800673c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006740:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006744:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6818      	ldr	r0, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006754:	461a      	mov	r2, r3
 8006756:	f003 ff23 	bl	800a5a0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	695a      	ldr	r2, [r3, #20]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006768:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4618      	mov	r0, r3
 8006770:	f003 fe52 	bl	800a418 <USB_ReadInterrupts>
 8006774:	4603      	mov	r3, r0
 8006776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800677a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800677e:	d123      	bne.n	80067c8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4618      	mov	r0, r3
 8006786:	f003 fee8 	bl	800a55a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4618      	mov	r0, r3
 8006790:	f002 ff9f 	bl	80096d2 <USB_GetDevSpeed>
 8006794:	4603      	mov	r3, r0
 8006796:	461a      	mov	r2, r3
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681c      	ldr	r4, [r3, #0]
 80067a0:	f001 f9e4 	bl	8007b6c <HAL_RCC_GetHCLKFreq>
 80067a4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80067aa:	461a      	mov	r2, r3
 80067ac:	4620      	mov	r0, r4
 80067ae:	f002 fca3 	bl	80090f8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f006 fa2f 	bl	800cc16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695a      	ldr	r2, [r3, #20]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80067c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4618      	mov	r0, r3
 80067ce:	f003 fe23 	bl	800a418 <USB_ReadInterrupts>
 80067d2:	4603      	mov	r3, r0
 80067d4:	f003 0308 	and.w	r3, r3, #8
 80067d8:	2b08      	cmp	r3, #8
 80067da:	d10a      	bne.n	80067f2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f006 fa0c 	bl	800cbfa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	695a      	ldr	r2, [r3, #20]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f002 0208 	and.w	r2, r2, #8
 80067f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4618      	mov	r0, r3
 80067f8:	f003 fe0e 	bl	800a418 <USB_ReadInterrupts>
 80067fc:	4603      	mov	r3, r0
 80067fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006802:	2b80      	cmp	r3, #128	@ 0x80
 8006804:	d123      	bne.n	800684e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006812:	2301      	movs	r3, #1
 8006814:	627b      	str	r3, [r7, #36]	@ 0x24
 8006816:	e014      	b.n	8006842 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006818:	6879      	ldr	r1, [r7, #4]
 800681a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800681c:	4613      	mov	r3, r2
 800681e:	00db      	lsls	r3, r3, #3
 8006820:	4413      	add	r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	440b      	add	r3, r1
 8006826:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d105      	bne.n	800683c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006832:	b2db      	uxtb	r3, r3
 8006834:	4619      	mov	r1, r3
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 fb0a 	bl	8006e50 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683e:	3301      	adds	r3, #1
 8006840:	627b      	str	r3, [r7, #36]	@ 0x24
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	791b      	ldrb	r3, [r3, #4]
 8006846:	461a      	mov	r2, r3
 8006848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684a:	4293      	cmp	r3, r2
 800684c:	d3e4      	bcc.n	8006818 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4618      	mov	r0, r3
 8006854:	f003 fde0 	bl	800a418 <USB_ReadInterrupts>
 8006858:	4603      	mov	r3, r0
 800685a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800685e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006862:	d13c      	bne.n	80068de <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006864:	2301      	movs	r3, #1
 8006866:	627b      	str	r3, [r7, #36]	@ 0x24
 8006868:	e02b      	b.n	80068c2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800686a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800686c:	015a      	lsls	r2, r3, #5
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	4413      	add	r3, r2
 8006872:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800687a:	6879      	ldr	r1, [r7, #4]
 800687c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800687e:	4613      	mov	r3, r2
 8006880:	00db      	lsls	r3, r3, #3
 8006882:	4413      	add	r3, r2
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	440b      	add	r3, r1
 8006888:	3318      	adds	r3, #24
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d115      	bne.n	80068bc <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006890:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006892:	2b00      	cmp	r3, #0
 8006894:	da12      	bge.n	80068bc <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006896:	6879      	ldr	r1, [r7, #4]
 8006898:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800689a:	4613      	mov	r3, r2
 800689c:	00db      	lsls	r3, r3, #3
 800689e:	4413      	add	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	440b      	add	r3, r1
 80068a4:	3317      	adds	r3, #23
 80068a6:	2201      	movs	r2, #1
 80068a8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80068aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	4619      	mov	r1, r3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 faca 	bl	8006e50 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068be:	3301      	adds	r3, #1
 80068c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	791b      	ldrb	r3, [r3, #4]
 80068c6:	461a      	mov	r2, r3
 80068c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d3cd      	bcc.n	800686a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	695a      	ldr	r2, [r3, #20]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80068dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4618      	mov	r0, r3
 80068e4:	f003 fd98 	bl	800a418 <USB_ReadInterrupts>
 80068e8:	4603      	mov	r3, r0
 80068ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068f2:	d156      	bne.n	80069a2 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068f4:	2301      	movs	r3, #1
 80068f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80068f8:	e045      	b.n	8006986 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	4413      	add	r3, r2
 8006902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800690a:	6879      	ldr	r1, [r7, #4]
 800690c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800690e:	4613      	mov	r3, r2
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	4413      	add	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	440b      	add	r3, r1
 8006918:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800691c:	781b      	ldrb	r3, [r3, #0]
 800691e:	2b01      	cmp	r3, #1
 8006920:	d12e      	bne.n	8006980 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006922:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006924:	2b00      	cmp	r3, #0
 8006926:	da2b      	bge.n	8006980 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	0c1a      	lsrs	r2, r3, #16
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006932:	4053      	eors	r3, r2
 8006934:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006938:	2b00      	cmp	r3, #0
 800693a:	d121      	bne.n	8006980 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006940:	4613      	mov	r3, r2
 8006942:	00db      	lsls	r3, r3, #3
 8006944:	4413      	add	r3, r2
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	440b      	add	r3, r1
 800694a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800694e:	2201      	movs	r2, #1
 8006950:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006952:	6a3b      	ldr	r3, [r7, #32]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800695a:	6a3b      	ldr	r3, [r7, #32]
 800695c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800695e:	6a3b      	ldr	r3, [r7, #32]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10a      	bne.n	8006980 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	69fa      	ldr	r2, [r7, #28]
 8006974:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006978:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800697c:	6053      	str	r3, [r2, #4]
            break;
 800697e:	e008      	b.n	8006992 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006982:	3301      	adds	r3, #1
 8006984:	627b      	str	r3, [r7, #36]	@ 0x24
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	791b      	ldrb	r3, [r3, #4]
 800698a:	461a      	mov	r2, r3
 800698c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698e:	4293      	cmp	r3, r2
 8006990:	d3b3      	bcc.n	80068fa <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	695a      	ldr	r2, [r3, #20]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80069a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f003 fd36 	bl	800a418 <USB_ReadInterrupts>
 80069ac:	4603      	mov	r3, r0
 80069ae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80069b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b6:	d10a      	bne.n	80069ce <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f006 f9a3 	bl	800cd04 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	695a      	ldr	r2, [r3, #20]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80069cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4618      	mov	r0, r3
 80069d4:	f003 fd20 	bl	800a418 <USB_ReadInterrupts>
 80069d8:	4603      	mov	r3, r0
 80069da:	f003 0304 	and.w	r3, r3, #4
 80069de:	2b04      	cmp	r3, #4
 80069e0:	d115      	bne.n	8006a0e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	f003 0304 	and.w	r3, r3, #4
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d002      	beq.n	80069fa <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f006 f993 	bl	800cd20 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6859      	ldr	r1, [r3, #4]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	69ba      	ldr	r2, [r7, #24]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	605a      	str	r2, [r3, #4]
 8006a0a:	e000      	b.n	8006a0e <HAL_PCD_IRQHandler+0x93c>
      return;
 8006a0c:	bf00      	nop
    }
  }
}
 8006a0e:	3734      	adds	r7, #52	@ 0x34
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd90      	pop	{r4, r7, pc}

08006a14 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d101      	bne.n	8006a2e <HAL_PCD_SetAddress+0x1a>
 8006a2a:	2302      	movs	r3, #2
 8006a2c:	e012      	b.n	8006a54 <HAL_PCD_SetAddress+0x40>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	78fa      	ldrb	r2, [r7, #3]
 8006a3a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	78fa      	ldrb	r2, [r7, #3]
 8006a42:	4611      	mov	r1, r2
 8006a44:	4618      	mov	r0, r3
 8006a46:	f003 fc7f 	bl	800a348 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3708      	adds	r7, #8
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	4608      	mov	r0, r1
 8006a66:	4611      	mov	r1, r2
 8006a68:	461a      	mov	r2, r3
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	70fb      	strb	r3, [r7, #3]
 8006a6e:	460b      	mov	r3, r1
 8006a70:	803b      	strh	r3, [r7, #0]
 8006a72:	4613      	mov	r3, r2
 8006a74:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a76:	2300      	movs	r3, #0
 8006a78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	da0f      	bge.n	8006aa2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a82:	78fb      	ldrb	r3, [r7, #3]
 8006a84:	f003 020f 	and.w	r2, r3, #15
 8006a88:	4613      	mov	r3, r2
 8006a8a:	00db      	lsls	r3, r3, #3
 8006a8c:	4413      	add	r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	3310      	adds	r3, #16
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	4413      	add	r3, r2
 8006a96:	3304      	adds	r3, #4
 8006a98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	705a      	strb	r2, [r3, #1]
 8006aa0:	e00f      	b.n	8006ac2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006aa2:	78fb      	ldrb	r3, [r7, #3]
 8006aa4:	f003 020f 	and.w	r2, r3, #15
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	00db      	lsls	r3, r3, #3
 8006aac:	4413      	add	r3, r2
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	4413      	add	r3, r2
 8006ab8:	3304      	adds	r3, #4
 8006aba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006ac2:	78fb      	ldrb	r3, [r7, #3]
 8006ac4:	f003 030f 	and.w	r3, r3, #15
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006ace:	883b      	ldrh	r3, [r7, #0]
 8006ad0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	78ba      	ldrb	r2, [r7, #2]
 8006adc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	785b      	ldrb	r3, [r3, #1]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d004      	beq.n	8006af0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	461a      	mov	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006af0:	78bb      	ldrb	r3, [r7, #2]
 8006af2:	2b02      	cmp	r3, #2
 8006af4:	d102      	bne.n	8006afc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d101      	bne.n	8006b0a <HAL_PCD_EP_Open+0xae>
 8006b06:	2302      	movs	r3, #2
 8006b08:	e00e      	b.n	8006b28 <HAL_PCD_EP_Open+0xcc>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68f9      	ldr	r1, [r7, #12]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f002 fdff 	bl	800971c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006b26:	7afb      	ldrb	r3, [r7, #11]
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3710      	adds	r7, #16
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	460b      	mov	r3, r1
 8006b3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	da0f      	bge.n	8006b64 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b44:	78fb      	ldrb	r3, [r7, #3]
 8006b46:	f003 020f 	and.w	r2, r3, #15
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	00db      	lsls	r3, r3, #3
 8006b4e:	4413      	add	r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	3310      	adds	r3, #16
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	4413      	add	r3, r2
 8006b58:	3304      	adds	r3, #4
 8006b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	705a      	strb	r2, [r3, #1]
 8006b62:	e00f      	b.n	8006b84 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b64:	78fb      	ldrb	r3, [r7, #3]
 8006b66:	f003 020f 	and.w	r2, r3, #15
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	00db      	lsls	r3, r3, #3
 8006b6e:	4413      	add	r3, r2
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	4413      	add	r3, r2
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2200      	movs	r2, #0
 8006b82:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b84:	78fb      	ldrb	r3, [r7, #3]
 8006b86:	f003 030f 	and.w	r3, r3, #15
 8006b8a:	b2da      	uxtb	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d101      	bne.n	8006b9e <HAL_PCD_EP_Close+0x6e>
 8006b9a:	2302      	movs	r3, #2
 8006b9c:	e00e      	b.n	8006bbc <HAL_PCD_EP_Close+0x8c>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68f9      	ldr	r1, [r7, #12]
 8006bac:	4618      	mov	r0, r3
 8006bae:	f002 fe3d 	bl	800982c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3710      	adds	r7, #16
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b086      	sub	sp, #24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	607a      	str	r2, [r7, #4]
 8006bce:	603b      	str	r3, [r7, #0]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bd4:	7afb      	ldrb	r3, [r7, #11]
 8006bd6:	f003 020f 	and.w	r2, r3, #15
 8006bda:	4613      	mov	r3, r2
 8006bdc:	00db      	lsls	r3, r3, #3
 8006bde:	4413      	add	r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	4413      	add	r3, r2
 8006bea:	3304      	adds	r3, #4
 8006bec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	683a      	ldr	r2, [r7, #0]
 8006bf8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	2200      	movs	r2, #0
 8006c04:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c06:	7afb      	ldrb	r3, [r7, #11]
 8006c08:	f003 030f 	and.w	r3, r3, #15
 8006c0c:	b2da      	uxtb	r2, r3
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	799b      	ldrb	r3, [r3, #6]
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d102      	bne.n	8006c20 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6818      	ldr	r0, [r3, #0]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	799b      	ldrb	r3, [r3, #6]
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6979      	ldr	r1, [r7, #20]
 8006c2c:	f002 feda 	bl	80099e4 <USB_EPStartXfer>

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3718      	adds	r7, #24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
 8006c42:	460b      	mov	r3, r1
 8006c44:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006c46:	78fb      	ldrb	r3, [r7, #3]
 8006c48:	f003 020f 	and.w	r2, r3, #15
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	00db      	lsls	r3, r3, #3
 8006c52:	4413      	add	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	440b      	add	r3, r1
 8006c58:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006c5c:	681b      	ldr	r3, [r3, #0]
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr

08006c6a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b086      	sub	sp, #24
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	60f8      	str	r0, [r7, #12]
 8006c72:	607a      	str	r2, [r7, #4]
 8006c74:	603b      	str	r3, [r7, #0]
 8006c76:	460b      	mov	r3, r1
 8006c78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c7a:	7afb      	ldrb	r3, [r7, #11]
 8006c7c:	f003 020f 	and.w	r2, r3, #15
 8006c80:	4613      	mov	r3, r2
 8006c82:	00db      	lsls	r3, r3, #3
 8006c84:	4413      	add	r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	3310      	adds	r3, #16
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	4413      	add	r3, r2
 8006c8e:	3304      	adds	r3, #4
 8006c90:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	683a      	ldr	r2, [r7, #0]
 8006c9c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006caa:	7afb      	ldrb	r3, [r7, #11]
 8006cac:	f003 030f 	and.w	r3, r3, #15
 8006cb0:	b2da      	uxtb	r2, r3
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	799b      	ldrb	r3, [r3, #6]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d102      	bne.n	8006cc4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6818      	ldr	r0, [r3, #0]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	799b      	ldrb	r3, [r3, #6]
 8006ccc:	461a      	mov	r2, r3
 8006cce:	6979      	ldr	r1, [r7, #20]
 8006cd0:	f002 fe88 	bl	80099e4 <USB_EPStartXfer>

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3718      	adds	r7, #24
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006cde:	b580      	push	{r7, lr}
 8006ce0:	b084      	sub	sp, #16
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006cea:	78fb      	ldrb	r3, [r7, #3]
 8006cec:	f003 030f 	and.w	r3, r3, #15
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	7912      	ldrb	r2, [r2, #4]
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d901      	bls.n	8006cfc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e04f      	b.n	8006d9c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006cfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	da0f      	bge.n	8006d24 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d04:	78fb      	ldrb	r3, [r7, #3]
 8006d06:	f003 020f 	and.w	r2, r3, #15
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	00db      	lsls	r3, r3, #3
 8006d0e:	4413      	add	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	3310      	adds	r3, #16
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	4413      	add	r3, r2
 8006d18:	3304      	adds	r3, #4
 8006d1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	705a      	strb	r2, [r3, #1]
 8006d22:	e00d      	b.n	8006d40 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d24:	78fa      	ldrb	r2, [r7, #3]
 8006d26:	4613      	mov	r3, r2
 8006d28:	00db      	lsls	r3, r3, #3
 8006d2a:	4413      	add	r3, r2
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	4413      	add	r3, r2
 8006d36:	3304      	adds	r3, #4
 8006d38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2201      	movs	r2, #1
 8006d44:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d46:	78fb      	ldrb	r3, [r7, #3]
 8006d48:	f003 030f 	and.w	r3, r3, #15
 8006d4c:	b2da      	uxtb	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_PCD_EP_SetStall+0x82>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	e01d      	b.n	8006d9c <HAL_PCD_EP_SetStall+0xbe>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68f9      	ldr	r1, [r7, #12]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f003 fa16 	bl	800a1a0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d74:	78fb      	ldrb	r3, [r7, #3]
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d109      	bne.n	8006d92 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6818      	ldr	r0, [r3, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	7999      	ldrb	r1, [r3, #6]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	f003 fc07 	bl	800a5a0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	460b      	mov	r3, r1
 8006dae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006db0:	78fb      	ldrb	r3, [r7, #3]
 8006db2:	f003 030f 	and.w	r3, r3, #15
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	7912      	ldrb	r2, [r2, #4]
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d901      	bls.n	8006dc2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e042      	b.n	8006e48 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006dc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	da0f      	bge.n	8006dea <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006dca:	78fb      	ldrb	r3, [r7, #3]
 8006dcc:	f003 020f 	and.w	r2, r3, #15
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	00db      	lsls	r3, r3, #3
 8006dd4:	4413      	add	r3, r2
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	3310      	adds	r3, #16
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	4413      	add	r3, r2
 8006dde:	3304      	adds	r3, #4
 8006de0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2201      	movs	r2, #1
 8006de6:	705a      	strb	r2, [r3, #1]
 8006de8:	e00f      	b.n	8006e0a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006dea:	78fb      	ldrb	r3, [r7, #3]
 8006dec:	f003 020f 	and.w	r2, r3, #15
 8006df0:	4613      	mov	r3, r2
 8006df2:	00db      	lsls	r3, r3, #3
 8006df4:	4413      	add	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	4413      	add	r3, r2
 8006e00:	3304      	adds	r3, #4
 8006e02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2200      	movs	r2, #0
 8006e08:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e10:	78fb      	ldrb	r3, [r7, #3]
 8006e12:	f003 030f 	and.w	r3, r3, #15
 8006e16:	b2da      	uxtb	r2, r3
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	d101      	bne.n	8006e2a <HAL_PCD_EP_ClrStall+0x86>
 8006e26:	2302      	movs	r3, #2
 8006e28:	e00e      	b.n	8006e48 <HAL_PCD_EP_ClrStall+0xa4>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68f9      	ldr	r1, [r7, #12]
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f003 fa1f 	bl	800a27c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3710      	adds	r7, #16
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	460b      	mov	r3, r1
 8006e5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006e5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	da0c      	bge.n	8006e7e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e64:	78fb      	ldrb	r3, [r7, #3]
 8006e66:	f003 020f 	and.w	r2, r3, #15
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	00db      	lsls	r3, r3, #3
 8006e6e:	4413      	add	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	3310      	adds	r3, #16
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	4413      	add	r3, r2
 8006e78:	3304      	adds	r3, #4
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	e00c      	b.n	8006e98 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e7e:	78fb      	ldrb	r3, [r7, #3]
 8006e80:	f003 020f 	and.w	r2, r3, #15
 8006e84:	4613      	mov	r3, r2
 8006e86:	00db      	lsls	r3, r3, #3
 8006e88:	4413      	add	r3, r2
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	4413      	add	r3, r2
 8006e94:	3304      	adds	r3, #4
 8006e96:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68f9      	ldr	r1, [r7, #12]
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f003 f83e 	bl	8009f20 <USB_EPStopXfer>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006ea8:	7afb      	ldrb	r3, [r7, #11]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3710      	adds	r7, #16
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b08a      	sub	sp, #40	@ 0x28
 8006eb6:	af02      	add	r7, sp, #8
 8006eb8:	6078      	str	r0, [r7, #4]
 8006eba:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	4613      	mov	r3, r2
 8006eca:	00db      	lsls	r3, r3, #3
 8006ecc:	4413      	add	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	3310      	adds	r3, #16
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	695a      	ldr	r2, [r3, #20]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d901      	bls.n	8006eea <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e06b      	b.n	8006fc2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	691a      	ldr	r2, [r3, #16]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	69fa      	ldr	r2, [r7, #28]
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d902      	bls.n	8006f06 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	3303      	adds	r3, #3
 8006f0a:	089b      	lsrs	r3, r3, #2
 8006f0c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f0e:	e02a      	b.n	8006f66 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	691a      	ldr	r2, [r3, #16]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	1ad3      	subs	r3, r2, r3
 8006f1a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	69fa      	ldr	r2, [r7, #28]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d902      	bls.n	8006f2c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	3303      	adds	r3, #3
 8006f30:	089b      	lsrs	r3, r3, #2
 8006f32:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	68d9      	ldr	r1, [r3, #12]
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	b2da      	uxtb	r2, r3
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	4603      	mov	r3, r0
 8006f48:	6978      	ldr	r0, [r7, #20]
 8006f4a:	f003 f893 	bl	800a074 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	68da      	ldr	r2, [r3, #12]
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	441a      	add	r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	695a      	ldr	r2, [r3, #20]
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	441a      	add	r2, r3
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f72:	699b      	ldr	r3, [r3, #24]
 8006f74:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006f76:	69ba      	ldr	r2, [r7, #24]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d809      	bhi.n	8006f90 <PCD_WriteEmptyTxFifo+0xde>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	695a      	ldr	r2, [r3, #20]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d203      	bcs.n	8006f90 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1bf      	bne.n	8006f10 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	691a      	ldr	r2, [r3, #16]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	695b      	ldr	r3, [r3, #20]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d811      	bhi.n	8006fc0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	f003 030f 	and.w	r3, r3, #15
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	43db      	mvns	r3, r3
 8006fb6:	6939      	ldr	r1, [r7, #16]
 8006fb8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3720      	adds	r7, #32
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
	...

08006fcc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b088      	sub	sp, #32
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	333c      	adds	r3, #60	@ 0x3c
 8006fe4:	3304      	adds	r3, #4
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	015a      	lsls	r2, r3, #5
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	799b      	ldrb	r3, [r3, #6]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d17b      	bne.n	80070fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f003 0308 	and.w	r3, r3, #8
 8007008:	2b00      	cmp	r3, #0
 800700a:	d015      	beq.n	8007038 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	4a61      	ldr	r2, [pc, #388]	@ (8007194 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007010:	4293      	cmp	r3, r2
 8007012:	f240 80b9 	bls.w	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800701c:	2b00      	cmp	r3, #0
 800701e:	f000 80b3 	beq.w	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	015a      	lsls	r2, r3, #5
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	4413      	add	r3, r2
 800702a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702e:	461a      	mov	r2, r3
 8007030:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007034:	6093      	str	r3, [r2, #8]
 8007036:	e0a7      	b.n	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	f003 0320 	and.w	r3, r3, #32
 800703e:	2b00      	cmp	r3, #0
 8007040:	d009      	beq.n	8007056 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	015a      	lsls	r2, r3, #5
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	4413      	add	r3, r2
 800704a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800704e:	461a      	mov	r2, r3
 8007050:	2320      	movs	r3, #32
 8007052:	6093      	str	r3, [r2, #8]
 8007054:	e098      	b.n	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800705c:	2b00      	cmp	r3, #0
 800705e:	f040 8093 	bne.w	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	4a4b      	ldr	r2, [pc, #300]	@ (8007194 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d90f      	bls.n	800708a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00a      	beq.n	800708a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	015a      	lsls	r2, r3, #5
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	4413      	add	r3, r2
 800707c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007080:	461a      	mov	r2, r3
 8007082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007086:	6093      	str	r3, [r2, #8]
 8007088:	e07e      	b.n	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	4613      	mov	r3, r2
 800708e:	00db      	lsls	r3, r3, #3
 8007090:	4413      	add	r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	4413      	add	r3, r2
 800709c:	3304      	adds	r3, #4
 800709e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6a1a      	ldr	r2, [r3, #32]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	0159      	lsls	r1, r3, #5
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	440b      	add	r3, r1
 80070ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070b6:	1ad2      	subs	r2, r2, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d114      	bne.n	80070ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	691b      	ldr	r3, [r3, #16]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d109      	bne.n	80070de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6818      	ldr	r0, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80070d4:	461a      	mov	r2, r3
 80070d6:	2101      	movs	r1, #1
 80070d8:	f003 fa62 	bl	800a5a0 <USB_EP0_OutStart>
 80070dc:	e006      	b.n	80070ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	695b      	ldr	r3, [r3, #20]
 80070e6:	441a      	add	r2, r3
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	4619      	mov	r1, r3
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f005 fd4c 	bl	800cb90 <HAL_PCD_DataOutStageCallback>
 80070f8:	e046      	b.n	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	4a26      	ldr	r2, [pc, #152]	@ (8007198 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d124      	bne.n	800714c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00a      	beq.n	8007122 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	015a      	lsls	r2, r3, #5
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	4413      	add	r3, r2
 8007114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007118:	461a      	mov	r2, r3
 800711a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800711e:	6093      	str	r3, [r2, #8]
 8007120:	e032      	b.n	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	f003 0320 	and.w	r3, r3, #32
 8007128:	2b00      	cmp	r3, #0
 800712a:	d008      	beq.n	800713e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	015a      	lsls	r2, r3, #5
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	4413      	add	r3, r2
 8007134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007138:	461a      	mov	r2, r3
 800713a:	2320      	movs	r3, #32
 800713c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	4619      	mov	r1, r3
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f005 fd23 	bl	800cb90 <HAL_PCD_DataOutStageCallback>
 800714a:	e01d      	b.n	8007188 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d114      	bne.n	800717c <PCD_EP_OutXfrComplete_int+0x1b0>
 8007152:	6879      	ldr	r1, [r7, #4]
 8007154:	683a      	ldr	r2, [r7, #0]
 8007156:	4613      	mov	r3, r2
 8007158:	00db      	lsls	r3, r3, #3
 800715a:	4413      	add	r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	440b      	add	r3, r1
 8007160:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d108      	bne.n	800717c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6818      	ldr	r0, [r3, #0]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007174:	461a      	mov	r2, r3
 8007176:	2100      	movs	r1, #0
 8007178:	f003 fa12 	bl	800a5a0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	b2db      	uxtb	r3, r3
 8007180:	4619      	mov	r1, r3
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f005 fd04 	bl	800cb90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007188:	2300      	movs	r3, #0
}
 800718a:	4618      	mov	r0, r3
 800718c:	3720      	adds	r7, #32
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	4f54300a 	.word	0x4f54300a
 8007198:	4f54310a 	.word	0x4f54310a

0800719c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b086      	sub	sp, #24
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	333c      	adds	r3, #60	@ 0x3c
 80071b4:	3304      	adds	r3, #4
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	015a      	lsls	r2, r3, #5
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	4413      	add	r3, r2
 80071c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	4a15      	ldr	r2, [pc, #84]	@ (8007224 <PCD_EP_OutSetupPacket_int+0x88>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d90e      	bls.n	80071f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d009      	beq.n	80071f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	015a      	lsls	r2, r3, #5
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	4413      	add	r3, r2
 80071e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071e8:	461a      	mov	r2, r3
 80071ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f005 fcbb 	bl	800cb6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4a0a      	ldr	r2, [pc, #40]	@ (8007224 <PCD_EP_OutSetupPacket_int+0x88>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d90c      	bls.n	8007218 <PCD_EP_OutSetupPacket_int+0x7c>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	799b      	ldrb	r3, [r3, #6]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d108      	bne.n	8007218 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6818      	ldr	r0, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007210:	461a      	mov	r2, r3
 8007212:	2101      	movs	r1, #1
 8007214:	f003 f9c4 	bl	800a5a0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3718      	adds	r7, #24
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	4f54300a 	.word	0x4f54300a

08007228 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	460b      	mov	r3, r1
 8007232:	70fb      	strb	r3, [r7, #3]
 8007234:	4613      	mov	r3, r2
 8007236:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800723e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007240:	78fb      	ldrb	r3, [r7, #3]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d107      	bne.n	8007256 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007246:	883b      	ldrh	r3, [r7, #0]
 8007248:	0419      	lsls	r1, r3, #16
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	430a      	orrs	r2, r1
 8007252:	629a      	str	r2, [r3, #40]	@ 0x28
 8007254:	e028      	b.n	80072a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725c:	0c1b      	lsrs	r3, r3, #16
 800725e:	68ba      	ldr	r2, [r7, #8]
 8007260:	4413      	add	r3, r2
 8007262:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007264:	2300      	movs	r3, #0
 8007266:	73fb      	strb	r3, [r7, #15]
 8007268:	e00d      	b.n	8007286 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	7bfb      	ldrb	r3, [r7, #15]
 8007270:	3340      	adds	r3, #64	@ 0x40
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	0c1b      	lsrs	r3, r3, #16
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	4413      	add	r3, r2
 800727e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007280:	7bfb      	ldrb	r3, [r7, #15]
 8007282:	3301      	adds	r3, #1
 8007284:	73fb      	strb	r3, [r7, #15]
 8007286:	7bfa      	ldrb	r2, [r7, #15]
 8007288:	78fb      	ldrb	r3, [r7, #3]
 800728a:	3b01      	subs	r3, #1
 800728c:	429a      	cmp	r2, r3
 800728e:	d3ec      	bcc.n	800726a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007290:	883b      	ldrh	r3, [r7, #0]
 8007292:	0418      	lsls	r0, r3, #16
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6819      	ldr	r1, [r3, #0]
 8007298:	78fb      	ldrb	r3, [r7, #3]
 800729a:	3b01      	subs	r3, #1
 800729c:	68ba      	ldr	r2, [r7, #8]
 800729e:	4302      	orrs	r2, r0
 80072a0:	3340      	adds	r3, #64	@ 0x40
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	440b      	add	r3, r1
 80072a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3714      	adds	r7, #20
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr

080072b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80072b6:	b480      	push	{r7}
 80072b8:	b083      	sub	sp, #12
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	460b      	mov	r3, r1
 80072c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	887a      	ldrh	r2, [r7, #2]
 80072c8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	460b      	mov	r3, r1
 80072e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80072e4:	bf00      	nop
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 80072f4:	4b06      	ldr	r3, [pc, #24]	@ (8007310 <HAL_PWR_PVD_IRQHandler+0x20>)
 80072f6:	695b      	ldr	r3, [r3, #20]
 80072f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d005      	beq.n	800730c <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8007300:	f000 f808 	bl	8007314 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8007304:	4b02      	ldr	r3, [pc, #8]	@ (8007310 <HAL_PWR_PVD_IRQHandler+0x20>)
 8007306:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800730a:	615a      	str	r2, [r3, #20]
  }
}
 800730c:	bf00      	nop
 800730e:	bd80      	pop	{r7, pc}
 8007310:	40013c00 	.word	0x40013c00

08007314 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8007314:	b480      	push	{r7}
 8007316:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8007318:	bf00      	nop
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
	...

08007324 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b086      	sub	sp, #24
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d101      	bne.n	8007336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e267      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b00      	cmp	r3, #0
 8007340:	d075      	beq.n	800742e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007342:	4b88      	ldr	r3, [pc, #544]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 030c 	and.w	r3, r3, #12
 800734a:	2b04      	cmp	r3, #4
 800734c:	d00c      	beq.n	8007368 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800734e:	4b85      	ldr	r3, [pc, #532]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007356:	2b08      	cmp	r3, #8
 8007358:	d112      	bne.n	8007380 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800735a:	4b82      	ldr	r3, [pc, #520]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007362:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007366:	d10b      	bne.n	8007380 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007368:	4b7e      	ldr	r3, [pc, #504]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d05b      	beq.n	800742c <HAL_RCC_OscConfig+0x108>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d157      	bne.n	800742c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	e242      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007388:	d106      	bne.n	8007398 <HAL_RCC_OscConfig+0x74>
 800738a:	4b76      	ldr	r3, [pc, #472]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a75      	ldr	r2, [pc, #468]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007394:	6013      	str	r3, [r2, #0]
 8007396:	e01d      	b.n	80073d4 <HAL_RCC_OscConfig+0xb0>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073a0:	d10c      	bne.n	80073bc <HAL_RCC_OscConfig+0x98>
 80073a2:	4b70      	ldr	r3, [pc, #448]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a6f      	ldr	r2, [pc, #444]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073ac:	6013      	str	r3, [r2, #0]
 80073ae:	4b6d      	ldr	r3, [pc, #436]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a6c      	ldr	r2, [pc, #432]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073b8:	6013      	str	r3, [r2, #0]
 80073ba:	e00b      	b.n	80073d4 <HAL_RCC_OscConfig+0xb0>
 80073bc:	4b69      	ldr	r3, [pc, #420]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a68      	ldr	r2, [pc, #416]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073c6:	6013      	str	r3, [r2, #0]
 80073c8:	4b66      	ldr	r3, [pc, #408]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a65      	ldr	r2, [pc, #404]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d013      	beq.n	8007404 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073dc:	f7fa fd5a 	bl	8001e94 <HAL_GetTick>
 80073e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073e2:	e008      	b.n	80073f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073e4:	f7fa fd56 	bl	8001e94 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	2b64      	cmp	r3, #100	@ 0x64
 80073f0:	d901      	bls.n	80073f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e207      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073f6:	4b5b      	ldr	r3, [pc, #364]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d0f0      	beq.n	80073e4 <HAL_RCC_OscConfig+0xc0>
 8007402:	e014      	b.n	800742e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007404:	f7fa fd46 	bl	8001e94 <HAL_GetTick>
 8007408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800740a:	e008      	b.n	800741e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800740c:	f7fa fd42 	bl	8001e94 <HAL_GetTick>
 8007410:	4602      	mov	r2, r0
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	1ad3      	subs	r3, r2, r3
 8007416:	2b64      	cmp	r3, #100	@ 0x64
 8007418:	d901      	bls.n	800741e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e1f3      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800741e:	4b51      	ldr	r3, [pc, #324]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1f0      	bne.n	800740c <HAL_RCC_OscConfig+0xe8>
 800742a:	e000      	b.n	800742e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800742c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0302 	and.w	r3, r3, #2
 8007436:	2b00      	cmp	r3, #0
 8007438:	d063      	beq.n	8007502 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800743a:	4b4a      	ldr	r3, [pc, #296]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f003 030c 	and.w	r3, r3, #12
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00b      	beq.n	800745e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007446:	4b47      	ldr	r3, [pc, #284]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800744e:	2b08      	cmp	r3, #8
 8007450:	d11c      	bne.n	800748c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007452:	4b44      	ldr	r3, [pc, #272]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d116      	bne.n	800748c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800745e:	4b41      	ldr	r3, [pc, #260]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b00      	cmp	r3, #0
 8007468:	d005      	beq.n	8007476 <HAL_RCC_OscConfig+0x152>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	2b01      	cmp	r3, #1
 8007470:	d001      	beq.n	8007476 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e1c7      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007476:	4b3b      	ldr	r3, [pc, #236]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	00db      	lsls	r3, r3, #3
 8007484:	4937      	ldr	r1, [pc, #220]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007486:	4313      	orrs	r3, r2
 8007488:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800748a:	e03a      	b.n	8007502 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d020      	beq.n	80074d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007494:	4b34      	ldr	r3, [pc, #208]	@ (8007568 <HAL_RCC_OscConfig+0x244>)
 8007496:	2201      	movs	r2, #1
 8007498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800749a:	f7fa fcfb 	bl	8001e94 <HAL_GetTick>
 800749e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074a0:	e008      	b.n	80074b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074a2:	f7fa fcf7 	bl	8001e94 <HAL_GetTick>
 80074a6:	4602      	mov	r2, r0
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	1ad3      	subs	r3, r2, r3
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d901      	bls.n	80074b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e1a8      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074b4:	4b2b      	ldr	r3, [pc, #172]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d0f0      	beq.n	80074a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074c0:	4b28      	ldr	r3, [pc, #160]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	00db      	lsls	r3, r3, #3
 80074ce:	4925      	ldr	r1, [pc, #148]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80074d0:	4313      	orrs	r3, r2
 80074d2:	600b      	str	r3, [r1, #0]
 80074d4:	e015      	b.n	8007502 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074d6:	4b24      	ldr	r3, [pc, #144]	@ (8007568 <HAL_RCC_OscConfig+0x244>)
 80074d8:	2200      	movs	r2, #0
 80074da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074dc:	f7fa fcda 	bl	8001e94 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074e4:	f7fa fcd6 	bl	8001e94 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e187      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 0302 	and.w	r3, r3, #2
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1f0      	bne.n	80074e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f003 0308 	and.w	r3, r3, #8
 800750a:	2b00      	cmp	r3, #0
 800750c:	d036      	beq.n	800757c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d016      	beq.n	8007544 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007516:	4b15      	ldr	r3, [pc, #84]	@ (800756c <HAL_RCC_OscConfig+0x248>)
 8007518:	2201      	movs	r2, #1
 800751a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800751c:	f7fa fcba 	bl	8001e94 <HAL_GetTick>
 8007520:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007522:	e008      	b.n	8007536 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007524:	f7fa fcb6 	bl	8001e94 <HAL_GetTick>
 8007528:	4602      	mov	r2, r0
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	2b02      	cmp	r3, #2
 8007530:	d901      	bls.n	8007536 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e167      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007536:	4b0b      	ldr	r3, [pc, #44]	@ (8007564 <HAL_RCC_OscConfig+0x240>)
 8007538:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800753a:	f003 0302 	and.w	r3, r3, #2
 800753e:	2b00      	cmp	r3, #0
 8007540:	d0f0      	beq.n	8007524 <HAL_RCC_OscConfig+0x200>
 8007542:	e01b      	b.n	800757c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007544:	4b09      	ldr	r3, [pc, #36]	@ (800756c <HAL_RCC_OscConfig+0x248>)
 8007546:	2200      	movs	r2, #0
 8007548:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800754a:	f7fa fca3 	bl	8001e94 <HAL_GetTick>
 800754e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007550:	e00e      	b.n	8007570 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007552:	f7fa fc9f 	bl	8001e94 <HAL_GetTick>
 8007556:	4602      	mov	r2, r0
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	1ad3      	subs	r3, r2, r3
 800755c:	2b02      	cmp	r3, #2
 800755e:	d907      	bls.n	8007570 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007560:	2303      	movs	r3, #3
 8007562:	e150      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
 8007564:	40023800 	.word	0x40023800
 8007568:	42470000 	.word	0x42470000
 800756c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007570:	4b88      	ldr	r3, [pc, #544]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	d1ea      	bne.n	8007552 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0304 	and.w	r3, r3, #4
 8007584:	2b00      	cmp	r3, #0
 8007586:	f000 8097 	beq.w	80076b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800758a:	2300      	movs	r3, #0
 800758c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800758e:	4b81      	ldr	r3, [pc, #516]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10f      	bne.n	80075ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800759a:	2300      	movs	r3, #0
 800759c:	60bb      	str	r3, [r7, #8]
 800759e:	4b7d      	ldr	r3, [pc, #500]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 80075a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a2:	4a7c      	ldr	r2, [pc, #496]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 80075a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80075aa:	4b7a      	ldr	r3, [pc, #488]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 80075ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075b2:	60bb      	str	r3, [r7, #8]
 80075b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075b6:	2301      	movs	r3, #1
 80075b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075ba:	4b77      	ldr	r3, [pc, #476]	@ (8007798 <HAL_RCC_OscConfig+0x474>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d118      	bne.n	80075f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075c6:	4b74      	ldr	r3, [pc, #464]	@ (8007798 <HAL_RCC_OscConfig+0x474>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a73      	ldr	r2, [pc, #460]	@ (8007798 <HAL_RCC_OscConfig+0x474>)
 80075cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075d2:	f7fa fc5f 	bl	8001e94 <HAL_GetTick>
 80075d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075d8:	e008      	b.n	80075ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075da:	f7fa fc5b 	bl	8001e94 <HAL_GetTick>
 80075de:	4602      	mov	r2, r0
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	1ad3      	subs	r3, r2, r3
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d901      	bls.n	80075ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80075e8:	2303      	movs	r3, #3
 80075ea:	e10c      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075ec:	4b6a      	ldr	r3, [pc, #424]	@ (8007798 <HAL_RCC_OscConfig+0x474>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d0f0      	beq.n	80075da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d106      	bne.n	800760e <HAL_RCC_OscConfig+0x2ea>
 8007600:	4b64      	ldr	r3, [pc, #400]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007604:	4a63      	ldr	r2, [pc, #396]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007606:	f043 0301 	orr.w	r3, r3, #1
 800760a:	6713      	str	r3, [r2, #112]	@ 0x70
 800760c:	e01c      	b.n	8007648 <HAL_RCC_OscConfig+0x324>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	2b05      	cmp	r3, #5
 8007614:	d10c      	bne.n	8007630 <HAL_RCC_OscConfig+0x30c>
 8007616:	4b5f      	ldr	r3, [pc, #380]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800761a:	4a5e      	ldr	r2, [pc, #376]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 800761c:	f043 0304 	orr.w	r3, r3, #4
 8007620:	6713      	str	r3, [r2, #112]	@ 0x70
 8007622:	4b5c      	ldr	r3, [pc, #368]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007626:	4a5b      	ldr	r2, [pc, #364]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007628:	f043 0301 	orr.w	r3, r3, #1
 800762c:	6713      	str	r3, [r2, #112]	@ 0x70
 800762e:	e00b      	b.n	8007648 <HAL_RCC_OscConfig+0x324>
 8007630:	4b58      	ldr	r3, [pc, #352]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007634:	4a57      	ldr	r2, [pc, #348]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007636:	f023 0301 	bic.w	r3, r3, #1
 800763a:	6713      	str	r3, [r2, #112]	@ 0x70
 800763c:	4b55      	ldr	r3, [pc, #340]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 800763e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007640:	4a54      	ldr	r2, [pc, #336]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007642:	f023 0304 	bic.w	r3, r3, #4
 8007646:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d015      	beq.n	800767c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007650:	f7fa fc20 	bl	8001e94 <HAL_GetTick>
 8007654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007656:	e00a      	b.n	800766e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007658:	f7fa fc1c 	bl	8001e94 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007666:	4293      	cmp	r3, r2
 8007668:	d901      	bls.n	800766e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e0cb      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800766e:	4b49      	ldr	r3, [pc, #292]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007672:	f003 0302 	and.w	r3, r3, #2
 8007676:	2b00      	cmp	r3, #0
 8007678:	d0ee      	beq.n	8007658 <HAL_RCC_OscConfig+0x334>
 800767a:	e014      	b.n	80076a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800767c:	f7fa fc0a 	bl	8001e94 <HAL_GetTick>
 8007680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007682:	e00a      	b.n	800769a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007684:	f7fa fc06 	bl	8001e94 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007692:	4293      	cmp	r3, r2
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e0b5      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800769a:	4b3e      	ldr	r3, [pc, #248]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 800769c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800769e:	f003 0302 	and.w	r3, r3, #2
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1ee      	bne.n	8007684 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80076a6:	7dfb      	ldrb	r3, [r7, #23]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d105      	bne.n	80076b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076ac:	4b39      	ldr	r3, [pc, #228]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 80076ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b0:	4a38      	ldr	r2, [pc, #224]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 80076b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 80a1 	beq.w	8007804 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80076c2:	4b34      	ldr	r3, [pc, #208]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	f003 030c 	and.w	r3, r3, #12
 80076ca:	2b08      	cmp	r3, #8
 80076cc:	d05c      	beq.n	8007788 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	699b      	ldr	r3, [r3, #24]
 80076d2:	2b02      	cmp	r3, #2
 80076d4:	d141      	bne.n	800775a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076d6:	4b31      	ldr	r3, [pc, #196]	@ (800779c <HAL_RCC_OscConfig+0x478>)
 80076d8:	2200      	movs	r2, #0
 80076da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076dc:	f7fa fbda 	bl	8001e94 <HAL_GetTick>
 80076e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076e2:	e008      	b.n	80076f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076e4:	f7fa fbd6 	bl	8001e94 <HAL_GetTick>
 80076e8:	4602      	mov	r2, r0
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	1ad3      	subs	r3, r2, r3
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d901      	bls.n	80076f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80076f2:	2303      	movs	r3, #3
 80076f4:	e087      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076f6:	4b27      	ldr	r3, [pc, #156]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1f0      	bne.n	80076e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	69da      	ldr	r2, [r3, #28]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	431a      	orrs	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007710:	019b      	lsls	r3, r3, #6
 8007712:	431a      	orrs	r2, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007718:	085b      	lsrs	r3, r3, #1
 800771a:	3b01      	subs	r3, #1
 800771c:	041b      	lsls	r3, r3, #16
 800771e:	431a      	orrs	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007724:	061b      	lsls	r3, r3, #24
 8007726:	491b      	ldr	r1, [pc, #108]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 8007728:	4313      	orrs	r3, r2
 800772a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800772c:	4b1b      	ldr	r3, [pc, #108]	@ (800779c <HAL_RCC_OscConfig+0x478>)
 800772e:	2201      	movs	r2, #1
 8007730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007732:	f7fa fbaf 	bl	8001e94 <HAL_GetTick>
 8007736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007738:	e008      	b.n	800774c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800773a:	f7fa fbab 	bl	8001e94 <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	2b02      	cmp	r3, #2
 8007746:	d901      	bls.n	800774c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e05c      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800774c:	4b11      	ldr	r3, [pc, #68]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007754:	2b00      	cmp	r3, #0
 8007756:	d0f0      	beq.n	800773a <HAL_RCC_OscConfig+0x416>
 8007758:	e054      	b.n	8007804 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800775a:	4b10      	ldr	r3, [pc, #64]	@ (800779c <HAL_RCC_OscConfig+0x478>)
 800775c:	2200      	movs	r2, #0
 800775e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007760:	f7fa fb98 	bl	8001e94 <HAL_GetTick>
 8007764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007766:	e008      	b.n	800777a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007768:	f7fa fb94 	bl	8001e94 <HAL_GetTick>
 800776c:	4602      	mov	r2, r0
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	2b02      	cmp	r3, #2
 8007774:	d901      	bls.n	800777a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	e045      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800777a:	4b06      	ldr	r3, [pc, #24]	@ (8007794 <HAL_RCC_OscConfig+0x470>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1f0      	bne.n	8007768 <HAL_RCC_OscConfig+0x444>
 8007786:	e03d      	b.n	8007804 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d107      	bne.n	80077a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e038      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
 8007794:	40023800 	.word	0x40023800
 8007798:	40007000 	.word	0x40007000
 800779c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80077a0:	4b1b      	ldr	r3, [pc, #108]	@ (8007810 <HAL_RCC_OscConfig+0x4ec>)
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	699b      	ldr	r3, [r3, #24]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d028      	beq.n	8007800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d121      	bne.n	8007800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d11a      	bne.n	8007800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80077d0:	4013      	ands	r3, r2
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80077d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077d8:	4293      	cmp	r3, r2
 80077da:	d111      	bne.n	8007800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	3b01      	subs	r3, #1
 80077ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d107      	bne.n	8007800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d001      	beq.n	8007804 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e000      	b.n	8007806 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	3718      	adds	r7, #24
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	40023800 	.word	0x40023800

08007814 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d101      	bne.n	8007828 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	e0cc      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007828:	4b68      	ldr	r3, [pc, #416]	@ (80079cc <HAL_RCC_ClockConfig+0x1b8>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0307 	and.w	r3, r3, #7
 8007830:	683a      	ldr	r2, [r7, #0]
 8007832:	429a      	cmp	r2, r3
 8007834:	d90c      	bls.n	8007850 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007836:	4b65      	ldr	r3, [pc, #404]	@ (80079cc <HAL_RCC_ClockConfig+0x1b8>)
 8007838:	683a      	ldr	r2, [r7, #0]
 800783a:	b2d2      	uxtb	r2, r2
 800783c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800783e:	4b63      	ldr	r3, [pc, #396]	@ (80079cc <HAL_RCC_ClockConfig+0x1b8>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0307 	and.w	r3, r3, #7
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d001      	beq.n	8007850 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e0b8      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0302 	and.w	r3, r3, #2
 8007858:	2b00      	cmp	r3, #0
 800785a:	d020      	beq.n	800789e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 0304 	and.w	r3, r3, #4
 8007864:	2b00      	cmp	r3, #0
 8007866:	d005      	beq.n	8007874 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007868:	4b59      	ldr	r3, [pc, #356]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	4a58      	ldr	r2, [pc, #352]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 800786e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007872:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f003 0308 	and.w	r3, r3, #8
 800787c:	2b00      	cmp	r3, #0
 800787e:	d005      	beq.n	800788c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007880:	4b53      	ldr	r3, [pc, #332]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	4a52      	ldr	r2, [pc, #328]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007886:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800788a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800788c:	4b50      	ldr	r3, [pc, #320]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	494d      	ldr	r1, [pc, #308]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 800789a:	4313      	orrs	r3, r2
 800789c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d044      	beq.n	8007934 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d107      	bne.n	80078c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078b2:	4b47      	ldr	r3, [pc, #284]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d119      	bne.n	80078f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e07f      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d003      	beq.n	80078d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078ce:	2b03      	cmp	r3, #3
 80078d0:	d107      	bne.n	80078e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078d2:	4b3f      	ldr	r3, [pc, #252]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d109      	bne.n	80078f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e06f      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078e2:	4b3b      	ldr	r3, [pc, #236]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d101      	bne.n	80078f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e067      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078f2:	4b37      	ldr	r3, [pc, #220]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	f023 0203 	bic.w	r2, r3, #3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	4934      	ldr	r1, [pc, #208]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007900:	4313      	orrs	r3, r2
 8007902:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007904:	f7fa fac6 	bl	8001e94 <HAL_GetTick>
 8007908:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800790a:	e00a      	b.n	8007922 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800790c:	f7fa fac2 	bl	8001e94 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800791a:	4293      	cmp	r3, r2
 800791c:	d901      	bls.n	8007922 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800791e:	2303      	movs	r3, #3
 8007920:	e04f      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007922:	4b2b      	ldr	r3, [pc, #172]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f003 020c 	and.w	r2, r3, #12
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	429a      	cmp	r2, r3
 8007932:	d1eb      	bne.n	800790c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007934:	4b25      	ldr	r3, [pc, #148]	@ (80079cc <HAL_RCC_ClockConfig+0x1b8>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0307 	and.w	r3, r3, #7
 800793c:	683a      	ldr	r2, [r7, #0]
 800793e:	429a      	cmp	r2, r3
 8007940:	d20c      	bcs.n	800795c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007942:	4b22      	ldr	r3, [pc, #136]	@ (80079cc <HAL_RCC_ClockConfig+0x1b8>)
 8007944:	683a      	ldr	r2, [r7, #0]
 8007946:	b2d2      	uxtb	r2, r2
 8007948:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800794a:	4b20      	ldr	r3, [pc, #128]	@ (80079cc <HAL_RCC_ClockConfig+0x1b8>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 0307 	and.w	r3, r3, #7
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	429a      	cmp	r2, r3
 8007956:	d001      	beq.n	800795c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e032      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f003 0304 	and.w	r3, r3, #4
 8007964:	2b00      	cmp	r3, #0
 8007966:	d008      	beq.n	800797a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007968:	4b19      	ldr	r3, [pc, #100]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	4916      	ldr	r1, [pc, #88]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007976:	4313      	orrs	r3, r2
 8007978:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f003 0308 	and.w	r3, r3, #8
 8007982:	2b00      	cmp	r3, #0
 8007984:	d009      	beq.n	800799a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007986:	4b12      	ldr	r3, [pc, #72]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	490e      	ldr	r1, [pc, #56]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007996:	4313      	orrs	r3, r2
 8007998:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800799a:	f000 f821 	bl	80079e0 <HAL_RCC_GetSysClockFreq>
 800799e:	4602      	mov	r2, r0
 80079a0:	4b0b      	ldr	r3, [pc, #44]	@ (80079d0 <HAL_RCC_ClockConfig+0x1bc>)
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	091b      	lsrs	r3, r3, #4
 80079a6:	f003 030f 	and.w	r3, r3, #15
 80079aa:	490a      	ldr	r1, [pc, #40]	@ (80079d4 <HAL_RCC_ClockConfig+0x1c0>)
 80079ac:	5ccb      	ldrb	r3, [r1, r3]
 80079ae:	fa22 f303 	lsr.w	r3, r2, r3
 80079b2:	4a09      	ldr	r2, [pc, #36]	@ (80079d8 <HAL_RCC_ClockConfig+0x1c4>)
 80079b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80079b6:	4b09      	ldr	r3, [pc, #36]	@ (80079dc <HAL_RCC_ClockConfig+0x1c8>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fa fa26 	bl	8001e0c <HAL_InitTick>

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	40023c00 	.word	0x40023c00
 80079d0:	40023800 	.word	0x40023800
 80079d4:	0800d668 	.word	0x0800d668
 80079d8:	20000014 	.word	0x20000014
 80079dc:	20000018 	.word	0x20000018

080079e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079e4:	b090      	sub	sp, #64	@ 0x40
 80079e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80079e8:	2300      	movs	r3, #0
 80079ea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80079f0:	2300      	movs	r3, #0
 80079f2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80079f4:	2300      	movs	r3, #0
 80079f6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80079f8:	4b59      	ldr	r3, [pc, #356]	@ (8007b60 <HAL_RCC_GetSysClockFreq+0x180>)
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	f003 030c 	and.w	r3, r3, #12
 8007a00:	2b08      	cmp	r3, #8
 8007a02:	d00d      	beq.n	8007a20 <HAL_RCC_GetSysClockFreq+0x40>
 8007a04:	2b08      	cmp	r3, #8
 8007a06:	f200 80a1 	bhi.w	8007b4c <HAL_RCC_GetSysClockFreq+0x16c>
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d002      	beq.n	8007a14 <HAL_RCC_GetSysClockFreq+0x34>
 8007a0e:	2b04      	cmp	r3, #4
 8007a10:	d003      	beq.n	8007a1a <HAL_RCC_GetSysClockFreq+0x3a>
 8007a12:	e09b      	b.n	8007b4c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a14:	4b53      	ldr	r3, [pc, #332]	@ (8007b64 <HAL_RCC_GetSysClockFreq+0x184>)
 8007a16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a18:	e09b      	b.n	8007b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007a1a:	4b53      	ldr	r3, [pc, #332]	@ (8007b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a1e:	e098      	b.n	8007b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a20:	4b4f      	ldr	r3, [pc, #316]	@ (8007b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a2a:	4b4d      	ldr	r3, [pc, #308]	@ (8007b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d028      	beq.n	8007a88 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a36:	4b4a      	ldr	r3, [pc, #296]	@ (8007b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	099b      	lsrs	r3, r3, #6
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	623b      	str	r3, [r7, #32]
 8007a40:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a42:	6a3b      	ldr	r3, [r7, #32]
 8007a44:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007a48:	2100      	movs	r1, #0
 8007a4a:	4b47      	ldr	r3, [pc, #284]	@ (8007b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a4c:	fb03 f201 	mul.w	r2, r3, r1
 8007a50:	2300      	movs	r3, #0
 8007a52:	fb00 f303 	mul.w	r3, r0, r3
 8007a56:	4413      	add	r3, r2
 8007a58:	4a43      	ldr	r2, [pc, #268]	@ (8007b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a5a:	fba0 1202 	umull	r1, r2, r0, r2
 8007a5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a60:	460a      	mov	r2, r1
 8007a62:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007a64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a66:	4413      	add	r3, r2
 8007a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	61bb      	str	r3, [r7, #24]
 8007a70:	61fa      	str	r2, [r7, #28]
 8007a72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a76:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007a7a:	f7f9 f853 	bl	8000b24 <__aeabi_uldivmod>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	460b      	mov	r3, r1
 8007a82:	4613      	mov	r3, r2
 8007a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a86:	e053      	b.n	8007b30 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a88:	4b35      	ldr	r3, [pc, #212]	@ (8007b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	099b      	lsrs	r3, r3, #6
 8007a8e:	2200      	movs	r2, #0
 8007a90:	613b      	str	r3, [r7, #16]
 8007a92:	617a      	str	r2, [r7, #20]
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007a9a:	f04f 0b00 	mov.w	fp, #0
 8007a9e:	4652      	mov	r2, sl
 8007aa0:	465b      	mov	r3, fp
 8007aa2:	f04f 0000 	mov.w	r0, #0
 8007aa6:	f04f 0100 	mov.w	r1, #0
 8007aaa:	0159      	lsls	r1, r3, #5
 8007aac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ab0:	0150      	lsls	r0, r2, #5
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	ebb2 080a 	subs.w	r8, r2, sl
 8007aba:	eb63 090b 	sbc.w	r9, r3, fp
 8007abe:	f04f 0200 	mov.w	r2, #0
 8007ac2:	f04f 0300 	mov.w	r3, #0
 8007ac6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007aca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007ace:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007ad2:	ebb2 0408 	subs.w	r4, r2, r8
 8007ad6:	eb63 0509 	sbc.w	r5, r3, r9
 8007ada:	f04f 0200 	mov.w	r2, #0
 8007ade:	f04f 0300 	mov.w	r3, #0
 8007ae2:	00eb      	lsls	r3, r5, #3
 8007ae4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ae8:	00e2      	lsls	r2, r4, #3
 8007aea:	4614      	mov	r4, r2
 8007aec:	461d      	mov	r5, r3
 8007aee:	eb14 030a 	adds.w	r3, r4, sl
 8007af2:	603b      	str	r3, [r7, #0]
 8007af4:	eb45 030b 	adc.w	r3, r5, fp
 8007af8:	607b      	str	r3, [r7, #4]
 8007afa:	f04f 0200 	mov.w	r2, #0
 8007afe:	f04f 0300 	mov.w	r3, #0
 8007b02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007b06:	4629      	mov	r1, r5
 8007b08:	028b      	lsls	r3, r1, #10
 8007b0a:	4621      	mov	r1, r4
 8007b0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b10:	4621      	mov	r1, r4
 8007b12:	028a      	lsls	r2, r1, #10
 8007b14:	4610      	mov	r0, r2
 8007b16:	4619      	mov	r1, r3
 8007b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	60bb      	str	r3, [r7, #8]
 8007b1e:	60fa      	str	r2, [r7, #12]
 8007b20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b24:	f7f8 fffe 	bl	8000b24 <__aeabi_uldivmod>
 8007b28:	4602      	mov	r2, r0
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	4613      	mov	r3, r2
 8007b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007b30:	4b0b      	ldr	r3, [pc, #44]	@ (8007b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	0c1b      	lsrs	r3, r3, #16
 8007b36:	f003 0303 	and.w	r3, r3, #3
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	005b      	lsls	r3, r3, #1
 8007b3e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007b40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b4a:	e002      	b.n	8007b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b4c:	4b05      	ldr	r3, [pc, #20]	@ (8007b64 <HAL_RCC_GetSysClockFreq+0x184>)
 8007b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3740      	adds	r7, #64	@ 0x40
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b5e:	bf00      	nop
 8007b60:	40023800 	.word	0x40023800
 8007b64:	00f42400 	.word	0x00f42400
 8007b68:	017d7840 	.word	0x017d7840

08007b6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b70:	4b03      	ldr	r3, [pc, #12]	@ (8007b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b72:	681b      	ldr	r3, [r3, #0]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	20000014 	.word	0x20000014

08007b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007b88:	f7ff fff0 	bl	8007b6c <HAL_RCC_GetHCLKFreq>
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	4b05      	ldr	r3, [pc, #20]	@ (8007ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	0a9b      	lsrs	r3, r3, #10
 8007b94:	f003 0307 	and.w	r3, r3, #7
 8007b98:	4903      	ldr	r1, [pc, #12]	@ (8007ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b9a:	5ccb      	ldrb	r3, [r1, r3]
 8007b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	bd80      	pop	{r7, pc}
 8007ba4:	40023800 	.word	0x40023800
 8007ba8:	0800d678 	.word	0x0800d678

08007bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007bb0:	f7ff ffdc 	bl	8007b6c <HAL_RCC_GetHCLKFreq>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	4b05      	ldr	r3, [pc, #20]	@ (8007bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	0b5b      	lsrs	r3, r3, #13
 8007bbc:	f003 0307 	and.w	r3, r3, #7
 8007bc0:	4903      	ldr	r1, [pc, #12]	@ (8007bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007bc2:	5ccb      	ldrb	r3, [r1, r3]
 8007bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	40023800 	.word	0x40023800
 8007bd0:	0800d678 	.word	0x0800d678

08007bd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d101      	bne.n	8007be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	e042      	b.n	8007c6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d106      	bne.n	8007c00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f7f9 ff58 	bl	8001ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2224      	movs	r2, #36	@ 0x24
 8007c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68da      	ldr	r2, [r3, #12]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 ff95 	bl	8008b48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	691a      	ldr	r2, [r3, #16]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007c2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	695a      	ldr	r2, [r3, #20]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007c3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	68da      	ldr	r2, [r3, #12]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2220      	movs	r2, #32
 8007c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2220      	movs	r2, #32
 8007c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3708      	adds	r7, #8
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b08c      	sub	sp, #48	@ 0x30
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	2b20      	cmp	r3, #32
 8007c8c:	d162      	bne.n	8007d54 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <HAL_UART_Transmit_DMA+0x26>
 8007c94:	88fb      	ldrh	r3, [r7, #6]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d101      	bne.n	8007c9e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e05b      	b.n	8007d56 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	88fa      	ldrh	r2, [r7, #6]
 8007ca8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	88fa      	ldrh	r2, [r7, #6]
 8007cae:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2221      	movs	r2, #33	@ 0x21
 8007cba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc2:	4a27      	ldr	r2, [pc, #156]	@ (8007d60 <HAL_UART_Transmit_DMA+0xec>)
 8007cc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cca:	4a26      	ldr	r2, [pc, #152]	@ (8007d64 <HAL_UART_Transmit_DMA+0xf0>)
 8007ccc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd2:	4a25      	ldr	r2, [pc, #148]	@ (8007d68 <HAL_UART_Transmit_DMA+0xf4>)
 8007cd4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cda:	2200      	movs	r2, #0
 8007cdc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007cde:	f107 0308 	add.w	r3, r7, #8
 8007ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cea:	6819      	ldr	r1, [r3, #0]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3304      	adds	r3, #4
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	88fb      	ldrh	r3, [r7, #6]
 8007cf6:	f7fa fe67 	bl	80029c8 <HAL_DMA_Start_IT>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d008      	beq.n	8007d12 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2210      	movs	r2, #16
 8007d04:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2220      	movs	r2, #32
 8007d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e021      	b.n	8007d56 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d1a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	3314      	adds	r3, #20
 8007d22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	e853 3f00 	ldrex	r3, [r3]
 8007d2a:	617b      	str	r3, [r7, #20]
   return(result);
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	3314      	adds	r3, #20
 8007d3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8007d3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d40:	6a39      	ldr	r1, [r7, #32]
 8007d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d44:	e841 2300 	strex	r3, r2, [r1]
 8007d48:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d1e5      	bne.n	8007d1c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8007d50:	2300      	movs	r3, #0
 8007d52:	e000      	b.n	8007d56 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8007d54:	2302      	movs	r3, #2
  }
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3730      	adds	r7, #48	@ 0x30
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	080083c5 	.word	0x080083c5
 8007d64:	0800845f 	.word	0x0800845f
 8007d68:	080085e3 	.word	0x080085e3

08007d6c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b08c      	sub	sp, #48	@ 0x30
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	4613      	mov	r3, r2
 8007d78:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	2b20      	cmp	r3, #32
 8007d84:	d146      	bne.n	8007e14 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d002      	beq.n	8007d92 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007d8c:	88fb      	ldrh	r3, [r7, #6]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d101      	bne.n	8007d96 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e03f      	b.n	8007e16 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007da2:	88fb      	ldrh	r3, [r7, #6]
 8007da4:	461a      	mov	r2, r3
 8007da6:	68b9      	ldr	r1, [r7, #8]
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f000 fc65 	bl	8008678 <UART_Start_Receive_DMA>
 8007dae:	4603      	mov	r3, r0
 8007db0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d125      	bne.n	8007e08 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	613b      	str	r3, [r7, #16]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	613b      	str	r3, [r7, #16]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	613b      	str	r3, [r7, #16]
 8007dd0:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	330c      	adds	r3, #12
 8007dd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	e853 3f00 	ldrex	r3, [r3]
 8007de0:	617b      	str	r3, [r7, #20]
   return(result);
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	f043 0310 	orr.w	r3, r3, #16
 8007de8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	330c      	adds	r3, #12
 8007df0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007df2:	627a      	str	r2, [r7, #36]	@ 0x24
 8007df4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df6:	6a39      	ldr	r1, [r7, #32]
 8007df8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dfa:	e841 2300 	strex	r3, r2, [r1]
 8007dfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1e5      	bne.n	8007dd2 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8007e06:	e002      	b.n	8007e0e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007e0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007e12:	e000      	b.n	8007e16 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8007e14:	2302      	movs	r3, #2
  }
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3730      	adds	r7, #48	@ 0x30
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
	...

08007e20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b0ba      	sub	sp, #232	@ 0xe8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007e46:	2300      	movs	r3, #0
 8007e48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e56:	f003 030f 	and.w	r3, r3, #15
 8007e5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007e5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d10f      	bne.n	8007e86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e6a:	f003 0320 	and.w	r3, r3, #32
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d009      	beq.n	8007e86 <HAL_UART_IRQHandler+0x66>
 8007e72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e76:	f003 0320 	and.w	r3, r3, #32
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d003      	beq.n	8007e86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 fda4 	bl	80089cc <UART_Receive_IT>
      return;
 8007e84:	e273      	b.n	800836e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007e86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	f000 80de 	beq.w	800804c <HAL_UART_IRQHandler+0x22c>
 8007e90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e94:	f003 0301 	and.w	r3, r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d106      	bne.n	8007eaa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ea0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 80d1 	beq.w	800804c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eae:	f003 0301 	and.w	r3, r3, #1
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d00b      	beq.n	8007ece <HAL_UART_IRQHandler+0xae>
 8007eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d005      	beq.n	8007ece <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ec6:	f043 0201 	orr.w	r2, r3, #1
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ed2:	f003 0304 	and.w	r3, r3, #4
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00b      	beq.n	8007ef2 <HAL_UART_IRQHandler+0xd2>
 8007eda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ede:	f003 0301 	and.w	r3, r3, #1
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d005      	beq.n	8007ef2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eea:	f043 0202 	orr.w	r2, r3, #2
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ef6:	f003 0302 	and.w	r3, r3, #2
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00b      	beq.n	8007f16 <HAL_UART_IRQHandler+0xf6>
 8007efe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f02:	f003 0301 	and.w	r3, r3, #1
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d005      	beq.n	8007f16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f0e:	f043 0204 	orr.w	r2, r3, #4
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f1a:	f003 0308 	and.w	r3, r3, #8
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d011      	beq.n	8007f46 <HAL_UART_IRQHandler+0x126>
 8007f22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f26:	f003 0320 	and.w	r3, r3, #32
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d105      	bne.n	8007f3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d005      	beq.n	8007f46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f3e:	f043 0208 	orr.w	r2, r3, #8
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f000 820a 	beq.w	8008364 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f54:	f003 0320 	and.w	r3, r3, #32
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d008      	beq.n	8007f6e <HAL_UART_IRQHandler+0x14e>
 8007f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f60:	f003 0320 	and.w	r3, r3, #32
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d002      	beq.n	8007f6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 fd2f 	bl	80089cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	695b      	ldr	r3, [r3, #20]
 8007f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f78:	2b40      	cmp	r3, #64	@ 0x40
 8007f7a:	bf0c      	ite	eq
 8007f7c:	2301      	moveq	r3, #1
 8007f7e:	2300      	movne	r3, #0
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f8a:	f003 0308 	and.w	r3, r3, #8
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d103      	bne.n	8007f9a <HAL_UART_IRQHandler+0x17a>
 8007f92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d04f      	beq.n	800803a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 fc3a 	bl	8008814 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007faa:	2b40      	cmp	r3, #64	@ 0x40
 8007fac:	d141      	bne.n	8008032 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	3314      	adds	r3, #20
 8007fb4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007fc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007fc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	3314      	adds	r3, #20
 8007fd6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007fda:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007fde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007fe6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007fea:	e841 2300 	strex	r3, r2, [r1]
 8007fee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007ff2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d1d9      	bne.n	8007fae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d013      	beq.n	800802a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008006:	4a8a      	ldr	r2, [pc, #552]	@ (8008230 <HAL_UART_IRQHandler+0x410>)
 8008008:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800800e:	4618      	mov	r0, r3
 8008010:	f7fa fda2 	bl	8002b58 <HAL_DMA_Abort_IT>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d016      	beq.n	8008048 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800801e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008024:	4610      	mov	r0, r2
 8008026:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008028:	e00e      	b.n	8008048 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f7f8 ff30 	bl	8000e90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008030:	e00a      	b.n	8008048 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f7f8 ff2c 	bl	8000e90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008038:	e006      	b.n	8008048 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7f8 ff28 	bl	8000e90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008046:	e18d      	b.n	8008364 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008048:	bf00      	nop
    return;
 800804a:	e18b      	b.n	8008364 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008050:	2b01      	cmp	r3, #1
 8008052:	f040 8167 	bne.w	8008324 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800805a:	f003 0310 	and.w	r3, r3, #16
 800805e:	2b00      	cmp	r3, #0
 8008060:	f000 8160 	beq.w	8008324 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008068:	f003 0310 	and.w	r3, r3, #16
 800806c:	2b00      	cmp	r3, #0
 800806e:	f000 8159 	beq.w	8008324 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008072:	2300      	movs	r3, #0
 8008074:	60bb      	str	r3, [r7, #8]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	60bb      	str	r3, [r7, #8]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	60bb      	str	r3, [r7, #8]
 8008086:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	695b      	ldr	r3, [r3, #20]
 800808e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008092:	2b40      	cmp	r3, #64	@ 0x40
 8008094:	f040 80ce 	bne.w	8008234 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80080a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 80a9 	beq.w	8008200 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80080b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80080b6:	429a      	cmp	r2, r3
 80080b8:	f080 80a2 	bcs.w	8008200 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80080c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080ce:	f000 8088 	beq.w	80081e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	330c      	adds	r3, #12
 80080d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80080e0:	e853 3f00 	ldrex	r3, [r3]
 80080e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80080e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80080ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	330c      	adds	r3, #12
 80080fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80080fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008102:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008106:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800810a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008116:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800811a:	2b00      	cmp	r3, #0
 800811c:	d1d9      	bne.n	80080d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3314      	adds	r3, #20
 8008124:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008126:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008128:	e853 3f00 	ldrex	r3, [r3]
 800812c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800812e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008130:	f023 0301 	bic.w	r3, r3, #1
 8008134:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	3314      	adds	r3, #20
 800813e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008142:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008146:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008148:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800814a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800814e:	e841 2300 	strex	r3, r2, [r1]
 8008152:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008154:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008156:	2b00      	cmp	r3, #0
 8008158:	d1e1      	bne.n	800811e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	3314      	adds	r3, #20
 8008160:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008162:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008164:	e853 3f00 	ldrex	r3, [r3]
 8008168:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800816a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800816c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008170:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	3314      	adds	r3, #20
 800817a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800817e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008180:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008182:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008184:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008186:	e841 2300 	strex	r3, r2, [r1]
 800818a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800818c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1e3      	bne.n	800815a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2220      	movs	r2, #32
 8008196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	330c      	adds	r3, #12
 80081a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80081b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081b2:	f023 0310 	bic.w	r3, r3, #16
 80081b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	330c      	adds	r3, #12
 80081c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80081c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80081c6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081cc:	e841 2300 	strex	r3, r2, [r1]
 80081d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d1e3      	bne.n	80081a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fa fc4b 	bl	8002a78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2202      	movs	r2, #2
 80081e6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	4619      	mov	r1, r3
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f7f8 fe29 	bl	8000e50 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80081fe:	e0b3      	b.n	8008368 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008204:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008208:	429a      	cmp	r2, r3
 800820a:	f040 80ad 	bne.w	8008368 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008212:	69db      	ldr	r3, [r3, #28]
 8008214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008218:	f040 80a6 	bne.w	8008368 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2202      	movs	r2, #2
 8008220:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008226:	4619      	mov	r1, r3
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f7f8 fe11 	bl	8000e50 <HAL_UARTEx_RxEventCallback>
      return;
 800822e:	e09b      	b.n	8008368 <HAL_UART_IRQHandler+0x548>
 8008230:	080088db 	.word	0x080088db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800823c:	b29b      	uxth	r3, r3
 800823e:	1ad3      	subs	r3, r2, r3
 8008240:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008248:	b29b      	uxth	r3, r3
 800824a:	2b00      	cmp	r3, #0
 800824c:	f000 808e 	beq.w	800836c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008250:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008254:	2b00      	cmp	r3, #0
 8008256:	f000 8089 	beq.w	800836c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	330c      	adds	r3, #12
 8008260:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008264:	e853 3f00 	ldrex	r3, [r3]
 8008268:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800826a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800826c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008270:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	330c      	adds	r3, #12
 800827a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800827e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008280:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008282:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008284:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008286:	e841 2300 	strex	r3, r2, [r1]
 800828a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800828c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800828e:	2b00      	cmp	r3, #0
 8008290:	d1e3      	bne.n	800825a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	3314      	adds	r3, #20
 8008298:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829c:	e853 3f00 	ldrex	r3, [r3]
 80082a0:	623b      	str	r3, [r7, #32]
   return(result);
 80082a2:	6a3b      	ldr	r3, [r7, #32]
 80082a4:	f023 0301 	bic.w	r3, r3, #1
 80082a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	3314      	adds	r3, #20
 80082b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80082b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80082b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082be:	e841 2300 	strex	r3, r2, [r1]
 80082c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d1e3      	bne.n	8008292 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2220      	movs	r2, #32
 80082ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2200      	movs	r2, #0
 80082d6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	330c      	adds	r3, #12
 80082de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	e853 3f00 	ldrex	r3, [r3]
 80082e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f023 0310 	bic.w	r3, r3, #16
 80082ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	330c      	adds	r3, #12
 80082f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80082fc:	61fa      	str	r2, [r7, #28]
 80082fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008300:	69b9      	ldr	r1, [r7, #24]
 8008302:	69fa      	ldr	r2, [r7, #28]
 8008304:	e841 2300 	strex	r3, r2, [r1]
 8008308:	617b      	str	r3, [r7, #20]
   return(result);
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d1e3      	bne.n	80082d8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2202      	movs	r2, #2
 8008314:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008316:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800831a:	4619      	mov	r1, r3
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f7f8 fd97 	bl	8000e50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008322:	e023      	b.n	800836c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800832c:	2b00      	cmp	r3, #0
 800832e:	d009      	beq.n	8008344 <HAL_UART_IRQHandler+0x524>
 8008330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008338:	2b00      	cmp	r3, #0
 800833a:	d003      	beq.n	8008344 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 fadd 	bl	80088fc <UART_Transmit_IT>
    return;
 8008342:	e014      	b.n	800836e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00e      	beq.n	800836e <HAL_UART_IRQHandler+0x54e>
 8008350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008358:	2b00      	cmp	r3, #0
 800835a:	d008      	beq.n	800836e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 fb1d 	bl	800899c <UART_EndTransmit_IT>
    return;
 8008362:	e004      	b.n	800836e <HAL_UART_IRQHandler+0x54e>
    return;
 8008364:	bf00      	nop
 8008366:	e002      	b.n	800836e <HAL_UART_IRQHandler+0x54e>
      return;
 8008368:	bf00      	nop
 800836a:	e000      	b.n	800836e <HAL_UART_IRQHandler+0x54e>
      return;
 800836c:	bf00      	nop
  }
}
 800836e:	37e8      	adds	r7, #232	@ 0xe8
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}

08008374 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800837c:	bf00      	nop
 800837e:	370c      	adds	r7, #12
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008390:	bf00      	nop
 8008392:	370c      	adds	r7, #12
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80083a4:	bf00      	nop
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80083b8:	bf00      	nop
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b090      	sub	sp, #64	@ 0x40
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d137      	bne.n	8008450 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80083e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083e2:	2200      	movs	r2, #0
 80083e4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80083e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	3314      	adds	r3, #20
 80083ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f0:	e853 3f00 	ldrex	r3, [r3]
 80083f4:	623b      	str	r3, [r7, #32]
   return(result);
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80083fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	3314      	adds	r3, #20
 8008404:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008406:	633a      	str	r2, [r7, #48]	@ 0x30
 8008408:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800840c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800840e:	e841 2300 	strex	r3, r2, [r1]
 8008412:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1e5      	bne.n	80083e6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800841a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	330c      	adds	r3, #12
 8008420:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	e853 3f00 	ldrex	r3, [r3]
 8008428:	60fb      	str	r3, [r7, #12]
   return(result);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008430:	637b      	str	r3, [r7, #52]	@ 0x34
 8008432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	330c      	adds	r3, #12
 8008438:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800843a:	61fa      	str	r2, [r7, #28]
 800843c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843e:	69b9      	ldr	r1, [r7, #24]
 8008440:	69fa      	ldr	r2, [r7, #28]
 8008442:	e841 2300 	strex	r3, r2, [r1]
 8008446:	617b      	str	r3, [r7, #20]
   return(result);
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d1e5      	bne.n	800841a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800844e:	e002      	b.n	8008456 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008450:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008452:	f7ff ff8f 	bl	8008374 <HAL_UART_TxCpltCallback>
}
 8008456:	bf00      	nop
 8008458:	3740      	adds	r7, #64	@ 0x40
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b084      	sub	sp, #16
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800846a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	f7ff ff8b 	bl	8008388 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008472:	bf00      	nop
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b09c      	sub	sp, #112	@ 0x70
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008486:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008492:	2b00      	cmp	r3, #0
 8008494:	d172      	bne.n	800857c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008498:	2200      	movs	r2, #0
 800849a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800849c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	330c      	adds	r3, #12
 80084a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084a6:	e853 3f00 	ldrex	r3, [r3]
 80084aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80084ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80084b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	330c      	adds	r3, #12
 80084ba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80084bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80084be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80084c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80084c4:	e841 2300 	strex	r3, r2, [r1]
 80084c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80084ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1e5      	bne.n	800849c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	3314      	adds	r3, #20
 80084d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084da:	e853 3f00 	ldrex	r3, [r3]
 80084de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084e2:	f023 0301 	bic.w	r3, r3, #1
 80084e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80084e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	3314      	adds	r3, #20
 80084ee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80084f0:	647a      	str	r2, [r7, #68]	@ 0x44
 80084f2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084f8:	e841 2300 	strex	r3, r2, [r1]
 80084fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008500:	2b00      	cmp	r3, #0
 8008502:	d1e5      	bne.n	80084d0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	3314      	adds	r3, #20
 800850a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850e:	e853 3f00 	ldrex	r3, [r3]
 8008512:	623b      	str	r3, [r7, #32]
   return(result);
 8008514:	6a3b      	ldr	r3, [r7, #32]
 8008516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800851a:	663b      	str	r3, [r7, #96]	@ 0x60
 800851c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3314      	adds	r3, #20
 8008522:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008524:	633a      	str	r2, [r7, #48]	@ 0x30
 8008526:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800852a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e5      	bne.n	8008504 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800853a:	2220      	movs	r2, #32
 800853c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008540:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008544:	2b01      	cmp	r3, #1
 8008546:	d119      	bne.n	800857c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008548:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	330c      	adds	r3, #12
 800854e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	e853 3f00 	ldrex	r3, [r3]
 8008556:	60fb      	str	r3, [r7, #12]
   return(result);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f023 0310 	bic.w	r3, r3, #16
 800855e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008560:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	330c      	adds	r3, #12
 8008566:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008568:	61fa      	str	r2, [r7, #28]
 800856a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856c:	69b9      	ldr	r1, [r7, #24]
 800856e:	69fa      	ldr	r2, [r7, #28]
 8008570:	e841 2300 	strex	r3, r2, [r1]
 8008574:	617b      	str	r3, [r7, #20]
   return(result);
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1e5      	bne.n	8008548 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800857c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800857e:	2200      	movs	r2, #0
 8008580:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008586:	2b01      	cmp	r3, #1
 8008588:	d106      	bne.n	8008598 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800858a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800858c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800858e:	4619      	mov	r1, r3
 8008590:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008592:	f7f8 fc5d 	bl	8000e50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008596:	e002      	b.n	800859e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008598:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800859a:	f7ff feff 	bl	800839c <HAL_UART_RxCpltCallback>
}
 800859e:	bf00      	nop
 80085a0:	3770      	adds	r7, #112	@ 0x70
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2201      	movs	r2, #1
 80085b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d108      	bne.n	80085d4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80085c6:	085b      	lsrs	r3, r3, #1
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	4619      	mov	r1, r3
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f7f8 fc3f 	bl	8000e50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80085d2:	e002      	b.n	80085da <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f7ff feeb 	bl	80083b0 <HAL_UART_RxHalfCpltCallback>
}
 80085da:	bf00      	nop
 80085dc:	3710      	adds	r7, #16
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}

080085e2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80085e2:	b580      	push	{r7, lr}
 80085e4:	b084      	sub	sp, #16
 80085e6:	af00      	add	r7, sp, #0
 80085e8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80085ea:	2300      	movs	r3, #0
 80085ec:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	695b      	ldr	r3, [r3, #20]
 80085fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085fe:	2b80      	cmp	r3, #128	@ 0x80
 8008600:	bf0c      	ite	eq
 8008602:	2301      	moveq	r3, #1
 8008604:	2300      	movne	r3, #0
 8008606:	b2db      	uxtb	r3, r3
 8008608:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008610:	b2db      	uxtb	r3, r3
 8008612:	2b21      	cmp	r3, #33	@ 0x21
 8008614:	d108      	bne.n	8008628 <UART_DMAError+0x46>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d005      	beq.n	8008628 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	2200      	movs	r2, #0
 8008620:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008622:	68b8      	ldr	r0, [r7, #8]
 8008624:	f000 f8ce 	bl	80087c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008632:	2b40      	cmp	r3, #64	@ 0x40
 8008634:	bf0c      	ite	eq
 8008636:	2301      	moveq	r3, #1
 8008638:	2300      	movne	r3, #0
 800863a:	b2db      	uxtb	r3, r3
 800863c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b22      	cmp	r3, #34	@ 0x22
 8008648:	d108      	bne.n	800865c <UART_DMAError+0x7a>
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d005      	beq.n	800865c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	2200      	movs	r2, #0
 8008654:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008656:	68b8      	ldr	r0, [r7, #8]
 8008658:	f000 f8dc 	bl	8008814 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008660:	f043 0210 	orr.w	r2, r3, #16
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008668:	68b8      	ldr	r0, [r7, #8]
 800866a:	f7f8 fc11 	bl	8000e90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800866e:	bf00      	nop
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
	...

08008678 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b098      	sub	sp, #96	@ 0x60
 800867c:	af00      	add	r7, sp, #0
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	60b9      	str	r1, [r7, #8]
 8008682:	4613      	mov	r3, r2
 8008684:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	88fa      	ldrh	r2, [r7, #6]
 8008690:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2200      	movs	r2, #0
 8008696:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2222      	movs	r2, #34	@ 0x22
 800869c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086a4:	4a44      	ldr	r2, [pc, #272]	@ (80087b8 <UART_Start_Receive_DMA+0x140>)
 80086a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086ac:	4a43      	ldr	r2, [pc, #268]	@ (80087bc <UART_Start_Receive_DMA+0x144>)
 80086ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086b4:	4a42      	ldr	r2, [pc, #264]	@ (80087c0 <UART_Start_Receive_DMA+0x148>)
 80086b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086bc:	2200      	movs	r2, #0
 80086be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80086c0:	f107 0308 	add.w	r3, r7, #8
 80086c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	3304      	adds	r3, #4
 80086d0:	4619      	mov	r1, r3
 80086d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	88fb      	ldrh	r3, [r7, #6]
 80086d8:	f7fa f976 	bl	80029c8 <HAL_DMA_Start_IT>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d008      	beq.n	80086f4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2210      	movs	r2, #16
 80086e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2220      	movs	r2, #32
 80086ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	e05d      	b.n	80087b0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80086f4:	2300      	movs	r3, #0
 80086f6:	613b      	str	r3, [r7, #16]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	613b      	str	r3, [r7, #16]
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	613b      	str	r3, [r7, #16]
 8008708:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	691b      	ldr	r3, [r3, #16]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d019      	beq.n	8008746 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	330c      	adds	r3, #12
 8008718:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008728:	65bb      	str	r3, [r7, #88]	@ 0x58
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	330c      	adds	r3, #12
 8008730:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008732:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008734:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008736:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008738:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800873a:	e841 2300 	strex	r3, r2, [r1]
 800873e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1e5      	bne.n	8008712 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3314      	adds	r3, #20
 800874c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008750:	e853 3f00 	ldrex	r3, [r3]
 8008754:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008758:	f043 0301 	orr.w	r3, r3, #1
 800875c:	657b      	str	r3, [r7, #84]	@ 0x54
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3314      	adds	r3, #20
 8008764:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008766:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008768:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800876c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800876e:	e841 2300 	strex	r3, r2, [r1]
 8008772:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1e5      	bne.n	8008746 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	3314      	adds	r3, #20
 8008780:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008782:	69bb      	ldr	r3, [r7, #24]
 8008784:	e853 3f00 	ldrex	r3, [r3]
 8008788:	617b      	str	r3, [r7, #20]
   return(result);
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008790:	653b      	str	r3, [r7, #80]	@ 0x50
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	3314      	adds	r3, #20
 8008798:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800879a:	627a      	str	r2, [r7, #36]	@ 0x24
 800879c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879e:	6a39      	ldr	r1, [r7, #32]
 80087a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a2:	e841 2300 	strex	r3, r2, [r1]
 80087a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1e5      	bne.n	800877a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3760      	adds	r7, #96	@ 0x60
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	0800847b 	.word	0x0800847b
 80087bc:	080085a7 	.word	0x080085a7
 80087c0:	080085e3 	.word	0x080085e3

080087c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b089      	sub	sp, #36	@ 0x24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	330c      	adds	r3, #12
 80087d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	e853 3f00 	ldrex	r3, [r3]
 80087da:	60bb      	str	r3, [r7, #8]
   return(result);
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80087e2:	61fb      	str	r3, [r7, #28]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	330c      	adds	r3, #12
 80087ea:	69fa      	ldr	r2, [r7, #28]
 80087ec:	61ba      	str	r2, [r7, #24]
 80087ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f0:	6979      	ldr	r1, [r7, #20]
 80087f2:	69ba      	ldr	r2, [r7, #24]
 80087f4:	e841 2300 	strex	r3, r2, [r1]
 80087f8:	613b      	str	r3, [r7, #16]
   return(result);
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d1e5      	bne.n	80087cc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2220      	movs	r2, #32
 8008804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008808:	bf00      	nop
 800880a:	3724      	adds	r7, #36	@ 0x24
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008814:	b480      	push	{r7}
 8008816:	b095      	sub	sp, #84	@ 0x54
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	330c      	adds	r3, #12
 8008822:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008826:	e853 3f00 	ldrex	r3, [r3]
 800882a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800882c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008832:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	330c      	adds	r3, #12
 800883a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800883c:	643a      	str	r2, [r7, #64]	@ 0x40
 800883e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008840:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008842:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008844:	e841 2300 	strex	r3, r2, [r1]
 8008848:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800884a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1e5      	bne.n	800881c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	3314      	adds	r3, #20
 8008856:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008858:	6a3b      	ldr	r3, [r7, #32]
 800885a:	e853 3f00 	ldrex	r3, [r3]
 800885e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	f023 0301 	bic.w	r3, r3, #1
 8008866:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3314      	adds	r3, #20
 800886e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008870:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008872:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008874:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008876:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008878:	e841 2300 	strex	r3, r2, [r1]
 800887c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800887e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1e5      	bne.n	8008850 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008888:	2b01      	cmp	r3, #1
 800888a:	d119      	bne.n	80088c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	330c      	adds	r3, #12
 8008892:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	e853 3f00 	ldrex	r3, [r3]
 800889a:	60bb      	str	r3, [r7, #8]
   return(result);
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f023 0310 	bic.w	r3, r3, #16
 80088a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	330c      	adds	r3, #12
 80088aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088ac:	61ba      	str	r2, [r7, #24]
 80088ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b0:	6979      	ldr	r1, [r7, #20]
 80088b2:	69ba      	ldr	r2, [r7, #24]
 80088b4:	e841 2300 	strex	r3, r2, [r1]
 80088b8:	613b      	str	r3, [r7, #16]
   return(result);
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d1e5      	bne.n	800888c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2220      	movs	r2, #32
 80088c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80088ce:	bf00      	nop
 80088d0:	3754      	adds	r7, #84	@ 0x54
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr

080088da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b084      	sub	sp, #16
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2200      	movs	r2, #0
 80088ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088ee:	68f8      	ldr	r0, [r7, #12]
 80088f0:	f7f8 face 	bl	8000e90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088f4:	bf00      	nop
 80088f6:	3710      	adds	r7, #16
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}

080088fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b085      	sub	sp, #20
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800890a:	b2db      	uxtb	r3, r3
 800890c:	2b21      	cmp	r3, #33	@ 0x21
 800890e:	d13e      	bne.n	800898e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008918:	d114      	bne.n	8008944 <UART_Transmit_IT+0x48>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d110      	bne.n	8008944 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6a1b      	ldr	r3, [r3, #32]
 8008926:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	881b      	ldrh	r3, [r3, #0]
 800892c:	461a      	mov	r2, r3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008936:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6a1b      	ldr	r3, [r3, #32]
 800893c:	1c9a      	adds	r2, r3, #2
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	621a      	str	r2, [r3, #32]
 8008942:	e008      	b.n	8008956 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a1b      	ldr	r3, [r3, #32]
 8008948:	1c59      	adds	r1, r3, #1
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	6211      	str	r1, [r2, #32]
 800894e:	781a      	ldrb	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800895a:	b29b      	uxth	r3, r3
 800895c:	3b01      	subs	r3, #1
 800895e:	b29b      	uxth	r3, r3
 8008960:	687a      	ldr	r2, [r7, #4]
 8008962:	4619      	mov	r1, r3
 8008964:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008966:	2b00      	cmp	r3, #0
 8008968:	d10f      	bne.n	800898a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	68da      	ldr	r2, [r3, #12]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008978:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68da      	ldr	r2, [r3, #12]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008988:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800898a:	2300      	movs	r3, #0
 800898c:	e000      	b.n	8008990 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800898e:	2302      	movs	r3, #2
  }
}
 8008990:	4618      	mov	r0, r3
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b082      	sub	sp, #8
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68da      	ldr	r2, [r3, #12]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2220      	movs	r2, #32
 80089b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f7ff fcd9 	bl	8008374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80089c2:	2300      	movs	r3, #0
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3708      	adds	r7, #8
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b08c      	sub	sp, #48	@ 0x30
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80089d4:	2300      	movs	r3, #0
 80089d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80089d8:	2300      	movs	r3, #0
 80089da:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	2b22      	cmp	r3, #34	@ 0x22
 80089e6:	f040 80aa 	bne.w	8008b3e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089f2:	d115      	bne.n	8008a20 <UART_Receive_IT+0x54>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	691b      	ldr	r3, [r3, #16]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d111      	bne.n	8008a20 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a00:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a0e:	b29a      	uxth	r2, r3
 8008a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a18:	1c9a      	adds	r2, r3, #2
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8008a1e:	e024      	b.n	8008a6a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a2e:	d007      	beq.n	8008a40 <UART_Receive_IT+0x74>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d10a      	bne.n	8008a4e <UART_Receive_IT+0x82>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d106      	bne.n	8008a4e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	b2da      	uxtb	r2, r3
 8008a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a4a:	701a      	strb	r2, [r3, #0]
 8008a4c:	e008      	b.n	8008a60 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a5a:	b2da      	uxtb	r2, r3
 8008a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a5e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a64:	1c5a      	adds	r2, r3, #1
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	3b01      	subs	r3, #1
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	4619      	mov	r1, r3
 8008a78:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d15d      	bne.n	8008b3a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	68da      	ldr	r2, [r3, #12]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f022 0220 	bic.w	r2, r2, #32
 8008a8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68da      	ldr	r2, [r3, #12]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	695a      	ldr	r2, [r3, #20]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f022 0201 	bic.w	r2, r2, #1
 8008aac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2220      	movs	r2, #32
 8008ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d135      	bne.n	8008b30 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	330c      	adds	r3, #12
 8008ad0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	e853 3f00 	ldrex	r3, [r3]
 8008ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	f023 0310 	bic.w	r3, r3, #16
 8008ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	330c      	adds	r3, #12
 8008ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008aea:	623a      	str	r2, [r7, #32]
 8008aec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aee:	69f9      	ldr	r1, [r7, #28]
 8008af0:	6a3a      	ldr	r2, [r7, #32]
 8008af2:	e841 2300 	strex	r3, r2, [r1]
 8008af6:	61bb      	str	r3, [r7, #24]
   return(result);
 8008af8:	69bb      	ldr	r3, [r7, #24]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1e5      	bne.n	8008aca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f003 0310 	and.w	r3, r3, #16
 8008b08:	2b10      	cmp	r3, #16
 8008b0a:	d10a      	bne.n	8008b22 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	60fb      	str	r3, [r7, #12]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	60fb      	str	r3, [r7, #12]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	60fb      	str	r3, [r7, #12]
 8008b20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b26:	4619      	mov	r1, r3
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f7f8 f991 	bl	8000e50 <HAL_UARTEx_RxEventCallback>
 8008b2e:	e002      	b.n	8008b36 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f7ff fc33 	bl	800839c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b36:	2300      	movs	r3, #0
 8008b38:	e002      	b.n	8008b40 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	e000      	b.n	8008b40 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008b3e:	2302      	movs	r3, #2
  }
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3730      	adds	r7, #48	@ 0x30
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b4c:	b0c0      	sub	sp, #256	@ 0x100
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	691b      	ldr	r3, [r3, #16]
 8008b5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b64:	68d9      	ldr	r1, [r3, #12]
 8008b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	ea40 0301 	orr.w	r3, r0, r1
 8008b70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b76:	689a      	ldr	r2, [r3, #8]
 8008b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	431a      	orrs	r2, r3
 8008b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b84:	695b      	ldr	r3, [r3, #20]
 8008b86:	431a      	orrs	r2, r3
 8008b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b8c:	69db      	ldr	r3, [r3, #28]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008ba0:	f021 010c 	bic.w	r1, r1, #12
 8008ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008bae:	430b      	orrs	r3, r1
 8008bb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bc2:	6999      	ldr	r1, [r3, #24]
 8008bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	ea40 0301 	orr.w	r3, r0, r1
 8008bce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	4b8f      	ldr	r3, [pc, #572]	@ (8008e14 <UART_SetConfig+0x2cc>)
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d005      	beq.n	8008be8 <UART_SetConfig+0xa0>
 8008bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	4b8d      	ldr	r3, [pc, #564]	@ (8008e18 <UART_SetConfig+0x2d0>)
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d104      	bne.n	8008bf2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008be8:	f7fe ffe0 	bl	8007bac <HAL_RCC_GetPCLK2Freq>
 8008bec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008bf0:	e003      	b.n	8008bfa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008bf2:	f7fe ffc7 	bl	8007b84 <HAL_RCC_GetPCLK1Freq>
 8008bf6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c04:	f040 810c 	bne.w	8008e20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008c12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008c16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008c1a:	4622      	mov	r2, r4
 8008c1c:	462b      	mov	r3, r5
 8008c1e:	1891      	adds	r1, r2, r2
 8008c20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008c22:	415b      	adcs	r3, r3
 8008c24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	eb12 0801 	adds.w	r8, r2, r1
 8008c30:	4629      	mov	r1, r5
 8008c32:	eb43 0901 	adc.w	r9, r3, r1
 8008c36:	f04f 0200 	mov.w	r2, #0
 8008c3a:	f04f 0300 	mov.w	r3, #0
 8008c3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c4a:	4690      	mov	r8, r2
 8008c4c:	4699      	mov	r9, r3
 8008c4e:	4623      	mov	r3, r4
 8008c50:	eb18 0303 	adds.w	r3, r8, r3
 8008c54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c58:	462b      	mov	r3, r5
 8008c5a:	eb49 0303 	adc.w	r3, r9, r3
 8008c5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008c6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008c72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008c76:	460b      	mov	r3, r1
 8008c78:	18db      	adds	r3, r3, r3
 8008c7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	eb42 0303 	adc.w	r3, r2, r3
 8008c82:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008c88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008c8c:	f7f7 ff4a 	bl	8000b24 <__aeabi_uldivmod>
 8008c90:	4602      	mov	r2, r0
 8008c92:	460b      	mov	r3, r1
 8008c94:	4b61      	ldr	r3, [pc, #388]	@ (8008e1c <UART_SetConfig+0x2d4>)
 8008c96:	fba3 2302 	umull	r2, r3, r3, r2
 8008c9a:	095b      	lsrs	r3, r3, #5
 8008c9c:	011c      	lsls	r4, r3, #4
 8008c9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ca8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008cac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008cb0:	4642      	mov	r2, r8
 8008cb2:	464b      	mov	r3, r9
 8008cb4:	1891      	adds	r1, r2, r2
 8008cb6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008cb8:	415b      	adcs	r3, r3
 8008cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008cc0:	4641      	mov	r1, r8
 8008cc2:	eb12 0a01 	adds.w	sl, r2, r1
 8008cc6:	4649      	mov	r1, r9
 8008cc8:	eb43 0b01 	adc.w	fp, r3, r1
 8008ccc:	f04f 0200 	mov.w	r2, #0
 8008cd0:	f04f 0300 	mov.w	r3, #0
 8008cd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008cd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008cdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ce0:	4692      	mov	sl, r2
 8008ce2:	469b      	mov	fp, r3
 8008ce4:	4643      	mov	r3, r8
 8008ce6:	eb1a 0303 	adds.w	r3, sl, r3
 8008cea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cee:	464b      	mov	r3, r9
 8008cf0:	eb4b 0303 	adc.w	r3, fp, r3
 8008cf4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008d08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	18db      	adds	r3, r3, r3
 8008d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d12:	4613      	mov	r3, r2
 8008d14:	eb42 0303 	adc.w	r3, r2, r3
 8008d18:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008d1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008d22:	f7f7 feff 	bl	8000b24 <__aeabi_uldivmod>
 8008d26:	4602      	mov	r2, r0
 8008d28:	460b      	mov	r3, r1
 8008d2a:	4611      	mov	r1, r2
 8008d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8008e1c <UART_SetConfig+0x2d4>)
 8008d2e:	fba3 2301 	umull	r2, r3, r3, r1
 8008d32:	095b      	lsrs	r3, r3, #5
 8008d34:	2264      	movs	r2, #100	@ 0x64
 8008d36:	fb02 f303 	mul.w	r3, r2, r3
 8008d3a:	1acb      	subs	r3, r1, r3
 8008d3c:	00db      	lsls	r3, r3, #3
 8008d3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008d42:	4b36      	ldr	r3, [pc, #216]	@ (8008e1c <UART_SetConfig+0x2d4>)
 8008d44:	fba3 2302 	umull	r2, r3, r3, r2
 8008d48:	095b      	lsrs	r3, r3, #5
 8008d4a:	005b      	lsls	r3, r3, #1
 8008d4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008d50:	441c      	add	r4, r3
 8008d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d56:	2200      	movs	r2, #0
 8008d58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008d60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008d64:	4642      	mov	r2, r8
 8008d66:	464b      	mov	r3, r9
 8008d68:	1891      	adds	r1, r2, r2
 8008d6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008d6c:	415b      	adcs	r3, r3
 8008d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008d74:	4641      	mov	r1, r8
 8008d76:	1851      	adds	r1, r2, r1
 8008d78:	6339      	str	r1, [r7, #48]	@ 0x30
 8008d7a:	4649      	mov	r1, r9
 8008d7c:	414b      	adcs	r3, r1
 8008d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d80:	f04f 0200 	mov.w	r2, #0
 8008d84:	f04f 0300 	mov.w	r3, #0
 8008d88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008d8c:	4659      	mov	r1, fp
 8008d8e:	00cb      	lsls	r3, r1, #3
 8008d90:	4651      	mov	r1, sl
 8008d92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d96:	4651      	mov	r1, sl
 8008d98:	00ca      	lsls	r2, r1, #3
 8008d9a:	4610      	mov	r0, r2
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	4603      	mov	r3, r0
 8008da0:	4642      	mov	r2, r8
 8008da2:	189b      	adds	r3, r3, r2
 8008da4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008da8:	464b      	mov	r3, r9
 8008daa:	460a      	mov	r2, r1
 8008dac:	eb42 0303 	adc.w	r3, r2, r3
 8008db0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dc0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008dc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008dc8:	460b      	mov	r3, r1
 8008dca:	18db      	adds	r3, r3, r3
 8008dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008dce:	4613      	mov	r3, r2
 8008dd0:	eb42 0303 	adc.w	r3, r2, r3
 8008dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008dd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008dda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008dde:	f7f7 fea1 	bl	8000b24 <__aeabi_uldivmod>
 8008de2:	4602      	mov	r2, r0
 8008de4:	460b      	mov	r3, r1
 8008de6:	4b0d      	ldr	r3, [pc, #52]	@ (8008e1c <UART_SetConfig+0x2d4>)
 8008de8:	fba3 1302 	umull	r1, r3, r3, r2
 8008dec:	095b      	lsrs	r3, r3, #5
 8008dee:	2164      	movs	r1, #100	@ 0x64
 8008df0:	fb01 f303 	mul.w	r3, r1, r3
 8008df4:	1ad3      	subs	r3, r2, r3
 8008df6:	00db      	lsls	r3, r3, #3
 8008df8:	3332      	adds	r3, #50	@ 0x32
 8008dfa:	4a08      	ldr	r2, [pc, #32]	@ (8008e1c <UART_SetConfig+0x2d4>)
 8008dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8008e00:	095b      	lsrs	r3, r3, #5
 8008e02:	f003 0207 	and.w	r2, r3, #7
 8008e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4422      	add	r2, r4
 8008e0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e10:	e106      	b.n	8009020 <UART_SetConfig+0x4d8>
 8008e12:	bf00      	nop
 8008e14:	40011000 	.word	0x40011000
 8008e18:	40011400 	.word	0x40011400
 8008e1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e24:	2200      	movs	r2, #0
 8008e26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008e2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008e2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008e32:	4642      	mov	r2, r8
 8008e34:	464b      	mov	r3, r9
 8008e36:	1891      	adds	r1, r2, r2
 8008e38:	6239      	str	r1, [r7, #32]
 8008e3a:	415b      	adcs	r3, r3
 8008e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e42:	4641      	mov	r1, r8
 8008e44:	1854      	adds	r4, r2, r1
 8008e46:	4649      	mov	r1, r9
 8008e48:	eb43 0501 	adc.w	r5, r3, r1
 8008e4c:	f04f 0200 	mov.w	r2, #0
 8008e50:	f04f 0300 	mov.w	r3, #0
 8008e54:	00eb      	lsls	r3, r5, #3
 8008e56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e5a:	00e2      	lsls	r2, r4, #3
 8008e5c:	4614      	mov	r4, r2
 8008e5e:	461d      	mov	r5, r3
 8008e60:	4643      	mov	r3, r8
 8008e62:	18e3      	adds	r3, r4, r3
 8008e64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e68:	464b      	mov	r3, r9
 8008e6a:	eb45 0303 	adc.w	r3, r5, r3
 8008e6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008e7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008e82:	f04f 0200 	mov.w	r2, #0
 8008e86:	f04f 0300 	mov.w	r3, #0
 8008e8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008e8e:	4629      	mov	r1, r5
 8008e90:	008b      	lsls	r3, r1, #2
 8008e92:	4621      	mov	r1, r4
 8008e94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e98:	4621      	mov	r1, r4
 8008e9a:	008a      	lsls	r2, r1, #2
 8008e9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008ea0:	f7f7 fe40 	bl	8000b24 <__aeabi_uldivmod>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	460b      	mov	r3, r1
 8008ea8:	4b60      	ldr	r3, [pc, #384]	@ (800902c <UART_SetConfig+0x4e4>)
 8008eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8008eae:	095b      	lsrs	r3, r3, #5
 8008eb0:	011c      	lsls	r4, r3, #4
 8008eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ebc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008ec0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008ec4:	4642      	mov	r2, r8
 8008ec6:	464b      	mov	r3, r9
 8008ec8:	1891      	adds	r1, r2, r2
 8008eca:	61b9      	str	r1, [r7, #24]
 8008ecc:	415b      	adcs	r3, r3
 8008ece:	61fb      	str	r3, [r7, #28]
 8008ed0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ed4:	4641      	mov	r1, r8
 8008ed6:	1851      	adds	r1, r2, r1
 8008ed8:	6139      	str	r1, [r7, #16]
 8008eda:	4649      	mov	r1, r9
 8008edc:	414b      	adcs	r3, r1
 8008ede:	617b      	str	r3, [r7, #20]
 8008ee0:	f04f 0200 	mov.w	r2, #0
 8008ee4:	f04f 0300 	mov.w	r3, #0
 8008ee8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008eec:	4659      	mov	r1, fp
 8008eee:	00cb      	lsls	r3, r1, #3
 8008ef0:	4651      	mov	r1, sl
 8008ef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ef6:	4651      	mov	r1, sl
 8008ef8:	00ca      	lsls	r2, r1, #3
 8008efa:	4610      	mov	r0, r2
 8008efc:	4619      	mov	r1, r3
 8008efe:	4603      	mov	r3, r0
 8008f00:	4642      	mov	r2, r8
 8008f02:	189b      	adds	r3, r3, r2
 8008f04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f08:	464b      	mov	r3, r9
 8008f0a:	460a      	mov	r2, r1
 8008f0c:	eb42 0303 	adc.w	r3, r2, r3
 8008f10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008f1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008f20:	f04f 0200 	mov.w	r2, #0
 8008f24:	f04f 0300 	mov.w	r3, #0
 8008f28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008f2c:	4649      	mov	r1, r9
 8008f2e:	008b      	lsls	r3, r1, #2
 8008f30:	4641      	mov	r1, r8
 8008f32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f36:	4641      	mov	r1, r8
 8008f38:	008a      	lsls	r2, r1, #2
 8008f3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008f3e:	f7f7 fdf1 	bl	8000b24 <__aeabi_uldivmod>
 8008f42:	4602      	mov	r2, r0
 8008f44:	460b      	mov	r3, r1
 8008f46:	4611      	mov	r1, r2
 8008f48:	4b38      	ldr	r3, [pc, #224]	@ (800902c <UART_SetConfig+0x4e4>)
 8008f4a:	fba3 2301 	umull	r2, r3, r3, r1
 8008f4e:	095b      	lsrs	r3, r3, #5
 8008f50:	2264      	movs	r2, #100	@ 0x64
 8008f52:	fb02 f303 	mul.w	r3, r2, r3
 8008f56:	1acb      	subs	r3, r1, r3
 8008f58:	011b      	lsls	r3, r3, #4
 8008f5a:	3332      	adds	r3, #50	@ 0x32
 8008f5c:	4a33      	ldr	r2, [pc, #204]	@ (800902c <UART_SetConfig+0x4e4>)
 8008f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f62:	095b      	lsrs	r3, r3, #5
 8008f64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f68:	441c      	add	r4, r3
 8008f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f6e:	2200      	movs	r2, #0
 8008f70:	673b      	str	r3, [r7, #112]	@ 0x70
 8008f72:	677a      	str	r2, [r7, #116]	@ 0x74
 8008f74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008f78:	4642      	mov	r2, r8
 8008f7a:	464b      	mov	r3, r9
 8008f7c:	1891      	adds	r1, r2, r2
 8008f7e:	60b9      	str	r1, [r7, #8]
 8008f80:	415b      	adcs	r3, r3
 8008f82:	60fb      	str	r3, [r7, #12]
 8008f84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008f88:	4641      	mov	r1, r8
 8008f8a:	1851      	adds	r1, r2, r1
 8008f8c:	6039      	str	r1, [r7, #0]
 8008f8e:	4649      	mov	r1, r9
 8008f90:	414b      	adcs	r3, r1
 8008f92:	607b      	str	r3, [r7, #4]
 8008f94:	f04f 0200 	mov.w	r2, #0
 8008f98:	f04f 0300 	mov.w	r3, #0
 8008f9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008fa0:	4659      	mov	r1, fp
 8008fa2:	00cb      	lsls	r3, r1, #3
 8008fa4:	4651      	mov	r1, sl
 8008fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008faa:	4651      	mov	r1, sl
 8008fac:	00ca      	lsls	r2, r1, #3
 8008fae:	4610      	mov	r0, r2
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	4642      	mov	r2, r8
 8008fb6:	189b      	adds	r3, r3, r2
 8008fb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008fba:	464b      	mov	r3, r9
 8008fbc:	460a      	mov	r2, r1
 8008fbe:	eb42 0303 	adc.w	r3, r2, r3
 8008fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8008fce:	667a      	str	r2, [r7, #100]	@ 0x64
 8008fd0:	f04f 0200 	mov.w	r2, #0
 8008fd4:	f04f 0300 	mov.w	r3, #0
 8008fd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008fdc:	4649      	mov	r1, r9
 8008fde:	008b      	lsls	r3, r1, #2
 8008fe0:	4641      	mov	r1, r8
 8008fe2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008fe6:	4641      	mov	r1, r8
 8008fe8:	008a      	lsls	r2, r1, #2
 8008fea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008fee:	f7f7 fd99 	bl	8000b24 <__aeabi_uldivmod>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	460b      	mov	r3, r1
 8008ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800902c <UART_SetConfig+0x4e4>)
 8008ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8008ffc:	095b      	lsrs	r3, r3, #5
 8008ffe:	2164      	movs	r1, #100	@ 0x64
 8009000:	fb01 f303 	mul.w	r3, r1, r3
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	011b      	lsls	r3, r3, #4
 8009008:	3332      	adds	r3, #50	@ 0x32
 800900a:	4a08      	ldr	r2, [pc, #32]	@ (800902c <UART_SetConfig+0x4e4>)
 800900c:	fba2 2303 	umull	r2, r3, r2, r3
 8009010:	095b      	lsrs	r3, r3, #5
 8009012:	f003 020f 	and.w	r2, r3, #15
 8009016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4422      	add	r2, r4
 800901e:	609a      	str	r2, [r3, #8]
}
 8009020:	bf00      	nop
 8009022:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009026:	46bd      	mov	sp, r7
 8009028:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800902c:	51eb851f 	.word	0x51eb851f

08009030 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009030:	b084      	sub	sp, #16
 8009032:	b580      	push	{r7, lr}
 8009034:	b084      	sub	sp, #16
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	f107 001c 	add.w	r0, r7, #28
 800903e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009042:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009046:	2b01      	cmp	r3, #1
 8009048:	d123      	bne.n	8009092 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800905e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009072:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009076:	2b01      	cmp	r3, #1
 8009078:	d105      	bne.n	8009086 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f001 fae8 	bl	800a65c <USB_CoreReset>
 800908c:	4603      	mov	r3, r0
 800908e:	73fb      	strb	r3, [r7, #15]
 8009090:	e01b      	b.n	80090ca <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f001 fadc 	bl	800a65c <USB_CoreReset>
 80090a4:	4603      	mov	r3, r0
 80090a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80090a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d106      	bne.n	80090be <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80090bc:	e005      	b.n	80090ca <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80090ca:	7fbb      	ldrb	r3, [r7, #30]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d10b      	bne.n	80090e8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	f043 0206 	orr.w	r2, r3, #6
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	f043 0220 	orr.w	r2, r3, #32
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3710      	adds	r7, #16
 80090ee:	46bd      	mov	sp, r7
 80090f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80090f4:	b004      	add	sp, #16
 80090f6:	4770      	bx	lr

080090f8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b087      	sub	sp, #28
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	60b9      	str	r1, [r7, #8]
 8009102:	4613      	mov	r3, r2
 8009104:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009106:	79fb      	ldrb	r3, [r7, #7]
 8009108:	2b02      	cmp	r3, #2
 800910a:	d165      	bne.n	80091d8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	4a41      	ldr	r2, [pc, #260]	@ (8009214 <USB_SetTurnaroundTime+0x11c>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d906      	bls.n	8009122 <USB_SetTurnaroundTime+0x2a>
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	4a40      	ldr	r2, [pc, #256]	@ (8009218 <USB_SetTurnaroundTime+0x120>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d202      	bcs.n	8009122 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800911c:	230f      	movs	r3, #15
 800911e:	617b      	str	r3, [r7, #20]
 8009120:	e062      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	4a3c      	ldr	r2, [pc, #240]	@ (8009218 <USB_SetTurnaroundTime+0x120>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d306      	bcc.n	8009138 <USB_SetTurnaroundTime+0x40>
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	4a3b      	ldr	r2, [pc, #236]	@ (800921c <USB_SetTurnaroundTime+0x124>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d202      	bcs.n	8009138 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009132:	230e      	movs	r3, #14
 8009134:	617b      	str	r3, [r7, #20]
 8009136:	e057      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	4a38      	ldr	r2, [pc, #224]	@ (800921c <USB_SetTurnaroundTime+0x124>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d306      	bcc.n	800914e <USB_SetTurnaroundTime+0x56>
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	4a37      	ldr	r2, [pc, #220]	@ (8009220 <USB_SetTurnaroundTime+0x128>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d202      	bcs.n	800914e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009148:	230d      	movs	r3, #13
 800914a:	617b      	str	r3, [r7, #20]
 800914c:	e04c      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	4a33      	ldr	r2, [pc, #204]	@ (8009220 <USB_SetTurnaroundTime+0x128>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d306      	bcc.n	8009164 <USB_SetTurnaroundTime+0x6c>
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	4a32      	ldr	r2, [pc, #200]	@ (8009224 <USB_SetTurnaroundTime+0x12c>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d802      	bhi.n	8009164 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800915e:	230c      	movs	r3, #12
 8009160:	617b      	str	r3, [r7, #20]
 8009162:	e041      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	4a2f      	ldr	r2, [pc, #188]	@ (8009224 <USB_SetTurnaroundTime+0x12c>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d906      	bls.n	800917a <USB_SetTurnaroundTime+0x82>
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	4a2e      	ldr	r2, [pc, #184]	@ (8009228 <USB_SetTurnaroundTime+0x130>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d802      	bhi.n	800917a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009174:	230b      	movs	r3, #11
 8009176:	617b      	str	r3, [r7, #20]
 8009178:	e036      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	4a2a      	ldr	r2, [pc, #168]	@ (8009228 <USB_SetTurnaroundTime+0x130>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d906      	bls.n	8009190 <USB_SetTurnaroundTime+0x98>
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	4a29      	ldr	r2, [pc, #164]	@ (800922c <USB_SetTurnaroundTime+0x134>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d802      	bhi.n	8009190 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800918a:	230a      	movs	r3, #10
 800918c:	617b      	str	r3, [r7, #20]
 800918e:	e02b      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	4a26      	ldr	r2, [pc, #152]	@ (800922c <USB_SetTurnaroundTime+0x134>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d906      	bls.n	80091a6 <USB_SetTurnaroundTime+0xae>
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	4a25      	ldr	r2, [pc, #148]	@ (8009230 <USB_SetTurnaroundTime+0x138>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d202      	bcs.n	80091a6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80091a0:	2309      	movs	r3, #9
 80091a2:	617b      	str	r3, [r7, #20]
 80091a4:	e020      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	4a21      	ldr	r2, [pc, #132]	@ (8009230 <USB_SetTurnaroundTime+0x138>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d306      	bcc.n	80091bc <USB_SetTurnaroundTime+0xc4>
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	4a20      	ldr	r2, [pc, #128]	@ (8009234 <USB_SetTurnaroundTime+0x13c>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d802      	bhi.n	80091bc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80091b6:	2308      	movs	r3, #8
 80091b8:	617b      	str	r3, [r7, #20]
 80091ba:	e015      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	4a1d      	ldr	r2, [pc, #116]	@ (8009234 <USB_SetTurnaroundTime+0x13c>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d906      	bls.n	80091d2 <USB_SetTurnaroundTime+0xda>
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	4a1c      	ldr	r2, [pc, #112]	@ (8009238 <USB_SetTurnaroundTime+0x140>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d202      	bcs.n	80091d2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80091cc:	2307      	movs	r3, #7
 80091ce:	617b      	str	r3, [r7, #20]
 80091d0:	e00a      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80091d2:	2306      	movs	r3, #6
 80091d4:	617b      	str	r3, [r7, #20]
 80091d6:	e007      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80091d8:	79fb      	ldrb	r3, [r7, #7]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d102      	bne.n	80091e4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80091de:	2309      	movs	r3, #9
 80091e0:	617b      	str	r3, [r7, #20]
 80091e2:	e001      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80091e4:	2309      	movs	r3, #9
 80091e6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	68da      	ldr	r2, [r3, #12]
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	029b      	lsls	r3, r3, #10
 80091fc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009200:	431a      	orrs	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009206:	2300      	movs	r3, #0
}
 8009208:	4618      	mov	r0, r3
 800920a:	371c      	adds	r7, #28
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr
 8009214:	00d8acbf 	.word	0x00d8acbf
 8009218:	00e4e1c0 	.word	0x00e4e1c0
 800921c:	00f42400 	.word	0x00f42400
 8009220:	01067380 	.word	0x01067380
 8009224:	011a499f 	.word	0x011a499f
 8009228:	01312cff 	.word	0x01312cff
 800922c:	014ca43f 	.word	0x014ca43f
 8009230:	016e3600 	.word	0x016e3600
 8009234:	01a6ab1f 	.word	0x01a6ab1f
 8009238:	01e84800 	.word	0x01e84800

0800923c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	f043 0201 	orr.w	r2, r3, #1
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	370c      	adds	r7, #12
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr

0800925e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800925e:	b480      	push	{r7}
 8009260:	b083      	sub	sp, #12
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	f023 0201 	bic.w	r2, r3, #1
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	460b      	mov	r3, r1
 800928a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800928c:	2300      	movs	r3, #0
 800928e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800929c:	78fb      	ldrb	r3, [r7, #3]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d115      	bne.n	80092ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80092ae:	200a      	movs	r0, #10
 80092b0:	f7f8 fdfc 	bl	8001eac <HAL_Delay>
      ms += 10U;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	330a      	adds	r3, #10
 80092b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f001 f93f 	bl	800a53e <USB_GetMode>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d01e      	beq.n	8009304 <USB_SetCurrentMode+0x84>
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80092ca:	d9f0      	bls.n	80092ae <USB_SetCurrentMode+0x2e>
 80092cc:	e01a      	b.n	8009304 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80092ce:	78fb      	ldrb	r3, [r7, #3]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d115      	bne.n	8009300 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80092e0:	200a      	movs	r0, #10
 80092e2:	f7f8 fde3 	bl	8001eac <HAL_Delay>
      ms += 10U;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	330a      	adds	r3, #10
 80092ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f001 f926 	bl	800a53e <USB_GetMode>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d005      	beq.n	8009304 <USB_SetCurrentMode+0x84>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80092fc:	d9f0      	bls.n	80092e0 <USB_SetCurrentMode+0x60>
 80092fe:	e001      	b.n	8009304 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009300:	2301      	movs	r3, #1
 8009302:	e005      	b.n	8009310 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2bc8      	cmp	r3, #200	@ 0xc8
 8009308:	d101      	bne.n	800930e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e000      	b.n	8009310 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	3710      	adds	r7, #16
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009318:	b084      	sub	sp, #16
 800931a:	b580      	push	{r7, lr}
 800931c:	b086      	sub	sp, #24
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009326:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800932a:	2300      	movs	r3, #0
 800932c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009332:	2300      	movs	r3, #0
 8009334:	613b      	str	r3, [r7, #16]
 8009336:	e009      	b.n	800934c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	3340      	adds	r3, #64	@ 0x40
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	4413      	add	r3, r2
 8009342:	2200      	movs	r2, #0
 8009344:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	3301      	adds	r3, #1
 800934a:	613b      	str	r3, [r7, #16]
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	2b0e      	cmp	r3, #14
 8009350:	d9f2      	bls.n	8009338 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009352:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009356:	2b00      	cmp	r3, #0
 8009358:	d11c      	bne.n	8009394 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	68fa      	ldr	r2, [r7, #12]
 8009364:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009368:	f043 0302 	orr.w	r3, r3, #2
 800936c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009372:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800937e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800938a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	639a      	str	r2, [r3, #56]	@ 0x38
 8009392:	e00b      	b.n	80093ac <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009398:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80093b2:	461a      	mov	r2, r3
 80093b4:	2300      	movs	r3, #0
 80093b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80093b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d10d      	bne.n	80093dc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80093c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d104      	bne.n	80093d2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80093c8:	2100      	movs	r1, #0
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 f968 	bl	80096a0 <USB_SetDevSpeed>
 80093d0:	e008      	b.n	80093e4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80093d2:	2101      	movs	r1, #1
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f963 	bl	80096a0 <USB_SetDevSpeed>
 80093da:	e003      	b.n	80093e4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80093dc:	2103      	movs	r1, #3
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 f95e 	bl	80096a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80093e4:	2110      	movs	r1, #16
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f8fa 	bl	80095e0 <USB_FlushTxFifo>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d001      	beq.n	80093f6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
 80093f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f000 f924 	bl	8009644 <USB_FlushRxFifo>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d001      	beq.n	8009406 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800940c:	461a      	mov	r2, r3
 800940e:	2300      	movs	r3, #0
 8009410:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009418:	461a      	mov	r2, r3
 800941a:	2300      	movs	r3, #0
 800941c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009424:	461a      	mov	r2, r3
 8009426:	2300      	movs	r3, #0
 8009428:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800942a:	2300      	movs	r3, #0
 800942c:	613b      	str	r3, [r7, #16]
 800942e:	e043      	b.n	80094b8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009442:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009446:	d118      	bne.n	800947a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d10a      	bne.n	8009464 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	015a      	lsls	r2, r3, #5
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	4413      	add	r3, r2
 8009456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800945a:	461a      	mov	r2, r3
 800945c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009460:	6013      	str	r3, [r2, #0]
 8009462:	e013      	b.n	800948c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	4413      	add	r3, r2
 800946c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009470:	461a      	mov	r2, r3
 8009472:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009476:	6013      	str	r3, [r2, #0]
 8009478:	e008      	b.n	800948c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	015a      	lsls	r2, r3, #5
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	4413      	add	r3, r2
 8009482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009486:	461a      	mov	r2, r3
 8009488:	2300      	movs	r3, #0
 800948a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009498:	461a      	mov	r2, r3
 800949a:	2300      	movs	r3, #0
 800949c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	015a      	lsls	r2, r3, #5
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	4413      	add	r3, r2
 80094a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094aa:	461a      	mov	r2, r3
 80094ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80094b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	3301      	adds	r3, #1
 80094b6:	613b      	str	r3, [r7, #16]
 80094b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80094bc:	461a      	mov	r2, r3
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d3b5      	bcc.n	8009430 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094c4:	2300      	movs	r3, #0
 80094c6:	613b      	str	r3, [r7, #16]
 80094c8:	e043      	b.n	8009552 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	015a      	lsls	r2, r3, #5
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	4413      	add	r3, r2
 80094d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094e0:	d118      	bne.n	8009514 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	015a      	lsls	r2, r3, #5
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	4413      	add	r3, r2
 80094f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094f4:	461a      	mov	r2, r3
 80094f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80094fa:	6013      	str	r3, [r2, #0]
 80094fc:	e013      	b.n	8009526 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	015a      	lsls	r2, r3, #5
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	4413      	add	r3, r2
 8009506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800950a:	461a      	mov	r2, r3
 800950c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009510:	6013      	str	r3, [r2, #0]
 8009512:	e008      	b.n	8009526 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	015a      	lsls	r2, r3, #5
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	4413      	add	r3, r2
 800951c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009520:	461a      	mov	r2, r3
 8009522:	2300      	movs	r3, #0
 8009524:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	015a      	lsls	r2, r3, #5
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	4413      	add	r3, r2
 800952e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009532:	461a      	mov	r2, r3
 8009534:	2300      	movs	r3, #0
 8009536:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	015a      	lsls	r2, r3, #5
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	4413      	add	r3, r2
 8009540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009544:	461a      	mov	r2, r3
 8009546:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800954a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	3301      	adds	r3, #1
 8009550:	613b      	str	r3, [r7, #16]
 8009552:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009556:	461a      	mov	r2, r3
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	4293      	cmp	r3, r2
 800955c:	d3b5      	bcc.n	80094ca <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	68fa      	ldr	r2, [r7, #12]
 8009568:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800956c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009570:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800957e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009580:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009584:	2b00      	cmp	r3, #0
 8009586:	d105      	bne.n	8009594 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	f043 0210 	orr.w	r2, r3, #16
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	699a      	ldr	r2, [r3, #24]
 8009598:	4b10      	ldr	r3, [pc, #64]	@ (80095dc <USB_DevInit+0x2c4>)
 800959a:	4313      	orrs	r3, r2
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80095a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d005      	beq.n	80095b4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	699b      	ldr	r3, [r3, #24]
 80095ac:	f043 0208 	orr.w	r2, r3, #8
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80095b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d107      	bne.n	80095cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80095c4:	f043 0304 	orr.w	r3, r3, #4
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80095cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3718      	adds	r7, #24
 80095d2:	46bd      	mov	sp, r7
 80095d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095d8:	b004      	add	sp, #16
 80095da:	4770      	bx	lr
 80095dc:	803c3800 	.word	0x803c3800

080095e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095ea:	2300      	movs	r3, #0
 80095ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	3301      	adds	r3, #1
 80095f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095fa:	d901      	bls.n	8009600 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e01b      	b.n	8009638 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	691b      	ldr	r3, [r3, #16]
 8009604:	2b00      	cmp	r3, #0
 8009606:	daf2      	bge.n	80095ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	019b      	lsls	r3, r3, #6
 8009610:	f043 0220 	orr.w	r2, r3, #32
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	3301      	adds	r3, #1
 800961c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009624:	d901      	bls.n	800962a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009626:	2303      	movs	r3, #3
 8009628:	e006      	b.n	8009638 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	f003 0320 	and.w	r3, r3, #32
 8009632:	2b20      	cmp	r3, #32
 8009634:	d0f0      	beq.n	8009618 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3714      	adds	r7, #20
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800964c:	2300      	movs	r3, #0
 800964e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	3301      	adds	r3, #1
 8009654:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800965c:	d901      	bls.n	8009662 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800965e:	2303      	movs	r3, #3
 8009660:	e018      	b.n	8009694 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	2b00      	cmp	r3, #0
 8009668:	daf2      	bge.n	8009650 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800966a:	2300      	movs	r3, #0
 800966c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2210      	movs	r2, #16
 8009672:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	3301      	adds	r3, #1
 8009678:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009680:	d901      	bls.n	8009686 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e006      	b.n	8009694 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	691b      	ldr	r3, [r3, #16]
 800968a:	f003 0310 	and.w	r3, r3, #16
 800968e:	2b10      	cmp	r3, #16
 8009690:	d0f0      	beq.n	8009674 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3714      	adds	r7, #20
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr

080096a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b085      	sub	sp, #20
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	460b      	mov	r3, r1
 80096aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	78fb      	ldrb	r3, [r7, #3]
 80096ba:	68f9      	ldr	r1, [r7, #12]
 80096bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80096c0:	4313      	orrs	r3, r2
 80096c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3714      	adds	r7, #20
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr

080096d2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80096d2:	b480      	push	{r7}
 80096d4:	b087      	sub	sp, #28
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096e4:	689b      	ldr	r3, [r3, #8]
 80096e6:	f003 0306 	and.w	r3, r3, #6
 80096ea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d102      	bne.n	80096f8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80096f2:	2300      	movs	r3, #0
 80096f4:	75fb      	strb	r3, [r7, #23]
 80096f6:	e00a      	b.n	800970e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	d002      	beq.n	8009704 <USB_GetDevSpeed+0x32>
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2b06      	cmp	r3, #6
 8009702:	d102      	bne.n	800970a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009704:	2302      	movs	r3, #2
 8009706:	75fb      	strb	r3, [r7, #23]
 8009708:	e001      	b.n	800970e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800970a:	230f      	movs	r3, #15
 800970c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800970e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009710:	4618      	mov	r0, r3
 8009712:	371c      	adds	r7, #28
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800971c:	b480      	push	{r7}
 800971e:	b085      	sub	sp, #20
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	785b      	ldrb	r3, [r3, #1]
 8009734:	2b01      	cmp	r3, #1
 8009736:	d13a      	bne.n	80097ae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800973e:	69da      	ldr	r2, [r3, #28]
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	f003 030f 	and.w	r3, r3, #15
 8009748:	2101      	movs	r1, #1
 800974a:	fa01 f303 	lsl.w	r3, r1, r3
 800974e:	b29b      	uxth	r3, r3
 8009750:	68f9      	ldr	r1, [r7, #12]
 8009752:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009756:	4313      	orrs	r3, r2
 8009758:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	015a      	lsls	r2, r3, #5
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	4413      	add	r3, r2
 8009762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800976c:	2b00      	cmp	r3, #0
 800976e:	d155      	bne.n	800981c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	015a      	lsls	r2, r3, #5
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	4413      	add	r3, r2
 8009778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	791b      	ldrb	r3, [r3, #4]
 800978a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800978c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	059b      	lsls	r3, r3, #22
 8009792:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009794:	4313      	orrs	r3, r2
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	0151      	lsls	r1, r2, #5
 800979a:	68fa      	ldr	r2, [r7, #12]
 800979c:	440a      	add	r2, r1
 800979e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097aa:	6013      	str	r3, [r2, #0]
 80097ac:	e036      	b.n	800981c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097b4:	69da      	ldr	r2, [r3, #28]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	f003 030f 	and.w	r3, r3, #15
 80097be:	2101      	movs	r1, #1
 80097c0:	fa01 f303 	lsl.w	r3, r1, r3
 80097c4:	041b      	lsls	r3, r3, #16
 80097c6:	68f9      	ldr	r1, [r7, #12]
 80097c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80097cc:	4313      	orrs	r3, r2
 80097ce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	015a      	lsls	r2, r3, #5
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	4413      	add	r3, r2
 80097d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d11a      	bne.n	800981c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	015a      	lsls	r2, r3, #5
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	4413      	add	r3, r2
 80097ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	791b      	ldrb	r3, [r3, #4]
 8009800:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009802:	430b      	orrs	r3, r1
 8009804:	4313      	orrs	r3, r2
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	0151      	lsls	r1, r2, #5
 800980a:	68fa      	ldr	r2, [r7, #12]
 800980c:	440a      	add	r2, r1
 800980e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009812:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800981a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	3714      	adds	r7, #20
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr
	...

0800982c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	785b      	ldrb	r3, [r3, #1]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d161      	bne.n	800990c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	015a      	lsls	r2, r3, #5
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	4413      	add	r3, r2
 8009850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800985a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800985e:	d11f      	bne.n	80098a0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	015a      	lsls	r2, r3, #5
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	4413      	add	r3, r2
 8009868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	68ba      	ldr	r2, [r7, #8]
 8009870:	0151      	lsls	r1, r2, #5
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	440a      	add	r2, r1
 8009876:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800987a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800987e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	015a      	lsls	r2, r3, #5
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4413      	add	r3, r2
 8009888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68ba      	ldr	r2, [r7, #8]
 8009890:	0151      	lsls	r1, r2, #5
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	440a      	add	r2, r1
 8009896:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800989a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800989e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	f003 030f 	and.w	r3, r3, #15
 80098b0:	2101      	movs	r1, #1
 80098b2:	fa01 f303 	lsl.w	r3, r1, r3
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	43db      	mvns	r3, r3
 80098ba:	68f9      	ldr	r1, [r7, #12]
 80098bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098c0:	4013      	ands	r3, r2
 80098c2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098ca:	69da      	ldr	r2, [r3, #28]
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	f003 030f 	and.w	r3, r3, #15
 80098d4:	2101      	movs	r1, #1
 80098d6:	fa01 f303 	lsl.w	r3, r1, r3
 80098da:	b29b      	uxth	r3, r3
 80098dc:	43db      	mvns	r3, r3
 80098de:	68f9      	ldr	r1, [r7, #12]
 80098e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098e4:	4013      	ands	r3, r2
 80098e6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	015a      	lsls	r2, r3, #5
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	4413      	add	r3, r2
 80098f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098f4:	681a      	ldr	r2, [r3, #0]
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	0159      	lsls	r1, r3, #5
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	440b      	add	r3, r1
 80098fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009902:	4619      	mov	r1, r3
 8009904:	4b35      	ldr	r3, [pc, #212]	@ (80099dc <USB_DeactivateEndpoint+0x1b0>)
 8009906:	4013      	ands	r3, r2
 8009908:	600b      	str	r3, [r1, #0]
 800990a:	e060      	b.n	80099ce <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	015a      	lsls	r2, r3, #5
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	4413      	add	r3, r2
 8009914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800991e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009922:	d11f      	bne.n	8009964 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	015a      	lsls	r2, r3, #5
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	4413      	add	r3, r2
 800992c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	68ba      	ldr	r2, [r7, #8]
 8009934:	0151      	lsls	r1, r2, #5
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	440a      	add	r2, r1
 800993a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800993e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009942:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	68ba      	ldr	r2, [r7, #8]
 8009954:	0151      	lsls	r1, r2, #5
 8009956:	68fa      	ldr	r2, [r7, #12]
 8009958:	440a      	add	r2, r1
 800995a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800995e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009962:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800996a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	f003 030f 	and.w	r3, r3, #15
 8009974:	2101      	movs	r1, #1
 8009976:	fa01 f303 	lsl.w	r3, r1, r3
 800997a:	041b      	lsls	r3, r3, #16
 800997c:	43db      	mvns	r3, r3
 800997e:	68f9      	ldr	r1, [r7, #12]
 8009980:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009984:	4013      	ands	r3, r2
 8009986:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800998e:	69da      	ldr	r2, [r3, #28]
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	f003 030f 	and.w	r3, r3, #15
 8009998:	2101      	movs	r1, #1
 800999a:	fa01 f303 	lsl.w	r3, r1, r3
 800999e:	041b      	lsls	r3, r3, #16
 80099a0:	43db      	mvns	r3, r3
 80099a2:	68f9      	ldr	r1, [r7, #12]
 80099a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80099a8:	4013      	ands	r3, r2
 80099aa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	015a      	lsls	r2, r3, #5
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	4413      	add	r3, r2
 80099b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	0159      	lsls	r1, r3, #5
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	440b      	add	r3, r1
 80099c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099c6:	4619      	mov	r1, r3
 80099c8:	4b05      	ldr	r3, [pc, #20]	@ (80099e0 <USB_DeactivateEndpoint+0x1b4>)
 80099ca:	4013      	ands	r3, r2
 80099cc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3714      	adds	r7, #20
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr
 80099dc:	ec337800 	.word	0xec337800
 80099e0:	eff37800 	.word	0xeff37800

080099e4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b08a      	sub	sp, #40	@ 0x28
 80099e8:	af02      	add	r7, sp, #8
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	60b9      	str	r1, [r7, #8]
 80099ee:	4613      	mov	r3, r2
 80099f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	785b      	ldrb	r3, [r3, #1]
 8009a00:	2b01      	cmp	r3, #1
 8009a02:	f040 817f 	bne.w	8009d04 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d132      	bne.n	8009a74 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	015a      	lsls	r2, r3, #5
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	4413      	add	r3, r2
 8009a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	69ba      	ldr	r2, [r7, #24]
 8009a1e:	0151      	lsls	r1, r2, #5
 8009a20:	69fa      	ldr	r2, [r7, #28]
 8009a22:	440a      	add	r2, r1
 8009a24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a28:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009a2c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009a30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a32:	69bb      	ldr	r3, [r7, #24]
 8009a34:	015a      	lsls	r2, r3, #5
 8009a36:	69fb      	ldr	r3, [r7, #28]
 8009a38:	4413      	add	r3, r2
 8009a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a3e:	691b      	ldr	r3, [r3, #16]
 8009a40:	69ba      	ldr	r2, [r7, #24]
 8009a42:	0151      	lsls	r1, r2, #5
 8009a44:	69fa      	ldr	r2, [r7, #28]
 8009a46:	440a      	add	r2, r1
 8009a48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	015a      	lsls	r2, r3, #5
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	4413      	add	r3, r2
 8009a5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a5e:	691b      	ldr	r3, [r3, #16]
 8009a60:	69ba      	ldr	r2, [r7, #24]
 8009a62:	0151      	lsls	r1, r2, #5
 8009a64:	69fa      	ldr	r2, [r7, #28]
 8009a66:	440a      	add	r2, r1
 8009a68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a6c:	0cdb      	lsrs	r3, r3, #19
 8009a6e:	04db      	lsls	r3, r3, #19
 8009a70:	6113      	str	r3, [r2, #16]
 8009a72:	e097      	b.n	8009ba4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a74:	69bb      	ldr	r3, [r7, #24]
 8009a76:	015a      	lsls	r2, r3, #5
 8009a78:	69fb      	ldr	r3, [r7, #28]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	69ba      	ldr	r2, [r7, #24]
 8009a84:	0151      	lsls	r1, r2, #5
 8009a86:	69fa      	ldr	r2, [r7, #28]
 8009a88:	440a      	add	r2, r1
 8009a8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a8e:	0cdb      	lsrs	r3, r3, #19
 8009a90:	04db      	lsls	r3, r3, #19
 8009a92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	015a      	lsls	r2, r3, #5
 8009a98:	69fb      	ldr	r3, [r7, #28]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aa0:	691b      	ldr	r3, [r3, #16]
 8009aa2:	69ba      	ldr	r2, [r7, #24]
 8009aa4:	0151      	lsls	r1, r2, #5
 8009aa6:	69fa      	ldr	r2, [r7, #28]
 8009aa8:	440a      	add	r2, r1
 8009aaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aae:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009ab2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009ab6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d11a      	bne.n	8009af4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	691a      	ldr	r2, [r3, #16]
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d903      	bls.n	8009ad2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	689a      	ldr	r2, [r3, #8]
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	015a      	lsls	r2, r3, #5
 8009ad6:	69fb      	ldr	r3, [r7, #28]
 8009ad8:	4413      	add	r3, r2
 8009ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	69ba      	ldr	r2, [r7, #24]
 8009ae2:	0151      	lsls	r1, r2, #5
 8009ae4:	69fa      	ldr	r2, [r7, #28]
 8009ae6:	440a      	add	r2, r1
 8009ae8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009af0:	6113      	str	r3, [r2, #16]
 8009af2:	e044      	b.n	8009b7e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	691a      	ldr	r2, [r3, #16]
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	4413      	add	r3, r2
 8009afe:	1e5a      	subs	r2, r3, #1
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b08:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	015a      	lsls	r2, r3, #5
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	4413      	add	r3, r2
 8009b12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b16:	691a      	ldr	r2, [r3, #16]
 8009b18:	8afb      	ldrh	r3, [r7, #22]
 8009b1a:	04d9      	lsls	r1, r3, #19
 8009b1c:	4ba4      	ldr	r3, [pc, #656]	@ (8009db0 <USB_EPStartXfer+0x3cc>)
 8009b1e:	400b      	ands	r3, r1
 8009b20:	69b9      	ldr	r1, [r7, #24]
 8009b22:	0148      	lsls	r0, r1, #5
 8009b24:	69f9      	ldr	r1, [r7, #28]
 8009b26:	4401      	add	r1, r0
 8009b28:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	791b      	ldrb	r3, [r3, #4]
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	d122      	bne.n	8009b7e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	015a      	lsls	r2, r3, #5
 8009b3c:	69fb      	ldr	r3, [r7, #28]
 8009b3e:	4413      	add	r3, r2
 8009b40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b44:	691b      	ldr	r3, [r3, #16]
 8009b46:	69ba      	ldr	r2, [r7, #24]
 8009b48:	0151      	lsls	r1, r2, #5
 8009b4a:	69fa      	ldr	r2, [r7, #28]
 8009b4c:	440a      	add	r2, r1
 8009b4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b52:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009b56:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	015a      	lsls	r2, r3, #5
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	4413      	add	r3, r2
 8009b60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b64:	691a      	ldr	r2, [r3, #16]
 8009b66:	8afb      	ldrh	r3, [r7, #22]
 8009b68:	075b      	lsls	r3, r3, #29
 8009b6a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009b6e:	69b9      	ldr	r1, [r7, #24]
 8009b70:	0148      	lsls	r0, r1, #5
 8009b72:	69f9      	ldr	r1, [r7, #28]
 8009b74:	4401      	add	r1, r0
 8009b76:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	015a      	lsls	r2, r3, #5
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	4413      	add	r3, r2
 8009b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b8a:	691a      	ldr	r2, [r3, #16]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b94:	69b9      	ldr	r1, [r7, #24]
 8009b96:	0148      	lsls	r0, r1, #5
 8009b98:	69f9      	ldr	r1, [r7, #28]
 8009b9a:	4401      	add	r1, r0
 8009b9c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009ba4:	79fb      	ldrb	r3, [r7, #7]
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d14b      	bne.n	8009c42 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	69db      	ldr	r3, [r3, #28]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d009      	beq.n	8009bc6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	015a      	lsls	r2, r3, #5
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	4413      	add	r3, r2
 8009bba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	69db      	ldr	r3, [r3, #28]
 8009bc4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	791b      	ldrb	r3, [r3, #4]
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d128      	bne.n	8009c20 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009bce:	69fb      	ldr	r3, [r7, #28]
 8009bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d110      	bne.n	8009c00 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009bde:	69bb      	ldr	r3, [r7, #24]
 8009be0:	015a      	lsls	r2, r3, #5
 8009be2:	69fb      	ldr	r3, [r7, #28]
 8009be4:	4413      	add	r3, r2
 8009be6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	69ba      	ldr	r2, [r7, #24]
 8009bee:	0151      	lsls	r1, r2, #5
 8009bf0:	69fa      	ldr	r2, [r7, #28]
 8009bf2:	440a      	add	r2, r1
 8009bf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bf8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009bfc:	6013      	str	r3, [r2, #0]
 8009bfe:	e00f      	b.n	8009c20 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009c00:	69bb      	ldr	r3, [r7, #24]
 8009c02:	015a      	lsls	r2, r3, #5
 8009c04:	69fb      	ldr	r3, [r7, #28]
 8009c06:	4413      	add	r3, r2
 8009c08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	69ba      	ldr	r2, [r7, #24]
 8009c10:	0151      	lsls	r1, r2, #5
 8009c12:	69fa      	ldr	r2, [r7, #28]
 8009c14:	440a      	add	r2, r1
 8009c16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c1e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	015a      	lsls	r2, r3, #5
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	4413      	add	r3, r2
 8009c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	69ba      	ldr	r2, [r7, #24]
 8009c30:	0151      	lsls	r1, r2, #5
 8009c32:	69fa      	ldr	r2, [r7, #28]
 8009c34:	440a      	add	r2, r1
 8009c36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c3a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009c3e:	6013      	str	r3, [r2, #0]
 8009c40:	e166      	b.n	8009f10 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	015a      	lsls	r2, r3, #5
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	4413      	add	r3, r2
 8009c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	69ba      	ldr	r2, [r7, #24]
 8009c52:	0151      	lsls	r1, r2, #5
 8009c54:	69fa      	ldr	r2, [r7, #28]
 8009c56:	440a      	add	r2, r1
 8009c58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c5c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009c60:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	791b      	ldrb	r3, [r3, #4]
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d015      	beq.n	8009c96 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f000 814e 	beq.w	8009f10 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009c74:	69fb      	ldr	r3, [r7, #28]
 8009c76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	781b      	ldrb	r3, [r3, #0]
 8009c80:	f003 030f 	and.w	r3, r3, #15
 8009c84:	2101      	movs	r1, #1
 8009c86:	fa01 f303 	lsl.w	r3, r1, r3
 8009c8a:	69f9      	ldr	r1, [r7, #28]
 8009c8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c90:	4313      	orrs	r3, r2
 8009c92:	634b      	str	r3, [r1, #52]	@ 0x34
 8009c94:	e13c      	b.n	8009f10 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d110      	bne.n	8009cc8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	015a      	lsls	r2, r3, #5
 8009caa:	69fb      	ldr	r3, [r7, #28]
 8009cac:	4413      	add	r3, r2
 8009cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	69ba      	ldr	r2, [r7, #24]
 8009cb6:	0151      	lsls	r1, r2, #5
 8009cb8:	69fa      	ldr	r2, [r7, #28]
 8009cba:	440a      	add	r2, r1
 8009cbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cc0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009cc4:	6013      	str	r3, [r2, #0]
 8009cc6:	e00f      	b.n	8009ce8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009cc8:	69bb      	ldr	r3, [r7, #24]
 8009cca:	015a      	lsls	r2, r3, #5
 8009ccc:	69fb      	ldr	r3, [r7, #28]
 8009cce:	4413      	add	r3, r2
 8009cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	69ba      	ldr	r2, [r7, #24]
 8009cd8:	0151      	lsls	r1, r2, #5
 8009cda:	69fa      	ldr	r2, [r7, #28]
 8009cdc:	440a      	add	r2, r1
 8009cde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ce2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ce6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	68d9      	ldr	r1, [r3, #12]
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	781a      	ldrb	r2, [r3, #0]
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	691b      	ldr	r3, [r3, #16]
 8009cf4:	b298      	uxth	r0, r3
 8009cf6:	79fb      	ldrb	r3, [r7, #7]
 8009cf8:	9300      	str	r3, [sp, #0]
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f000 f9b9 	bl	800a074 <USB_WritePacket>
 8009d02:	e105      	b.n	8009f10 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009d04:	69bb      	ldr	r3, [r7, #24]
 8009d06:	015a      	lsls	r2, r3, #5
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d10:	691b      	ldr	r3, [r3, #16]
 8009d12:	69ba      	ldr	r2, [r7, #24]
 8009d14:	0151      	lsls	r1, r2, #5
 8009d16:	69fa      	ldr	r2, [r7, #28]
 8009d18:	440a      	add	r2, r1
 8009d1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d1e:	0cdb      	lsrs	r3, r3, #19
 8009d20:	04db      	lsls	r3, r3, #19
 8009d22:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	015a      	lsls	r2, r3, #5
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	4413      	add	r3, r2
 8009d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d30:	691b      	ldr	r3, [r3, #16]
 8009d32:	69ba      	ldr	r2, [r7, #24]
 8009d34:	0151      	lsls	r1, r2, #5
 8009d36:	69fa      	ldr	r2, [r7, #28]
 8009d38:	440a      	add	r2, r1
 8009d3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d3e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009d42:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009d46:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009d48:	69bb      	ldr	r3, [r7, #24]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d132      	bne.n	8009db4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	691b      	ldr	r3, [r3, #16]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d003      	beq.n	8009d5e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	689a      	ldr	r2, [r3, #8]
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	689a      	ldr	r2, [r3, #8]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	015a      	lsls	r2, r3, #5
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d72:	691a      	ldr	r2, [r3, #16]
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	6a1b      	ldr	r3, [r3, #32]
 8009d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d7c:	69b9      	ldr	r1, [r7, #24]
 8009d7e:	0148      	lsls	r0, r1, #5
 8009d80:	69f9      	ldr	r1, [r7, #28]
 8009d82:	4401      	add	r1, r0
 8009d84:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d8c:	69bb      	ldr	r3, [r7, #24]
 8009d8e:	015a      	lsls	r2, r3, #5
 8009d90:	69fb      	ldr	r3, [r7, #28]
 8009d92:	4413      	add	r3, r2
 8009d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	69ba      	ldr	r2, [r7, #24]
 8009d9c:	0151      	lsls	r1, r2, #5
 8009d9e:	69fa      	ldr	r2, [r7, #28]
 8009da0:	440a      	add	r2, r1
 8009da2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009da6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009daa:	6113      	str	r3, [r2, #16]
 8009dac:	e062      	b.n	8009e74 <USB_EPStartXfer+0x490>
 8009dae:	bf00      	nop
 8009db0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	691b      	ldr	r3, [r3, #16]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d123      	bne.n	8009e04 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	69fb      	ldr	r3, [r7, #28]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dc8:	691a      	ldr	r2, [r3, #16]
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dd2:	69b9      	ldr	r1, [r7, #24]
 8009dd4:	0148      	lsls	r0, r1, #5
 8009dd6:	69f9      	ldr	r1, [r7, #28]
 8009dd8:	4401      	add	r1, r0
 8009dda:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009dde:	4313      	orrs	r3, r2
 8009de0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009de2:	69bb      	ldr	r3, [r7, #24]
 8009de4:	015a      	lsls	r2, r3, #5
 8009de6:	69fb      	ldr	r3, [r7, #28]
 8009de8:	4413      	add	r3, r2
 8009dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dee:	691b      	ldr	r3, [r3, #16]
 8009df0:	69ba      	ldr	r2, [r7, #24]
 8009df2:	0151      	lsls	r1, r2, #5
 8009df4:	69fa      	ldr	r2, [r7, #28]
 8009df6:	440a      	add	r2, r1
 8009df8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009dfc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009e00:	6113      	str	r3, [r2, #16]
 8009e02:	e037      	b.n	8009e74 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	691a      	ldr	r2, [r3, #16]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	4413      	add	r3, r2
 8009e0e:	1e5a      	subs	r2, r3, #1
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e18:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	689b      	ldr	r3, [r3, #8]
 8009e1e:	8afa      	ldrh	r2, [r7, #22]
 8009e20:	fb03 f202 	mul.w	r2, r3, r2
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009e28:	69bb      	ldr	r3, [r7, #24]
 8009e2a:	015a      	lsls	r2, r3, #5
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e34:	691a      	ldr	r2, [r3, #16]
 8009e36:	8afb      	ldrh	r3, [r7, #22]
 8009e38:	04d9      	lsls	r1, r3, #19
 8009e3a:	4b38      	ldr	r3, [pc, #224]	@ (8009f1c <USB_EPStartXfer+0x538>)
 8009e3c:	400b      	ands	r3, r1
 8009e3e:	69b9      	ldr	r1, [r7, #24]
 8009e40:	0148      	lsls	r0, r1, #5
 8009e42:	69f9      	ldr	r1, [r7, #28]
 8009e44:	4401      	add	r1, r0
 8009e46:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	69fb      	ldr	r3, [r7, #28]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e5a:	691a      	ldr	r2, [r3, #16]
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	6a1b      	ldr	r3, [r3, #32]
 8009e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e64:	69b9      	ldr	r1, [r7, #24]
 8009e66:	0148      	lsls	r0, r1, #5
 8009e68:	69f9      	ldr	r1, [r7, #28]
 8009e6a:	4401      	add	r1, r0
 8009e6c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009e70:	4313      	orrs	r3, r2
 8009e72:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009e74:	79fb      	ldrb	r3, [r7, #7]
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d10d      	bne.n	8009e96 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d009      	beq.n	8009e96 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	68d9      	ldr	r1, [r3, #12]
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	015a      	lsls	r2, r3, #5
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e92:	460a      	mov	r2, r1
 8009e94:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	791b      	ldrb	r3, [r3, #4]
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d128      	bne.n	8009ef0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009e9e:	69fb      	ldr	r3, [r7, #28]
 8009ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d110      	bne.n	8009ed0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	015a      	lsls	r2, r3, #5
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	69ba      	ldr	r2, [r7, #24]
 8009ebe:	0151      	lsls	r1, r2, #5
 8009ec0:	69fa      	ldr	r2, [r7, #28]
 8009ec2:	440a      	add	r2, r1
 8009ec4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ec8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009ecc:	6013      	str	r3, [r2, #0]
 8009ece:	e00f      	b.n	8009ef0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	015a      	lsls	r2, r3, #5
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	69ba      	ldr	r2, [r7, #24]
 8009ee0:	0151      	lsls	r1, r2, #5
 8009ee2:	69fa      	ldr	r2, [r7, #28]
 8009ee4:	440a      	add	r2, r1
 8009ee6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009eee:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009ef0:	69bb      	ldr	r3, [r7, #24]
 8009ef2:	015a      	lsls	r2, r3, #5
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	4413      	add	r3, r2
 8009ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	69ba      	ldr	r2, [r7, #24]
 8009f00:	0151      	lsls	r1, r2, #5
 8009f02:	69fa      	ldr	r2, [r7, #28]
 8009f04:	440a      	add	r2, r1
 8009f06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f0a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009f0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3720      	adds	r7, #32
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	1ff80000 	.word	0x1ff80000

08009f20 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b087      	sub	sp, #28
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	785b      	ldrb	r3, [r3, #1]
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d14a      	bne.n	8009fd4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	781b      	ldrb	r3, [r3, #0]
 8009f42:	015a      	lsls	r2, r3, #5
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f56:	f040 8086 	bne.w	800a066 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	015a      	lsls	r2, r3, #5
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	4413      	add	r3, r2
 8009f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	683a      	ldr	r2, [r7, #0]
 8009f6c:	7812      	ldrb	r2, [r2, #0]
 8009f6e:	0151      	lsls	r1, r2, #5
 8009f70:	693a      	ldr	r2, [r7, #16]
 8009f72:	440a      	add	r2, r1
 8009f74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f78:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009f7c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	781b      	ldrb	r3, [r3, #0]
 8009f82:	015a      	lsls	r2, r3, #5
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	4413      	add	r3, r2
 8009f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	683a      	ldr	r2, [r7, #0]
 8009f90:	7812      	ldrb	r2, [r2, #0]
 8009f92:	0151      	lsls	r1, r2, #5
 8009f94:	693a      	ldr	r2, [r7, #16]
 8009f96:	440a      	add	r2, r1
 8009f98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009fa0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d902      	bls.n	8009fb8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	75fb      	strb	r3, [r7, #23]
          break;
 8009fb6:	e056      	b.n	800a066 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	015a      	lsls	r2, r3, #5
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	4413      	add	r3, r2
 8009fc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fd0:	d0e7      	beq.n	8009fa2 <USB_EPStopXfer+0x82>
 8009fd2:	e048      	b.n	800a066 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	781b      	ldrb	r3, [r3, #0]
 8009fd8:	015a      	lsls	r2, r3, #5
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	4413      	add	r3, r2
 8009fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fec:	d13b      	bne.n	800a066 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	015a      	lsls	r2, r3, #5
 8009ff4:	693b      	ldr	r3, [r7, #16]
 8009ff6:	4413      	add	r3, r2
 8009ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	683a      	ldr	r2, [r7, #0]
 800a000:	7812      	ldrb	r2, [r2, #0]
 800a002:	0151      	lsls	r1, r2, #5
 800a004:	693a      	ldr	r2, [r7, #16]
 800a006:	440a      	add	r2, r1
 800a008:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a00c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a010:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	781b      	ldrb	r3, [r3, #0]
 800a016:	015a      	lsls	r2, r3, #5
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	4413      	add	r3, r2
 800a01c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	683a      	ldr	r2, [r7, #0]
 800a024:	7812      	ldrb	r2, [r2, #0]
 800a026:	0151      	lsls	r1, r2, #5
 800a028:	693a      	ldr	r2, [r7, #16]
 800a02a:	440a      	add	r2, r1
 800a02c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a030:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a034:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	3301      	adds	r3, #1
 800a03a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a042:	4293      	cmp	r3, r2
 800a044:	d902      	bls.n	800a04c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a046:	2301      	movs	r3, #1
 800a048:	75fb      	strb	r3, [r7, #23]
          break;
 800a04a:	e00c      	b.n	800a066 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	015a      	lsls	r2, r3, #5
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	4413      	add	r3, r2
 800a056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a060:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a064:	d0e7      	beq.n	800a036 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a066:	7dfb      	ldrb	r3, [r7, #23]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	371c      	adds	r7, #28
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a074:	b480      	push	{r7}
 800a076:	b089      	sub	sp, #36	@ 0x24
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	4611      	mov	r1, r2
 800a080:	461a      	mov	r2, r3
 800a082:	460b      	mov	r3, r1
 800a084:	71fb      	strb	r3, [r7, #7]
 800a086:	4613      	mov	r3, r2
 800a088:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a092:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a096:	2b00      	cmp	r3, #0
 800a098:	d123      	bne.n	800a0e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a09a:	88bb      	ldrh	r3, [r7, #4]
 800a09c:	3303      	adds	r3, #3
 800a09e:	089b      	lsrs	r3, r3, #2
 800a0a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	61bb      	str	r3, [r7, #24]
 800a0a6:	e018      	b.n	800a0da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	031a      	lsls	r2, r3, #12
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	3301      	adds	r3, #1
 800a0c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0c2:	69fb      	ldr	r3, [r7, #28]
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0c8:	69fb      	ldr	r3, [r7, #28]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0ce:	69fb      	ldr	r3, [r7, #28]
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a0d4:	69bb      	ldr	r3, [r7, #24]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	61bb      	str	r3, [r7, #24]
 800a0da:	69ba      	ldr	r2, [r7, #24]
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d3e2      	bcc.n	800a0a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a0e2:	2300      	movs	r3, #0
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3724      	adds	r7, #36	@ 0x24
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b08b      	sub	sp, #44	@ 0x2c
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	4613      	mov	r3, r2
 800a0fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a106:	88fb      	ldrh	r3, [r7, #6]
 800a108:	089b      	lsrs	r3, r3, #2
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a10e:	88fb      	ldrh	r3, [r7, #6]
 800a110:	f003 0303 	and.w	r3, r3, #3
 800a114:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a116:	2300      	movs	r3, #0
 800a118:	623b      	str	r3, [r7, #32]
 800a11a:	e014      	b.n	800a146 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a126:	601a      	str	r2, [r3, #0]
    pDest++;
 800a128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12a:	3301      	adds	r3, #1
 800a12c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	3301      	adds	r3, #1
 800a132:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a136:	3301      	adds	r3, #1
 800a138:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13c:	3301      	adds	r3, #1
 800a13e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	3301      	adds	r3, #1
 800a144:	623b      	str	r3, [r7, #32]
 800a146:	6a3a      	ldr	r2, [r7, #32]
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d3e6      	bcc.n	800a11c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a14e:	8bfb      	ldrh	r3, [r7, #30]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d01e      	beq.n	800a192 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a154:	2300      	movs	r3, #0
 800a156:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a15e:	461a      	mov	r2, r3
 800a160:	f107 0310 	add.w	r3, r7, #16
 800a164:	6812      	ldr	r2, [r2, #0]
 800a166:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a168:	693a      	ldr	r2, [r7, #16]
 800a16a:	6a3b      	ldr	r3, [r7, #32]
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	00db      	lsls	r3, r3, #3
 800a170:	fa22 f303 	lsr.w	r3, r2, r3
 800a174:	b2da      	uxtb	r2, r3
 800a176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a178:	701a      	strb	r2, [r3, #0]
      i++;
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	3301      	adds	r3, #1
 800a17e:	623b      	str	r3, [r7, #32]
      pDest++;
 800a180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a182:	3301      	adds	r3, #1
 800a184:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a186:	8bfb      	ldrh	r3, [r7, #30]
 800a188:	3b01      	subs	r3, #1
 800a18a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a18c:	8bfb      	ldrh	r3, [r7, #30]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1ea      	bne.n	800a168 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a194:	4618      	mov	r0, r3
 800a196:	372c      	adds	r7, #44	@ 0x2c
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b085      	sub	sp, #20
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	781b      	ldrb	r3, [r3, #0]
 800a1b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	785b      	ldrb	r3, [r3, #1]
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d12c      	bne.n	800a216 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	015a      	lsls	r2, r3, #5
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	4413      	add	r3, r2
 800a1c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	db12      	blt.n	800a1f4 <USB_EPSetStall+0x54>
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d00f      	beq.n	800a1f4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	015a      	lsls	r2, r3, #5
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	4413      	add	r3, r2
 800a1dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	68ba      	ldr	r2, [r7, #8]
 800a1e4:	0151      	lsls	r1, r2, #5
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	440a      	add	r2, r1
 800a1ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a1ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a1f2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	015a      	lsls	r2, r3, #5
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	4413      	add	r3, r2
 800a1fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68ba      	ldr	r2, [r7, #8]
 800a204:	0151      	lsls	r1, r2, #5
 800a206:	68fa      	ldr	r2, [r7, #12]
 800a208:	440a      	add	r2, r1
 800a20a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a20e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a212:	6013      	str	r3, [r2, #0]
 800a214:	e02b      	b.n	800a26e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	015a      	lsls	r2, r3, #5
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	4413      	add	r3, r2
 800a21e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2b00      	cmp	r3, #0
 800a226:	db12      	blt.n	800a24e <USB_EPSetStall+0xae>
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d00f      	beq.n	800a24e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	015a      	lsls	r2, r3, #5
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	4413      	add	r3, r2
 800a236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	68ba      	ldr	r2, [r7, #8]
 800a23e:	0151      	lsls	r1, r2, #5
 800a240:	68fa      	ldr	r2, [r7, #12]
 800a242:	440a      	add	r2, r1
 800a244:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a248:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a24c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	015a      	lsls	r2, r3, #5
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	4413      	add	r3, r2
 800a256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	68ba      	ldr	r2, [r7, #8]
 800a25e:	0151      	lsls	r1, r2, #5
 800a260:	68fa      	ldr	r2, [r7, #12]
 800a262:	440a      	add	r2, r1
 800a264:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a268:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a26c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a26e:	2300      	movs	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	3714      	adds	r7, #20
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b085      	sub	sp, #20
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	785b      	ldrb	r3, [r3, #1]
 800a294:	2b01      	cmp	r3, #1
 800a296:	d128      	bne.n	800a2ea <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	015a      	lsls	r2, r3, #5
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	4413      	add	r3, r2
 800a2a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68ba      	ldr	r2, [r7, #8]
 800a2a8:	0151      	lsls	r1, r2, #5
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	440a      	add	r2, r1
 800a2ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a2b6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	791b      	ldrb	r3, [r3, #4]
 800a2bc:	2b03      	cmp	r3, #3
 800a2be:	d003      	beq.n	800a2c8 <USB_EPClearStall+0x4c>
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	791b      	ldrb	r3, [r3, #4]
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	d138      	bne.n	800a33a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	015a      	lsls	r2, r3, #5
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	4413      	add	r3, r2
 800a2d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	0151      	lsls	r1, r2, #5
 800a2da:	68fa      	ldr	r2, [r7, #12]
 800a2dc:	440a      	add	r2, r1
 800a2de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2e6:	6013      	str	r3, [r2, #0]
 800a2e8:	e027      	b.n	800a33a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	015a      	lsls	r2, r3, #5
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	4413      	add	r3, r2
 800a2f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	0151      	lsls	r1, r2, #5
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	440a      	add	r2, r1
 800a300:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a304:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a308:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	791b      	ldrb	r3, [r3, #4]
 800a30e:	2b03      	cmp	r3, #3
 800a310:	d003      	beq.n	800a31a <USB_EPClearStall+0x9e>
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	791b      	ldrb	r3, [r3, #4]
 800a316:	2b02      	cmp	r3, #2
 800a318:	d10f      	bne.n	800a33a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	015a      	lsls	r2, r3, #5
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	4413      	add	r3, r2
 800a322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	0151      	lsls	r1, r2, #5
 800a32c:	68fa      	ldr	r2, [r7, #12]
 800a32e:	440a      	add	r2, r1
 800a330:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a338:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	460b      	mov	r3, r1
 800a352:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68fa      	ldr	r2, [r7, #12]
 800a362:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a366:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a36a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a372:	681a      	ldr	r2, [r3, #0]
 800a374:	78fb      	ldrb	r3, [r7, #3]
 800a376:	011b      	lsls	r3, r3, #4
 800a378:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a37c:	68f9      	ldr	r1, [r7, #12]
 800a37e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a382:	4313      	orrs	r3, r2
 800a384:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a386:	2300      	movs	r3, #0
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3714      	adds	r7, #20
 800a38c:	46bd      	mov	sp, r7
 800a38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a392:	4770      	bx	lr

0800a394 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a394:	b480      	push	{r7}
 800a396:	b085      	sub	sp, #20
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	68fa      	ldr	r2, [r7, #12]
 800a3aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a3ae:	f023 0303 	bic.w	r3, r3, #3
 800a3b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	68fa      	ldr	r2, [r7, #12]
 800a3be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3c2:	f023 0302 	bic.w	r3, r3, #2
 800a3c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a3c8:	2300      	movs	r3, #0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3714      	adds	r7, #20
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr

0800a3d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a3d6:	b480      	push	{r7}
 800a3d8:	b085      	sub	sp, #20
 800a3da:	af00      	add	r7, sp, #0
 800a3dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	68fa      	ldr	r2, [r7, #12]
 800a3ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a3f0:	f023 0303 	bic.w	r3, r3, #3
 800a3f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a404:	f043 0302 	orr.w	r3, r3, #2
 800a408:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a40a:	2300      	movs	r3, #0
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3714      	adds	r7, #20
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr

0800a418 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	699b      	ldr	r3, [r3, #24]
 800a42a:	68fa      	ldr	r2, [r7, #12]
 800a42c:	4013      	ands	r3, r2
 800a42e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a430:	68fb      	ldr	r3, [r7, #12]
}
 800a432:	4618      	mov	r0, r3
 800a434:	3714      	adds	r7, #20
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr

0800a43e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a43e:	b480      	push	{r7}
 800a440:	b085      	sub	sp, #20
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a450:	699b      	ldr	r3, [r3, #24]
 800a452:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a45a:	69db      	ldr	r3, [r3, #28]
 800a45c:	68ba      	ldr	r2, [r7, #8]
 800a45e:	4013      	ands	r3, r2
 800a460:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	0c1b      	lsrs	r3, r3, #16
}
 800a466:	4618      	mov	r0, r3
 800a468:	3714      	adds	r7, #20
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr

0800a472 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a472:	b480      	push	{r7}
 800a474:	b085      	sub	sp, #20
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a484:	699b      	ldr	r3, [r3, #24]
 800a486:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a48e:	69db      	ldr	r3, [r3, #28]
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	4013      	ands	r3, r2
 800a494:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	b29b      	uxth	r3, r3
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3714      	adds	r7, #20
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr

0800a4a6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b085      	sub	sp, #20
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a4b6:	78fb      	ldrb	r3, [r7, #3]
 800a4b8:	015a      	lsls	r2, r3, #5
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	4413      	add	r3, r2
 800a4be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4c2:	689b      	ldr	r3, [r3, #8]
 800a4c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4cc:	695b      	ldr	r3, [r3, #20]
 800a4ce:	68ba      	ldr	r2, [r7, #8]
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a4d4:	68bb      	ldr	r3, [r7, #8]
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr

0800a4e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b087      	sub	sp, #28
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f8:	691b      	ldr	r3, [r3, #16]
 800a4fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a504:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a506:	78fb      	ldrb	r3, [r7, #3]
 800a508:	f003 030f 	and.w	r3, r3, #15
 800a50c:	68fa      	ldr	r2, [r7, #12]
 800a50e:	fa22 f303 	lsr.w	r3, r2, r3
 800a512:	01db      	lsls	r3, r3, #7
 800a514:	b2db      	uxtb	r3, r3
 800a516:	693a      	ldr	r2, [r7, #16]
 800a518:	4313      	orrs	r3, r2
 800a51a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a51c:	78fb      	ldrb	r3, [r7, #3]
 800a51e:	015a      	lsls	r2, r3, #5
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	4413      	add	r3, r2
 800a524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	4013      	ands	r3, r2
 800a52e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a530:	68bb      	ldr	r3, [r7, #8]
}
 800a532:	4618      	mov	r0, r3
 800a534:	371c      	adds	r7, #28
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr

0800a53e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a53e:	b480      	push	{r7}
 800a540:	b083      	sub	sp, #12
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	695b      	ldr	r3, [r3, #20]
 800a54a:	f003 0301 	and.w	r3, r3, #1
}
 800a54e:	4618      	mov	r0, r3
 800a550:	370c      	adds	r7, #12
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr

0800a55a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a55a:	b480      	push	{r7}
 800a55c:	b085      	sub	sp, #20
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	68fa      	ldr	r2, [r7, #12]
 800a570:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a574:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a578:	f023 0307 	bic.w	r3, r3, #7
 800a57c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a58c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a590:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a592:	2300      	movs	r3, #0
}
 800a594:	4618      	mov	r0, r3
 800a596:	3714      	adds	r7, #20
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b087      	sub	sp, #28
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	460b      	mov	r3, r1
 800a5aa:	607a      	str	r2, [r7, #4]
 800a5ac:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	333c      	adds	r3, #60	@ 0x3c
 800a5b6:	3304      	adds	r3, #4
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	4a26      	ldr	r2, [pc, #152]	@ (800a658 <USB_EP0_OutStart+0xb8>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d90a      	bls.n	800a5da <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5d4:	d101      	bne.n	800a5da <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	e037      	b.n	800a64a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a5e6:	697b      	ldr	r3, [r7, #20]
 800a5e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ec:	691b      	ldr	r3, [r3, #16]
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a5f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a600:	691b      	ldr	r3, [r3, #16]
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a608:	f043 0318 	orr.w	r3, r3, #24
 800a60c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	697a      	ldr	r2, [r7, #20]
 800a618:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a61c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a620:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a622:	7afb      	ldrb	r3, [r7, #11]
 800a624:	2b01      	cmp	r3, #1
 800a626:	d10f      	bne.n	800a648 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a62e:	461a      	mov	r2, r3
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	697a      	ldr	r2, [r7, #20]
 800a63e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a642:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a646:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	371c      	adds	r7, #28
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr
 800a656:	bf00      	nop
 800a658:	4f54300a 	.word	0x4f54300a

0800a65c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a664:	2300      	movs	r3, #0
 800a666:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	3301      	adds	r3, #1
 800a66c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a674:	d901      	bls.n	800a67a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a676:	2303      	movs	r3, #3
 800a678:	e022      	b.n	800a6c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	691b      	ldr	r3, [r3, #16]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	daf2      	bge.n	800a668 <USB_CoreReset+0xc>

  count = 10U;
 800a682:	230a      	movs	r3, #10
 800a684:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a686:	e002      	b.n	800a68e <USB_CoreReset+0x32>
  {
    count--;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	3b01      	subs	r3, #1
 800a68c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1f9      	bne.n	800a688 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	691b      	ldr	r3, [r3, #16]
 800a698:	f043 0201 	orr.w	r2, r3, #1
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6ac:	d901      	bls.n	800a6b2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	e006      	b.n	800a6c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	691b      	ldr	r3, [r3, #16]
 800a6b6:	f003 0301 	and.w	r3, r3, #1
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d0f0      	beq.n	800a6a0 <USB_CoreReset+0x44>

  return HAL_OK;
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3714      	adds	r7, #20
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr

0800a6cc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b084      	sub	sp, #16
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a6d8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a6dc:	f002 fcb8 	bl	800d050 <USBD_static_malloc>
 800a6e0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d109      	bne.n	800a6fc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	32b0      	adds	r2, #176	@ 0xb0
 800a6f2:	2100      	movs	r1, #0
 800a6f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a6f8:	2302      	movs	r3, #2
 800a6fa:	e0d4      	b.n	800a8a6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a6fc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a700:	2100      	movs	r1, #0
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f002 fce8 	bl	800d0d8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	32b0      	adds	r2, #176	@ 0xb0
 800a712:	68f9      	ldr	r1, [r7, #12]
 800a714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	32b0      	adds	r2, #176	@ 0xb0
 800a722:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	7c1b      	ldrb	r3, [r3, #16]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d138      	bne.n	800a7a6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a734:	4b5e      	ldr	r3, [pc, #376]	@ (800a8b0 <USBD_CDC_Init+0x1e4>)
 800a736:	7819      	ldrb	r1, [r3, #0]
 800a738:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a73c:	2202      	movs	r2, #2
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f002 fb63 	bl	800ce0a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a744:	4b5a      	ldr	r3, [pc, #360]	@ (800a8b0 <USBD_CDC_Init+0x1e4>)
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	f003 020f 	and.w	r2, r3, #15
 800a74c:	6879      	ldr	r1, [r7, #4]
 800a74e:	4613      	mov	r3, r2
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	4413      	add	r3, r2
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	440b      	add	r3, r1
 800a758:	3323      	adds	r3, #35	@ 0x23
 800a75a:	2201      	movs	r2, #1
 800a75c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a75e:	4b55      	ldr	r3, [pc, #340]	@ (800a8b4 <USBD_CDC_Init+0x1e8>)
 800a760:	7819      	ldrb	r1, [r3, #0]
 800a762:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a766:	2202      	movs	r2, #2
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f002 fb4e 	bl	800ce0a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a76e:	4b51      	ldr	r3, [pc, #324]	@ (800a8b4 <USBD_CDC_Init+0x1e8>)
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	f003 020f 	and.w	r2, r3, #15
 800a776:	6879      	ldr	r1, [r7, #4]
 800a778:	4613      	mov	r3, r2
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	4413      	add	r3, r2
 800a77e:	009b      	lsls	r3, r3, #2
 800a780:	440b      	add	r3, r1
 800a782:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a786:	2201      	movs	r2, #1
 800a788:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a78a:	4b4b      	ldr	r3, [pc, #300]	@ (800a8b8 <USBD_CDC_Init+0x1ec>)
 800a78c:	781b      	ldrb	r3, [r3, #0]
 800a78e:	f003 020f 	and.w	r2, r3, #15
 800a792:	6879      	ldr	r1, [r7, #4]
 800a794:	4613      	mov	r3, r2
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	4413      	add	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	440b      	add	r3, r1
 800a79e:	331c      	adds	r3, #28
 800a7a0:	2210      	movs	r2, #16
 800a7a2:	601a      	str	r2, [r3, #0]
 800a7a4:	e035      	b.n	800a812 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a7a6:	4b42      	ldr	r3, [pc, #264]	@ (800a8b0 <USBD_CDC_Init+0x1e4>)
 800a7a8:	7819      	ldrb	r1, [r3, #0]
 800a7aa:	2340      	movs	r3, #64	@ 0x40
 800a7ac:	2202      	movs	r2, #2
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f002 fb2b 	bl	800ce0a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a7b4:	4b3e      	ldr	r3, [pc, #248]	@ (800a8b0 <USBD_CDC_Init+0x1e4>)
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	f003 020f 	and.w	r2, r3, #15
 800a7bc:	6879      	ldr	r1, [r7, #4]
 800a7be:	4613      	mov	r3, r2
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4413      	add	r3, r2
 800a7c4:	009b      	lsls	r3, r3, #2
 800a7c6:	440b      	add	r3, r1
 800a7c8:	3323      	adds	r3, #35	@ 0x23
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a7ce:	4b39      	ldr	r3, [pc, #228]	@ (800a8b4 <USBD_CDC_Init+0x1e8>)
 800a7d0:	7819      	ldrb	r1, [r3, #0]
 800a7d2:	2340      	movs	r3, #64	@ 0x40
 800a7d4:	2202      	movs	r2, #2
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f002 fb17 	bl	800ce0a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a7dc:	4b35      	ldr	r3, [pc, #212]	@ (800a8b4 <USBD_CDC_Init+0x1e8>)
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	f003 020f 	and.w	r2, r3, #15
 800a7e4:	6879      	ldr	r1, [r7, #4]
 800a7e6:	4613      	mov	r3, r2
 800a7e8:	009b      	lsls	r3, r3, #2
 800a7ea:	4413      	add	r3, r2
 800a7ec:	009b      	lsls	r3, r3, #2
 800a7ee:	440b      	add	r3, r1
 800a7f0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a7f8:	4b2f      	ldr	r3, [pc, #188]	@ (800a8b8 <USBD_CDC_Init+0x1ec>)
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	f003 020f 	and.w	r2, r3, #15
 800a800:	6879      	ldr	r1, [r7, #4]
 800a802:	4613      	mov	r3, r2
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	4413      	add	r3, r2
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	440b      	add	r3, r1
 800a80c:	331c      	adds	r3, #28
 800a80e:	2210      	movs	r2, #16
 800a810:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a812:	4b29      	ldr	r3, [pc, #164]	@ (800a8b8 <USBD_CDC_Init+0x1ec>)
 800a814:	7819      	ldrb	r1, [r3, #0]
 800a816:	2308      	movs	r3, #8
 800a818:	2203      	movs	r2, #3
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f002 faf5 	bl	800ce0a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a820:	4b25      	ldr	r3, [pc, #148]	@ (800a8b8 <USBD_CDC_Init+0x1ec>)
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	f003 020f 	and.w	r2, r3, #15
 800a828:	6879      	ldr	r1, [r7, #4]
 800a82a:	4613      	mov	r3, r2
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	4413      	add	r3, r2
 800a830:	009b      	lsls	r3, r3, #2
 800a832:	440b      	add	r3, r1
 800a834:	3323      	adds	r3, #35	@ 0x23
 800a836:	2201      	movs	r2, #1
 800a838:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2200      	movs	r2, #0
 800a83e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	33b0      	adds	r3, #176	@ 0xb0
 800a84c:	009b      	lsls	r3, r3, #2
 800a84e:	4413      	add	r3, r2
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2200      	movs	r2, #0
 800a85a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2200      	movs	r2, #0
 800a862:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d101      	bne.n	800a874 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a870:	2302      	movs	r3, #2
 800a872:	e018      	b.n	800a8a6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	7c1b      	ldrb	r3, [r3, #16]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d10a      	bne.n	800a892 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a87c:	4b0d      	ldr	r3, [pc, #52]	@ (800a8b4 <USBD_CDC_Init+0x1e8>)
 800a87e:	7819      	ldrb	r1, [r3, #0]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a886:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f002 fbac 	bl	800cfe8 <USBD_LL_PrepareReceive>
 800a890:	e008      	b.n	800a8a4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a892:	4b08      	ldr	r3, [pc, #32]	@ (800a8b4 <USBD_CDC_Init+0x1e8>)
 800a894:	7819      	ldrb	r1, [r3, #0]
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a89c:	2340      	movs	r3, #64	@ 0x40
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f002 fba2 	bl	800cfe8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a8a4:	2300      	movs	r3, #0
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3710      	adds	r7, #16
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	200000a7 	.word	0x200000a7
 800a8b4:	200000a8 	.word	0x200000a8
 800a8b8:	200000a9 	.word	0x200000a9

0800a8bc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a8c8:	4b3a      	ldr	r3, [pc, #232]	@ (800a9b4 <USBD_CDC_DeInit+0xf8>)
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	4619      	mov	r1, r3
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f002 fac1 	bl	800ce56 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a8d4:	4b37      	ldr	r3, [pc, #220]	@ (800a9b4 <USBD_CDC_DeInit+0xf8>)
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	f003 020f 	and.w	r2, r3, #15
 800a8dc:	6879      	ldr	r1, [r7, #4]
 800a8de:	4613      	mov	r3, r2
 800a8e0:	009b      	lsls	r3, r3, #2
 800a8e2:	4413      	add	r3, r2
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	440b      	add	r3, r1
 800a8e8:	3323      	adds	r3, #35	@ 0x23
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a8ee:	4b32      	ldr	r3, [pc, #200]	@ (800a9b8 <USBD_CDC_DeInit+0xfc>)
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f002 faae 	bl	800ce56 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a8fa:	4b2f      	ldr	r3, [pc, #188]	@ (800a9b8 <USBD_CDC_DeInit+0xfc>)
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	f003 020f 	and.w	r2, r3, #15
 800a902:	6879      	ldr	r1, [r7, #4]
 800a904:	4613      	mov	r3, r2
 800a906:	009b      	lsls	r3, r3, #2
 800a908:	4413      	add	r3, r2
 800a90a:	009b      	lsls	r3, r3, #2
 800a90c:	440b      	add	r3, r1
 800a90e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a912:	2200      	movs	r2, #0
 800a914:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a916:	4b29      	ldr	r3, [pc, #164]	@ (800a9bc <USBD_CDC_DeInit+0x100>)
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	4619      	mov	r1, r3
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f002 fa9a 	bl	800ce56 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a922:	4b26      	ldr	r3, [pc, #152]	@ (800a9bc <USBD_CDC_DeInit+0x100>)
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	f003 020f 	and.w	r2, r3, #15
 800a92a:	6879      	ldr	r1, [r7, #4]
 800a92c:	4613      	mov	r3, r2
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	4413      	add	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	440b      	add	r3, r1
 800a936:	3323      	adds	r3, #35	@ 0x23
 800a938:	2200      	movs	r2, #0
 800a93a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a93c:	4b1f      	ldr	r3, [pc, #124]	@ (800a9bc <USBD_CDC_DeInit+0x100>)
 800a93e:	781b      	ldrb	r3, [r3, #0]
 800a940:	f003 020f 	and.w	r2, r3, #15
 800a944:	6879      	ldr	r1, [r7, #4]
 800a946:	4613      	mov	r3, r2
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	4413      	add	r3, r2
 800a94c:	009b      	lsls	r3, r3, #2
 800a94e:	440b      	add	r3, r1
 800a950:	331c      	adds	r3, #28
 800a952:	2200      	movs	r2, #0
 800a954:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	32b0      	adds	r2, #176	@ 0xb0
 800a960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d01f      	beq.n	800a9a8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	33b0      	adds	r3, #176	@ 0xb0
 800a972:	009b      	lsls	r3, r3, #2
 800a974:	4413      	add	r3, r2
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	685b      	ldr	r3, [r3, #4]
 800a97a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	32b0      	adds	r2, #176	@ 0xb0
 800a986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a98a:	4618      	mov	r0, r3
 800a98c:	f002 fb6e 	bl	800d06c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	32b0      	adds	r2, #176	@ 0xb0
 800a99a:	2100      	movs	r1, #0
 800a99c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a9a8:	2300      	movs	r3, #0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3708      	adds	r7, #8
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop
 800a9b4:	200000a7 	.word	0x200000a7
 800a9b8:	200000a8 	.word	0x200000a8
 800a9bc:	200000a9 	.word	0x200000a9

0800a9c0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b086      	sub	sp, #24
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
 800a9c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	32b0      	adds	r2, #176	@ 0xb0
 800a9d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9d8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a9e6:	693b      	ldr	r3, [r7, #16]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d101      	bne.n	800a9f0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	e0bf      	b.n	800ab70 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d050      	beq.n	800aa9e <USBD_CDC_Setup+0xde>
 800a9fc:	2b20      	cmp	r3, #32
 800a9fe:	f040 80af 	bne.w	800ab60 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	88db      	ldrh	r3, [r3, #6]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d03a      	beq.n	800aa80 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	b25b      	sxtb	r3, r3
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	da1b      	bge.n	800aa4c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	33b0      	adds	r3, #176	@ 0xb0
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	4413      	add	r3, r2
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	689b      	ldr	r3, [r3, #8]
 800aa26:	683a      	ldr	r2, [r7, #0]
 800aa28:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800aa2a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa2c:	683a      	ldr	r2, [r7, #0]
 800aa2e:	88d2      	ldrh	r2, [r2, #6]
 800aa30:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	88db      	ldrh	r3, [r3, #6]
 800aa36:	2b07      	cmp	r3, #7
 800aa38:	bf28      	it	cs
 800aa3a:	2307      	movcs	r3, #7
 800aa3c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	89fa      	ldrh	r2, [r7, #14]
 800aa42:	4619      	mov	r1, r3
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f001 fda9 	bl	800c59c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800aa4a:	e090      	b.n	800ab6e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	785a      	ldrb	r2, [r3, #1]
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	88db      	ldrh	r3, [r3, #6]
 800aa5a:	2b3f      	cmp	r3, #63	@ 0x3f
 800aa5c:	d803      	bhi.n	800aa66 <USBD_CDC_Setup+0xa6>
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	88db      	ldrh	r3, [r3, #6]
 800aa62:	b2da      	uxtb	r2, r3
 800aa64:	e000      	b.n	800aa68 <USBD_CDC_Setup+0xa8>
 800aa66:	2240      	movs	r2, #64	@ 0x40
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800aa6e:	6939      	ldr	r1, [r7, #16]
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800aa76:	461a      	mov	r2, r3
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f001 fdbe 	bl	800c5fa <USBD_CtlPrepareRx>
      break;
 800aa7e:	e076      	b.n	800ab6e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	33b0      	adds	r3, #176	@ 0xb0
 800aa8a:	009b      	lsls	r3, r3, #2
 800aa8c:	4413      	add	r3, r2
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	689b      	ldr	r3, [r3, #8]
 800aa92:	683a      	ldr	r2, [r7, #0]
 800aa94:	7850      	ldrb	r0, [r2, #1]
 800aa96:	2200      	movs	r2, #0
 800aa98:	6839      	ldr	r1, [r7, #0]
 800aa9a:	4798      	blx	r3
      break;
 800aa9c:	e067      	b.n	800ab6e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	785b      	ldrb	r3, [r3, #1]
 800aaa2:	2b0b      	cmp	r3, #11
 800aaa4:	d851      	bhi.n	800ab4a <USBD_CDC_Setup+0x18a>
 800aaa6:	a201      	add	r2, pc, #4	@ (adr r2, 800aaac <USBD_CDC_Setup+0xec>)
 800aaa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaac:	0800aadd 	.word	0x0800aadd
 800aab0:	0800ab59 	.word	0x0800ab59
 800aab4:	0800ab4b 	.word	0x0800ab4b
 800aab8:	0800ab4b 	.word	0x0800ab4b
 800aabc:	0800ab4b 	.word	0x0800ab4b
 800aac0:	0800ab4b 	.word	0x0800ab4b
 800aac4:	0800ab4b 	.word	0x0800ab4b
 800aac8:	0800ab4b 	.word	0x0800ab4b
 800aacc:	0800ab4b 	.word	0x0800ab4b
 800aad0:	0800ab4b 	.word	0x0800ab4b
 800aad4:	0800ab07 	.word	0x0800ab07
 800aad8:	0800ab31 	.word	0x0800ab31
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	2b03      	cmp	r3, #3
 800aae6:	d107      	bne.n	800aaf8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800aae8:	f107 030a 	add.w	r3, r7, #10
 800aaec:	2202      	movs	r2, #2
 800aaee:	4619      	mov	r1, r3
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f001 fd53 	bl	800c59c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800aaf6:	e032      	b.n	800ab5e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800aaf8:	6839      	ldr	r1, [r7, #0]
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f001 fcd1 	bl	800c4a2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab00:	2303      	movs	r3, #3
 800ab02:	75fb      	strb	r3, [r7, #23]
          break;
 800ab04:	e02b      	b.n	800ab5e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	2b03      	cmp	r3, #3
 800ab10:	d107      	bne.n	800ab22 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ab12:	f107 030d 	add.w	r3, r7, #13
 800ab16:	2201      	movs	r2, #1
 800ab18:	4619      	mov	r1, r3
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f001 fd3e 	bl	800c59c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab20:	e01d      	b.n	800ab5e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ab22:	6839      	ldr	r1, [r7, #0]
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f001 fcbc 	bl	800c4a2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	75fb      	strb	r3, [r7, #23]
          break;
 800ab2e:	e016      	b.n	800ab5e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	2b03      	cmp	r3, #3
 800ab3a:	d00f      	beq.n	800ab5c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800ab3c:	6839      	ldr	r1, [r7, #0]
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f001 fcaf 	bl	800c4a2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab44:	2303      	movs	r3, #3
 800ab46:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ab48:	e008      	b.n	800ab5c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ab4a:	6839      	ldr	r1, [r7, #0]
 800ab4c:	6878      	ldr	r0, [r7, #4]
 800ab4e:	f001 fca8 	bl	800c4a2 <USBD_CtlError>
          ret = USBD_FAIL;
 800ab52:	2303      	movs	r3, #3
 800ab54:	75fb      	strb	r3, [r7, #23]
          break;
 800ab56:	e002      	b.n	800ab5e <USBD_CDC_Setup+0x19e>
          break;
 800ab58:	bf00      	nop
 800ab5a:	e008      	b.n	800ab6e <USBD_CDC_Setup+0x1ae>
          break;
 800ab5c:	bf00      	nop
      }
      break;
 800ab5e:	e006      	b.n	800ab6e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800ab60:	6839      	ldr	r1, [r7, #0]
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f001 fc9d 	bl	800c4a2 <USBD_CtlError>
      ret = USBD_FAIL;
 800ab68:	2303      	movs	r3, #3
 800ab6a:	75fb      	strb	r3, [r7, #23]
      break;
 800ab6c:	bf00      	nop
  }

  return (uint8_t)ret;
 800ab6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3718      	adds	r7, #24
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}

0800ab78 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	460b      	mov	r3, r1
 800ab82:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab8a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	32b0      	adds	r2, #176	@ 0xb0
 800ab96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d101      	bne.n	800aba2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800ab9e:	2303      	movs	r3, #3
 800aba0:	e065      	b.n	800ac6e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	32b0      	adds	r2, #176	@ 0xb0
 800abac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abb0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800abb2:	78fb      	ldrb	r3, [r7, #3]
 800abb4:	f003 020f 	and.w	r2, r3, #15
 800abb8:	6879      	ldr	r1, [r7, #4]
 800abba:	4613      	mov	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	4413      	add	r3, r2
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	440b      	add	r3, r1
 800abc4:	3314      	adds	r3, #20
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d02f      	beq.n	800ac2c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800abcc:	78fb      	ldrb	r3, [r7, #3]
 800abce:	f003 020f 	and.w	r2, r3, #15
 800abd2:	6879      	ldr	r1, [r7, #4]
 800abd4:	4613      	mov	r3, r2
 800abd6:	009b      	lsls	r3, r3, #2
 800abd8:	4413      	add	r3, r2
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	440b      	add	r3, r1
 800abde:	3314      	adds	r3, #20
 800abe0:	681a      	ldr	r2, [r3, #0]
 800abe2:	78fb      	ldrb	r3, [r7, #3]
 800abe4:	f003 010f 	and.w	r1, r3, #15
 800abe8:	68f8      	ldr	r0, [r7, #12]
 800abea:	460b      	mov	r3, r1
 800abec:	00db      	lsls	r3, r3, #3
 800abee:	440b      	add	r3, r1
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	4403      	add	r3, r0
 800abf4:	331c      	adds	r3, #28
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	fbb2 f1f3 	udiv	r1, r2, r3
 800abfc:	fb01 f303 	mul.w	r3, r1, r3
 800ac00:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d112      	bne.n	800ac2c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ac06:	78fb      	ldrb	r3, [r7, #3]
 800ac08:	f003 020f 	and.w	r2, r3, #15
 800ac0c:	6879      	ldr	r1, [r7, #4]
 800ac0e:	4613      	mov	r3, r2
 800ac10:	009b      	lsls	r3, r3, #2
 800ac12:	4413      	add	r3, r2
 800ac14:	009b      	lsls	r3, r3, #2
 800ac16:	440b      	add	r3, r1
 800ac18:	3314      	adds	r3, #20
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ac1e:	78f9      	ldrb	r1, [r7, #3]
 800ac20:	2300      	movs	r3, #0
 800ac22:	2200      	movs	r2, #0
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f002 f9be 	bl	800cfa6 <USBD_LL_Transmit>
 800ac2a:	e01f      	b.n	800ac6c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	2200      	movs	r2, #0
 800ac30:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac3a:	687a      	ldr	r2, [r7, #4]
 800ac3c:	33b0      	adds	r3, #176	@ 0xb0
 800ac3e:	009b      	lsls	r3, r3, #2
 800ac40:	4413      	add	r3, r2
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	691b      	ldr	r3, [r3, #16]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d010      	beq.n	800ac6c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	33b0      	adds	r3, #176	@ 0xb0
 800ac54:	009b      	lsls	r3, r3, #2
 800ac56:	4413      	add	r3, r2
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	691b      	ldr	r3, [r3, #16]
 800ac5c:	68ba      	ldr	r2, [r7, #8]
 800ac5e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ac62:	68ba      	ldr	r2, [r7, #8]
 800ac64:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ac68:	78fa      	ldrb	r2, [r7, #3]
 800ac6a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ac6c:	2300      	movs	r3, #0
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3710      	adds	r7, #16
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}

0800ac76 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b084      	sub	sp, #16
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	6078      	str	r0, [r7, #4]
 800ac7e:	460b      	mov	r3, r1
 800ac80:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	32b0      	adds	r2, #176	@ 0xb0
 800ac8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac90:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	32b0      	adds	r2, #176	@ 0xb0
 800ac9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d101      	bne.n	800aca8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800aca4:	2303      	movs	r3, #3
 800aca6:	e01a      	b.n	800acde <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800aca8:	78fb      	ldrb	r3, [r7, #3]
 800acaa:	4619      	mov	r1, r3
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f002 f9bc 	bl	800d02a <USBD_LL_GetRxDataSize>
 800acb2:	4602      	mov	r2, r0
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	33b0      	adds	r3, #176	@ 0xb0
 800acc4:	009b      	lsls	r3, r3, #2
 800acc6:	4413      	add	r3, r2
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	68db      	ldr	r3, [r3, #12]
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800acd8:	4611      	mov	r1, r2
 800acda:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800acdc:	2300      	movs	r3, #0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3710      	adds	r7, #16
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}

0800ace6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ace6:	b580      	push	{r7, lr}
 800ace8:	b084      	sub	sp, #16
 800acea:	af00      	add	r7, sp, #0
 800acec:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	32b0      	adds	r2, #176	@ 0xb0
 800acf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acfc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d101      	bne.n	800ad08 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ad04:	2303      	movs	r3, #3
 800ad06:	e024      	b.n	800ad52 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	33b0      	adds	r3, #176	@ 0xb0
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	4413      	add	r3, r2
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d019      	beq.n	800ad50 <USBD_CDC_EP0_RxReady+0x6a>
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ad22:	2bff      	cmp	r3, #255	@ 0xff
 800ad24:	d014      	beq.n	800ad50 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad2c:	687a      	ldr	r2, [r7, #4]
 800ad2e:	33b0      	adds	r3, #176	@ 0xb0
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	4413      	add	r3, r2
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	68fa      	ldr	r2, [r7, #12]
 800ad3a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800ad3e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ad46:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	22ff      	movs	r2, #255	@ 0xff
 800ad4c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ad50:	2300      	movs	r3, #0
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3710      	adds	r7, #16
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}
	...

0800ad5c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b086      	sub	sp, #24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ad64:	2182      	movs	r1, #130	@ 0x82
 800ad66:	4818      	ldr	r0, [pc, #96]	@ (800adc8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ad68:	f000 fd62 	bl	800b830 <USBD_GetEpDesc>
 800ad6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ad6e:	2101      	movs	r1, #1
 800ad70:	4815      	ldr	r0, [pc, #84]	@ (800adc8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ad72:	f000 fd5d 	bl	800b830 <USBD_GetEpDesc>
 800ad76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ad78:	2181      	movs	r1, #129	@ 0x81
 800ad7a:	4813      	ldr	r0, [pc, #76]	@ (800adc8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ad7c:	f000 fd58 	bl	800b830 <USBD_GetEpDesc>
 800ad80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d002      	beq.n	800ad8e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	2210      	movs	r2, #16
 800ad8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d006      	beq.n	800ada2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	2200      	movs	r2, #0
 800ad98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ad9c:	711a      	strb	r2, [r3, #4]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d006      	beq.n	800adb6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2200      	movs	r2, #0
 800adac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800adb0:	711a      	strb	r2, [r3, #4]
 800adb2:	2200      	movs	r2, #0
 800adb4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2243      	movs	r2, #67	@ 0x43
 800adba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800adbc:	4b02      	ldr	r3, [pc, #8]	@ (800adc8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3718      	adds	r7, #24
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop
 800adc8:	20000064 	.word	0x20000064

0800adcc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b086      	sub	sp, #24
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800add4:	2182      	movs	r1, #130	@ 0x82
 800add6:	4818      	ldr	r0, [pc, #96]	@ (800ae38 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800add8:	f000 fd2a 	bl	800b830 <USBD_GetEpDesc>
 800addc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800adde:	2101      	movs	r1, #1
 800ade0:	4815      	ldr	r0, [pc, #84]	@ (800ae38 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ade2:	f000 fd25 	bl	800b830 <USBD_GetEpDesc>
 800ade6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ade8:	2181      	movs	r1, #129	@ 0x81
 800adea:	4813      	ldr	r0, [pc, #76]	@ (800ae38 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800adec:	f000 fd20 	bl	800b830 <USBD_GetEpDesc>
 800adf0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d002      	beq.n	800adfe <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	2210      	movs	r2, #16
 800adfc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d006      	beq.n	800ae12 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	2200      	movs	r2, #0
 800ae08:	711a      	strb	r2, [r3, #4]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f042 0202 	orr.w	r2, r2, #2
 800ae10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d006      	beq.n	800ae26 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	711a      	strb	r2, [r3, #4]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	f042 0202 	orr.w	r2, r2, #2
 800ae24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2243      	movs	r2, #67	@ 0x43
 800ae2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ae2c:	4b02      	ldr	r3, [pc, #8]	@ (800ae38 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3718      	adds	r7, #24
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	20000064 	.word	0x20000064

0800ae3c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b086      	sub	sp, #24
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ae44:	2182      	movs	r1, #130	@ 0x82
 800ae46:	4818      	ldr	r0, [pc, #96]	@ (800aea8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae48:	f000 fcf2 	bl	800b830 <USBD_GetEpDesc>
 800ae4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ae4e:	2101      	movs	r1, #1
 800ae50:	4815      	ldr	r0, [pc, #84]	@ (800aea8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae52:	f000 fced 	bl	800b830 <USBD_GetEpDesc>
 800ae56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ae58:	2181      	movs	r1, #129	@ 0x81
 800ae5a:	4813      	ldr	r0, [pc, #76]	@ (800aea8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ae5c:	f000 fce8 	bl	800b830 <USBD_GetEpDesc>
 800ae60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d002      	beq.n	800ae6e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	2210      	movs	r2, #16
 800ae6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d006      	beq.n	800ae82 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	2200      	movs	r2, #0
 800ae78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae7c:	711a      	strb	r2, [r3, #4]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d006      	beq.n	800ae96 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae90:	711a      	strb	r2, [r3, #4]
 800ae92:	2200      	movs	r2, #0
 800ae94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2243      	movs	r2, #67	@ 0x43
 800ae9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ae9c:	4b02      	ldr	r3, [pc, #8]	@ (800aea8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	3718      	adds	r7, #24
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}
 800aea6:	bf00      	nop
 800aea8:	20000064 	.word	0x20000064

0800aeac <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b083      	sub	sp, #12
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	220a      	movs	r2, #10
 800aeb8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800aeba:	4b03      	ldr	r3, [pc, #12]	@ (800aec8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	370c      	adds	r7, #12
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr
 800aec8:	20000020 	.word	0x20000020

0800aecc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d101      	bne.n	800aee0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800aedc:	2303      	movs	r3, #3
 800aede:	e009      	b.n	800aef4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	33b0      	adds	r3, #176	@ 0xb0
 800aeea:	009b      	lsls	r3, r3, #2
 800aeec:	4413      	add	r3, r2
 800aeee:	683a      	ldr	r2, [r7, #0]
 800aef0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800aef2:	2300      	movs	r3, #0
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	370c      	adds	r7, #12
 800aef8:	46bd      	mov	sp, r7
 800aefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefe:	4770      	bx	lr

0800af00 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800af00:	b480      	push	{r7}
 800af02:	b087      	sub	sp, #28
 800af04:	af00      	add	r7, sp, #0
 800af06:	60f8      	str	r0, [r7, #12]
 800af08:	60b9      	str	r1, [r7, #8]
 800af0a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	32b0      	adds	r2, #176	@ 0xb0
 800af16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af1a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d101      	bne.n	800af26 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800af22:	2303      	movs	r3, #3
 800af24:	e008      	b.n	800af38 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	68ba      	ldr	r2, [r7, #8]
 800af2a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	687a      	ldr	r2, [r7, #4]
 800af32:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800af36:	2300      	movs	r3, #0
}
 800af38:	4618      	mov	r0, r3
 800af3a:	371c      	adds	r7, #28
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800af44:	b480      	push	{r7}
 800af46:	b085      	sub	sp, #20
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	32b0      	adds	r2, #176	@ 0xb0
 800af58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af5c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d101      	bne.n	800af68 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800af64:	2303      	movs	r3, #3
 800af66:	e004      	b.n	800af72 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	683a      	ldr	r2, [r7, #0]
 800af6c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800af70:	2300      	movs	r3, #0
}
 800af72:	4618      	mov	r0, r3
 800af74:	3714      	adds	r7, #20
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr
	...

0800af80 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	32b0      	adds	r2, #176	@ 0xb0
 800af92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af96:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800af98:	2301      	movs	r3, #1
 800af9a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d101      	bne.n	800afa6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800afa2:	2303      	movs	r3, #3
 800afa4:	e025      	b.n	800aff2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800afac:	2b00      	cmp	r3, #0
 800afae:	d11f      	bne.n	800aff0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800afb0:	68bb      	ldr	r3, [r7, #8]
 800afb2:	2201      	movs	r2, #1
 800afb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800afb8:	4b10      	ldr	r3, [pc, #64]	@ (800affc <USBD_CDC_TransmitPacket+0x7c>)
 800afba:	781b      	ldrb	r3, [r3, #0]
 800afbc:	f003 020f 	and.w	r2, r3, #15
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	4613      	mov	r3, r2
 800afca:	009b      	lsls	r3, r3, #2
 800afcc:	4413      	add	r3, r2
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	4403      	add	r3, r0
 800afd2:	3314      	adds	r3, #20
 800afd4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800afd6:	4b09      	ldr	r3, [pc, #36]	@ (800affc <USBD_CDC_TransmitPacket+0x7c>)
 800afd8:	7819      	ldrb	r1, [r3, #0]
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f001 ffdd 	bl	800cfa6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800afec:	2300      	movs	r3, #0
 800afee:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	200000a7 	.word	0x200000a7

0800b000 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	32b0      	adds	r2, #176	@ 0xb0
 800b012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b016:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	32b0      	adds	r2, #176	@ 0xb0
 800b022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d101      	bne.n	800b02e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b02a:	2303      	movs	r3, #3
 800b02c:	e018      	b.n	800b060 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	7c1b      	ldrb	r3, [r3, #16]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d10a      	bne.n	800b04c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b036:	4b0c      	ldr	r3, [pc, #48]	@ (800b068 <USBD_CDC_ReceivePacket+0x68>)
 800b038:	7819      	ldrb	r1, [r3, #0]
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b040:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f001 ffcf 	bl	800cfe8 <USBD_LL_PrepareReceive>
 800b04a:	e008      	b.n	800b05e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b04c:	4b06      	ldr	r3, [pc, #24]	@ (800b068 <USBD_CDC_ReceivePacket+0x68>)
 800b04e:	7819      	ldrb	r1, [r3, #0]
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b056:	2340      	movs	r3, #64	@ 0x40
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f001 ffc5 	bl	800cfe8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	3710      	adds	r7, #16
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	200000a8 	.word	0x200000a8

0800b06c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b086      	sub	sp, #24
 800b070:	af00      	add	r7, sp, #0
 800b072:	60f8      	str	r0, [r7, #12]
 800b074:	60b9      	str	r1, [r7, #8]
 800b076:	4613      	mov	r3, r2
 800b078:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d101      	bne.n	800b084 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b080:	2303      	movs	r3, #3
 800b082:	e01f      	b.n	800b0c4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	2200      	movs	r2, #0
 800b088:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2200      	movs	r2, #0
 800b090:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	2200      	movs	r2, #0
 800b098:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d003      	beq.n	800b0aa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	68ba      	ldr	r2, [r7, #8]
 800b0a6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	79fa      	ldrb	r2, [r7, #7]
 800b0b6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b0b8:	68f8      	ldr	r0, [r7, #12]
 800b0ba:	f001 fe3f 	bl	800cd3c <USBD_LL_Init>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b0c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3718      	adds	r7, #24
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}

0800b0cc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d101      	bne.n	800b0e4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b0e0:	2303      	movs	r3, #3
 800b0e2:	e025      	b.n	800b130 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	683a      	ldr	r2, [r7, #0]
 800b0e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	32ae      	adds	r2, #174	@ 0xae
 800b0f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d00f      	beq.n	800b120 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	32ae      	adds	r2, #174	@ 0xae
 800b10a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b10e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b110:	f107 020e 	add.w	r2, r7, #14
 800b114:	4610      	mov	r0, r2
 800b116:	4798      	blx	r3
 800b118:	4602      	mov	r2, r0
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b126:	1c5a      	adds	r2, r3, #1
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f001 fe47 	bl	800cdd4 <USBD_LL_Start>
 800b146:	4603      	mov	r3, r0
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3708      	adds	r7, #8
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b150:	b480      	push	{r7}
 800b152:	b083      	sub	sp, #12
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b158:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	370c      	adds	r7, #12
 800b15e:	46bd      	mov	sp, r7
 800b160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b164:	4770      	bx	lr

0800b166 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b166:	b580      	push	{r7, lr}
 800b168:	b084      	sub	sp, #16
 800b16a:	af00      	add	r7, sp, #0
 800b16c:	6078      	str	r0, [r7, #4]
 800b16e:	460b      	mov	r3, r1
 800b170:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d009      	beq.n	800b194 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	78fa      	ldrb	r2, [r7, #3]
 800b18a:	4611      	mov	r1, r2
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	4798      	blx	r3
 800b190:	4603      	mov	r3, r0
 800b192:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b194:	7bfb      	ldrb	r3, [r7, #15]
}
 800b196:	4618      	mov	r0, r3
 800b198:	3710      	adds	r7, #16
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}

0800b19e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b19e:	b580      	push	{r7, lr}
 800b1a0:	b084      	sub	sp, #16
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	6078      	str	r0, [r7, #4]
 800b1a6:	460b      	mov	r3, r1
 800b1a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1b4:	685b      	ldr	r3, [r3, #4]
 800b1b6:	78fa      	ldrb	r2, [r7, #3]
 800b1b8:	4611      	mov	r1, r2
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	4798      	blx	r3
 800b1be:	4603      	mov	r3, r0
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d001      	beq.n	800b1c8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b1c4:	2303      	movs	r3, #3
 800b1c6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b1c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}

0800b1d2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b1d2:	b580      	push	{r7, lr}
 800b1d4:	b084      	sub	sp, #16
 800b1d6:	af00      	add	r7, sp, #0
 800b1d8:	6078      	str	r0, [r7, #4]
 800b1da:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b1e2:	6839      	ldr	r1, [r7, #0]
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f001 f922 	bl	800c42e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2201      	movs	r2, #1
 800b1ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b1f8:	461a      	mov	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b206:	f003 031f 	and.w	r3, r3, #31
 800b20a:	2b02      	cmp	r3, #2
 800b20c:	d01a      	beq.n	800b244 <USBD_LL_SetupStage+0x72>
 800b20e:	2b02      	cmp	r3, #2
 800b210:	d822      	bhi.n	800b258 <USBD_LL_SetupStage+0x86>
 800b212:	2b00      	cmp	r3, #0
 800b214:	d002      	beq.n	800b21c <USBD_LL_SetupStage+0x4a>
 800b216:	2b01      	cmp	r3, #1
 800b218:	d00a      	beq.n	800b230 <USBD_LL_SetupStage+0x5e>
 800b21a:	e01d      	b.n	800b258 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b222:	4619      	mov	r1, r3
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f000 fb77 	bl	800b918 <USBD_StdDevReq>
 800b22a:	4603      	mov	r3, r0
 800b22c:	73fb      	strb	r3, [r7, #15]
      break;
 800b22e:	e020      	b.n	800b272 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b236:	4619      	mov	r1, r3
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f000 fbdf 	bl	800b9fc <USBD_StdItfReq>
 800b23e:	4603      	mov	r3, r0
 800b240:	73fb      	strb	r3, [r7, #15]
      break;
 800b242:	e016      	b.n	800b272 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b24a:	4619      	mov	r1, r3
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 fc41 	bl	800bad4 <USBD_StdEPReq>
 800b252:	4603      	mov	r3, r0
 800b254:	73fb      	strb	r3, [r7, #15]
      break;
 800b256:	e00c      	b.n	800b272 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b25e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b262:	b2db      	uxtb	r3, r3
 800b264:	4619      	mov	r1, r3
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f001 fe14 	bl	800ce94 <USBD_LL_StallEP>
 800b26c:	4603      	mov	r3, r0
 800b26e:	73fb      	strb	r3, [r7, #15]
      break;
 800b270:	bf00      	nop
  }

  return ret;
 800b272:	7bfb      	ldrb	r3, [r7, #15]
}
 800b274:	4618      	mov	r0, r3
 800b276:	3710      	adds	r7, #16
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b086      	sub	sp, #24
 800b280:	af00      	add	r7, sp, #0
 800b282:	60f8      	str	r0, [r7, #12]
 800b284:	460b      	mov	r3, r1
 800b286:	607a      	str	r2, [r7, #4]
 800b288:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b28a:	2300      	movs	r3, #0
 800b28c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b28e:	7afb      	ldrb	r3, [r7, #11]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d177      	bne.n	800b384 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b29a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b2a2:	2b03      	cmp	r3, #3
 800b2a4:	f040 80a1 	bne.w	800b3ea <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800b2a8:	693b      	ldr	r3, [r7, #16]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	693a      	ldr	r2, [r7, #16]
 800b2ae:	8992      	ldrh	r2, [r2, #12]
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d91c      	bls.n	800b2ee <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	685b      	ldr	r3, [r3, #4]
 800b2b8:	693a      	ldr	r2, [r7, #16]
 800b2ba:	8992      	ldrh	r2, [r2, #12]
 800b2bc:	1a9a      	subs	r2, r3, r2
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	691b      	ldr	r3, [r3, #16]
 800b2c6:	693a      	ldr	r2, [r7, #16]
 800b2c8:	8992      	ldrh	r2, [r2, #12]
 800b2ca:	441a      	add	r2, r3
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800b2d0:	693b      	ldr	r3, [r7, #16]
 800b2d2:	6919      	ldr	r1, [r3, #16]
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	899b      	ldrh	r3, [r3, #12]
 800b2d8:	461a      	mov	r2, r3
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	bf38      	it	cc
 800b2e2:	4613      	movcc	r3, r2
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	68f8      	ldr	r0, [r7, #12]
 800b2e8:	f001 f9a8 	bl	800c63c <USBD_CtlContinueRx>
 800b2ec:	e07d      	b.n	800b3ea <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b2f4:	f003 031f 	and.w	r3, r3, #31
 800b2f8:	2b02      	cmp	r3, #2
 800b2fa:	d014      	beq.n	800b326 <USBD_LL_DataOutStage+0xaa>
 800b2fc:	2b02      	cmp	r3, #2
 800b2fe:	d81d      	bhi.n	800b33c <USBD_LL_DataOutStage+0xc0>
 800b300:	2b00      	cmp	r3, #0
 800b302:	d002      	beq.n	800b30a <USBD_LL_DataOutStage+0x8e>
 800b304:	2b01      	cmp	r3, #1
 800b306:	d003      	beq.n	800b310 <USBD_LL_DataOutStage+0x94>
 800b308:	e018      	b.n	800b33c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b30a:	2300      	movs	r3, #0
 800b30c:	75bb      	strb	r3, [r7, #22]
            break;
 800b30e:	e018      	b.n	800b342 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b316:	b2db      	uxtb	r3, r3
 800b318:	4619      	mov	r1, r3
 800b31a:	68f8      	ldr	r0, [r7, #12]
 800b31c:	f000 fa6e 	bl	800b7fc <USBD_CoreFindIF>
 800b320:	4603      	mov	r3, r0
 800b322:	75bb      	strb	r3, [r7, #22]
            break;
 800b324:	e00d      	b.n	800b342 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b32c:	b2db      	uxtb	r3, r3
 800b32e:	4619      	mov	r1, r3
 800b330:	68f8      	ldr	r0, [r7, #12]
 800b332:	f000 fa70 	bl	800b816 <USBD_CoreFindEP>
 800b336:	4603      	mov	r3, r0
 800b338:	75bb      	strb	r3, [r7, #22]
            break;
 800b33a:	e002      	b.n	800b342 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b33c:	2300      	movs	r3, #0
 800b33e:	75bb      	strb	r3, [r7, #22]
            break;
 800b340:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b342:	7dbb      	ldrb	r3, [r7, #22]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d119      	bne.n	800b37c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	2b03      	cmp	r3, #3
 800b352:	d113      	bne.n	800b37c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b354:	7dba      	ldrb	r2, [r7, #22]
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	32ae      	adds	r2, #174	@ 0xae
 800b35a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b35e:	691b      	ldr	r3, [r3, #16]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d00b      	beq.n	800b37c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800b364:	7dba      	ldrb	r2, [r7, #22]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b36c:	7dba      	ldrb	r2, [r7, #22]
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	32ae      	adds	r2, #174	@ 0xae
 800b372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b376:	691b      	ldr	r3, [r3, #16]
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f001 f96e 	bl	800c65e <USBD_CtlSendStatus>
 800b382:	e032      	b.n	800b3ea <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b384:	7afb      	ldrb	r3, [r7, #11]
 800b386:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	4619      	mov	r1, r3
 800b38e:	68f8      	ldr	r0, [r7, #12]
 800b390:	f000 fa41 	bl	800b816 <USBD_CoreFindEP>
 800b394:	4603      	mov	r3, r0
 800b396:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b398:	7dbb      	ldrb	r3, [r7, #22]
 800b39a:	2bff      	cmp	r3, #255	@ 0xff
 800b39c:	d025      	beq.n	800b3ea <USBD_LL_DataOutStage+0x16e>
 800b39e:	7dbb      	ldrb	r3, [r7, #22]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d122      	bne.n	800b3ea <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	2b03      	cmp	r3, #3
 800b3ae:	d117      	bne.n	800b3e0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b3b0:	7dba      	ldrb	r2, [r7, #22]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	32ae      	adds	r2, #174	@ 0xae
 800b3b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3ba:	699b      	ldr	r3, [r3, #24]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d00f      	beq.n	800b3e0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800b3c0:	7dba      	ldrb	r2, [r7, #22]
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b3c8:	7dba      	ldrb	r2, [r7, #22]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	32ae      	adds	r2, #174	@ 0xae
 800b3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3d2:	699b      	ldr	r3, [r3, #24]
 800b3d4:	7afa      	ldrb	r2, [r7, #11]
 800b3d6:	4611      	mov	r1, r2
 800b3d8:	68f8      	ldr	r0, [r7, #12]
 800b3da:	4798      	blx	r3
 800b3dc:	4603      	mov	r3, r0
 800b3de:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b3e0:	7dfb      	ldrb	r3, [r7, #23]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d001      	beq.n	800b3ea <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800b3e6:	7dfb      	ldrb	r3, [r7, #23]
 800b3e8:	e000      	b.n	800b3ec <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800b3ea:	2300      	movs	r3, #0
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3718      	adds	r7, #24
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	607a      	str	r2, [r7, #4]
 800b400:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b402:	7afb      	ldrb	r3, [r7, #11]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d178      	bne.n	800b4fa <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	3314      	adds	r3, #20
 800b40c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b414:	2b02      	cmp	r3, #2
 800b416:	d163      	bne.n	800b4e0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800b418:	693b      	ldr	r3, [r7, #16]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	8992      	ldrh	r2, [r2, #12]
 800b420:	4293      	cmp	r3, r2
 800b422:	d91c      	bls.n	800b45e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	693a      	ldr	r2, [r7, #16]
 800b42a:	8992      	ldrh	r2, [r2, #12]
 800b42c:	1a9a      	subs	r2, r3, r2
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	691b      	ldr	r3, [r3, #16]
 800b436:	693a      	ldr	r2, [r7, #16]
 800b438:	8992      	ldrh	r2, [r2, #12]
 800b43a:	441a      	add	r2, r3
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	6919      	ldr	r1, [r3, #16]
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	685b      	ldr	r3, [r3, #4]
 800b448:	461a      	mov	r2, r3
 800b44a:	68f8      	ldr	r0, [r7, #12]
 800b44c:	f001 f8c4 	bl	800c5d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b450:	2300      	movs	r3, #0
 800b452:	2200      	movs	r2, #0
 800b454:	2100      	movs	r1, #0
 800b456:	68f8      	ldr	r0, [r7, #12]
 800b458:	f001 fdc6 	bl	800cfe8 <USBD_LL_PrepareReceive>
 800b45c:	e040      	b.n	800b4e0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b45e:	693b      	ldr	r3, [r7, #16]
 800b460:	899b      	ldrh	r3, [r3, #12]
 800b462:	461a      	mov	r2, r3
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	429a      	cmp	r2, r3
 800b46a:	d11c      	bne.n	800b4a6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	693a      	ldr	r2, [r7, #16]
 800b472:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b474:	4293      	cmp	r3, r2
 800b476:	d316      	bcc.n	800b4a6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	681a      	ldr	r2, [r3, #0]
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b482:	429a      	cmp	r2, r3
 800b484:	d20f      	bcs.n	800b4a6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b486:	2200      	movs	r2, #0
 800b488:	2100      	movs	r1, #0
 800b48a:	68f8      	ldr	r0, [r7, #12]
 800b48c:	f001 f8a4 	bl	800c5d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	2200      	movs	r2, #0
 800b494:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b498:	2300      	movs	r3, #0
 800b49a:	2200      	movs	r2, #0
 800b49c:	2100      	movs	r1, #0
 800b49e:	68f8      	ldr	r0, [r7, #12]
 800b4a0:	f001 fda2 	bl	800cfe8 <USBD_LL_PrepareReceive>
 800b4a4:	e01c      	b.n	800b4e0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	2b03      	cmp	r3, #3
 800b4b0:	d10f      	bne.n	800b4d2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4b8:	68db      	ldr	r3, [r3, #12]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d009      	beq.n	800b4d2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	68f8      	ldr	r0, [r7, #12]
 800b4d0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b4d2:	2180      	movs	r1, #128	@ 0x80
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f001 fcdd 	bl	800ce94 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b4da:	68f8      	ldr	r0, [r7, #12]
 800b4dc:	f001 f8d2 	bl	800c684 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d03a      	beq.n	800b560 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800b4ea:	68f8      	ldr	r0, [r7, #12]
 800b4ec:	f7ff fe30 	bl	800b150 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b4f8:	e032      	b.n	800b560 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b4fa:	7afb      	ldrb	r3, [r7, #11]
 800b4fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b500:	b2db      	uxtb	r3, r3
 800b502:	4619      	mov	r1, r3
 800b504:	68f8      	ldr	r0, [r7, #12]
 800b506:	f000 f986 	bl	800b816 <USBD_CoreFindEP>
 800b50a:	4603      	mov	r3, r0
 800b50c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b50e:	7dfb      	ldrb	r3, [r7, #23]
 800b510:	2bff      	cmp	r3, #255	@ 0xff
 800b512:	d025      	beq.n	800b560 <USBD_LL_DataInStage+0x16c>
 800b514:	7dfb      	ldrb	r3, [r7, #23]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d122      	bne.n	800b560 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b520:	b2db      	uxtb	r3, r3
 800b522:	2b03      	cmp	r3, #3
 800b524:	d11c      	bne.n	800b560 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b526:	7dfa      	ldrb	r2, [r7, #23]
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	32ae      	adds	r2, #174	@ 0xae
 800b52c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b530:	695b      	ldr	r3, [r3, #20]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d014      	beq.n	800b560 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800b536:	7dfa      	ldrb	r2, [r7, #23]
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b53e:	7dfa      	ldrb	r2, [r7, #23]
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	32ae      	adds	r2, #174	@ 0xae
 800b544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b548:	695b      	ldr	r3, [r3, #20]
 800b54a:	7afa      	ldrb	r2, [r7, #11]
 800b54c:	4611      	mov	r1, r2
 800b54e:	68f8      	ldr	r0, [r7, #12]
 800b550:	4798      	blx	r3
 800b552:	4603      	mov	r3, r0
 800b554:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b556:	7dbb      	ldrb	r3, [r7, #22]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d001      	beq.n	800b560 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800b55c:	7dbb      	ldrb	r3, [r7, #22]
 800b55e:	e000      	b.n	800b562 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800b560:	2300      	movs	r3, #0
}
 800b562:	4618      	mov	r0, r3
 800b564:	3718      	adds	r7, #24
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b084      	sub	sp, #16
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b572:	2300      	movs	r3, #0
 800b574:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2201      	movs	r2, #1
 800b57a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2200      	movs	r2, #0
 800b582:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2200      	movs	r2, #0
 800b58a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2200      	movs	r2, #0
 800b598:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d014      	beq.n	800b5d0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5ac:	685b      	ldr	r3, [r3, #4]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d00e      	beq.n	800b5d0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5b8:	685b      	ldr	r3, [r3, #4]
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	6852      	ldr	r2, [r2, #4]
 800b5be:	b2d2      	uxtb	r2, r2
 800b5c0:	4611      	mov	r1, r2
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	4798      	blx	r3
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d001      	beq.n	800b5d0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b5cc:	2303      	movs	r3, #3
 800b5ce:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b5d0:	2340      	movs	r3, #64	@ 0x40
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	2100      	movs	r1, #0
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f001 fc17 	bl	800ce0a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2201      	movs	r2, #1
 800b5e0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2240      	movs	r2, #64	@ 0x40
 800b5e8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b5ec:	2340      	movs	r3, #64	@ 0x40
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	2180      	movs	r1, #128	@ 0x80
 800b5f2:	6878      	ldr	r0, [r7, #4]
 800b5f4:	f001 fc09 	bl	800ce0a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2240      	movs	r2, #64	@ 0x40
 800b604:	841a      	strh	r2, [r3, #32]

  return ret;
 800b606:	7bfb      	ldrb	r3, [r7, #15]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3710      	adds	r7, #16
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}

0800b610 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b610:	b480      	push	{r7}
 800b612:	b083      	sub	sp, #12
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	460b      	mov	r3, r1
 800b61a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	78fa      	ldrb	r2, [r7, #3]
 800b620:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b622:	2300      	movs	r3, #0
}
 800b624:	4618      	mov	r0, r3
 800b626:	370c      	adds	r7, #12
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b630:	b480      	push	{r7}
 800b632:	b083      	sub	sp, #12
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b63e:	b2db      	uxtb	r3, r3
 800b640:	2b04      	cmp	r3, #4
 800b642:	d006      	beq.n	800b652 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b64a:	b2da      	uxtb	r2, r3
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2204      	movs	r2, #4
 800b656:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b65a:	2300      	movs	r3, #0
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	370c      	adds	r7, #12
 800b660:	46bd      	mov	sp, r7
 800b662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b666:	4770      	bx	lr

0800b668 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b676:	b2db      	uxtb	r3, r3
 800b678:	2b04      	cmp	r3, #4
 800b67a:	d106      	bne.n	800b68a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b682:	b2da      	uxtb	r2, r3
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b68a:	2300      	movs	r3, #0
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	370c      	adds	r7, #12
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b082      	sub	sp, #8
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6a6:	b2db      	uxtb	r3, r3
 800b6a8:	2b03      	cmp	r3, #3
 800b6aa:	d110      	bne.n	800b6ce <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d00b      	beq.n	800b6ce <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6bc:	69db      	ldr	r3, [r3, #28]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d005      	beq.n	800b6ce <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6c8:	69db      	ldr	r3, [r3, #28]
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b6ce:	2300      	movs	r3, #0
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3708      	adds	r7, #8
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	32ae      	adds	r2, #174	@ 0xae
 800b6ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d101      	bne.n	800b6fa <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b6f6:	2303      	movs	r3, #3
 800b6f8:	e01c      	b.n	800b734 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b700:	b2db      	uxtb	r3, r3
 800b702:	2b03      	cmp	r3, #3
 800b704:	d115      	bne.n	800b732 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	32ae      	adds	r2, #174	@ 0xae
 800b710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b714:	6a1b      	ldr	r3, [r3, #32]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d00b      	beq.n	800b732 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	32ae      	adds	r2, #174	@ 0xae
 800b724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b728:	6a1b      	ldr	r3, [r3, #32]
 800b72a:	78fa      	ldrb	r2, [r7, #3]
 800b72c:	4611      	mov	r1, r2
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b732:	2300      	movs	r3, #0
}
 800b734:	4618      	mov	r0, r3
 800b736:	3708      	adds	r7, #8
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}

0800b73c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b082      	sub	sp, #8
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
 800b744:	460b      	mov	r3, r1
 800b746:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	32ae      	adds	r2, #174	@ 0xae
 800b752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d101      	bne.n	800b75e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b75a:	2303      	movs	r3, #3
 800b75c:	e01c      	b.n	800b798 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b764:	b2db      	uxtb	r3, r3
 800b766:	2b03      	cmp	r3, #3
 800b768:	d115      	bne.n	800b796 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	32ae      	adds	r2, #174	@ 0xae
 800b774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d00b      	beq.n	800b796 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	32ae      	adds	r2, #174	@ 0xae
 800b788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b78c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b78e:	78fa      	ldrb	r2, [r7, #3]
 800b790:	4611      	mov	r1, r2
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b796:	2300      	movs	r3, #0
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3708      	adds	r7, #8
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b083      	sub	sp, #12
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b7a8:	2300      	movs	r3, #0
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	370c      	adds	r7, #12
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b4:	4770      	bx	lr

0800b7b6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b7b6:	b580      	push	{r7, lr}
 800b7b8:	b084      	sub	sp, #16
 800b7ba:	af00      	add	r7, sp, #0
 800b7bc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d00e      	beq.n	800b7f2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7da:	685b      	ldr	r3, [r3, #4]
 800b7dc:	687a      	ldr	r2, [r7, #4]
 800b7de:	6852      	ldr	r2, [r2, #4]
 800b7e0:	b2d2      	uxtb	r2, r2
 800b7e2:	4611      	mov	r1, r2
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	4798      	blx	r3
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d001      	beq.n	800b7f2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b7ee:	2303      	movs	r3, #3
 800b7f0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b7f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3710      	adds	r7, #16
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}

0800b7fc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b083      	sub	sp, #12
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	460b      	mov	r3, r1
 800b806:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b808:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	370c      	adds	r7, #12
 800b80e:	46bd      	mov	sp, r7
 800b810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b814:	4770      	bx	lr

0800b816 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b816:	b480      	push	{r7}
 800b818:	b083      	sub	sp, #12
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
 800b81e:	460b      	mov	r3, r1
 800b820:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b822:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b824:	4618      	mov	r0, r3
 800b826:	370c      	adds	r7, #12
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr

0800b830 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b086      	sub	sp, #24
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
 800b838:	460b      	mov	r3, r1
 800b83a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b844:	2300      	movs	r3, #0
 800b846:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	885b      	ldrh	r3, [r3, #2]
 800b84c:	b29b      	uxth	r3, r3
 800b84e:	68fa      	ldr	r2, [r7, #12]
 800b850:	7812      	ldrb	r2, [r2, #0]
 800b852:	4293      	cmp	r3, r2
 800b854:	d91f      	bls.n	800b896 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b85c:	e013      	b.n	800b886 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b85e:	f107 030a 	add.w	r3, r7, #10
 800b862:	4619      	mov	r1, r3
 800b864:	6978      	ldr	r0, [r7, #20]
 800b866:	f000 f81b 	bl	800b8a0 <USBD_GetNextDesc>
 800b86a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	785b      	ldrb	r3, [r3, #1]
 800b870:	2b05      	cmp	r3, #5
 800b872:	d108      	bne.n	800b886 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b874:	697b      	ldr	r3, [r7, #20]
 800b876:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	789b      	ldrb	r3, [r3, #2]
 800b87c:	78fa      	ldrb	r2, [r7, #3]
 800b87e:	429a      	cmp	r2, r3
 800b880:	d008      	beq.n	800b894 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b882:	2300      	movs	r3, #0
 800b884:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	885b      	ldrh	r3, [r3, #2]
 800b88a:	b29a      	uxth	r2, r3
 800b88c:	897b      	ldrh	r3, [r7, #10]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d8e5      	bhi.n	800b85e <USBD_GetEpDesc+0x2e>
 800b892:	e000      	b.n	800b896 <USBD_GetEpDesc+0x66>
          break;
 800b894:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b896:	693b      	ldr	r3, [r7, #16]
}
 800b898:	4618      	mov	r0, r3
 800b89a:	3718      	adds	r7, #24
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}

0800b8a0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b085      	sub	sp, #20
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
 800b8a8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	881b      	ldrh	r3, [r3, #0]
 800b8b2:	68fa      	ldr	r2, [r7, #12]
 800b8b4:	7812      	ldrb	r2, [r2, #0]
 800b8b6:	4413      	add	r3, r2
 800b8b8:	b29a      	uxth	r2, r3
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	781b      	ldrb	r3, [r3, #0]
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	4413      	add	r3, r2
 800b8c8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b8ca:	68fb      	ldr	r3, [r7, #12]
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3714      	adds	r7, #20
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr

0800b8d8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b087      	sub	sp, #28
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b8e4:	697b      	ldr	r3, [r7, #20]
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	3301      	adds	r3, #1
 800b8ee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b8f0:	697b      	ldr	r3, [r7, #20]
 800b8f2:	781b      	ldrb	r3, [r3, #0]
 800b8f4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b8f6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b8fa:	021b      	lsls	r3, r3, #8
 800b8fc:	b21a      	sxth	r2, r3
 800b8fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b902:	4313      	orrs	r3, r2
 800b904:	b21b      	sxth	r3, r3
 800b906:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b908:	89fb      	ldrh	r3, [r7, #14]
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	371c      	adds	r7, #28
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr
	...

0800b918 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
 800b920:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b922:	2300      	movs	r3, #0
 800b924:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	781b      	ldrb	r3, [r3, #0]
 800b92a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b92e:	2b40      	cmp	r3, #64	@ 0x40
 800b930:	d005      	beq.n	800b93e <USBD_StdDevReq+0x26>
 800b932:	2b40      	cmp	r3, #64	@ 0x40
 800b934:	d857      	bhi.n	800b9e6 <USBD_StdDevReq+0xce>
 800b936:	2b00      	cmp	r3, #0
 800b938:	d00f      	beq.n	800b95a <USBD_StdDevReq+0x42>
 800b93a:	2b20      	cmp	r3, #32
 800b93c:	d153      	bne.n	800b9e6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	32ae      	adds	r2, #174	@ 0xae
 800b948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b94c:	689b      	ldr	r3, [r3, #8]
 800b94e:	6839      	ldr	r1, [r7, #0]
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	4798      	blx	r3
 800b954:	4603      	mov	r3, r0
 800b956:	73fb      	strb	r3, [r7, #15]
      break;
 800b958:	e04a      	b.n	800b9f0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	785b      	ldrb	r3, [r3, #1]
 800b95e:	2b09      	cmp	r3, #9
 800b960:	d83b      	bhi.n	800b9da <USBD_StdDevReq+0xc2>
 800b962:	a201      	add	r2, pc, #4	@ (adr r2, 800b968 <USBD_StdDevReq+0x50>)
 800b964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b968:	0800b9bd 	.word	0x0800b9bd
 800b96c:	0800b9d1 	.word	0x0800b9d1
 800b970:	0800b9db 	.word	0x0800b9db
 800b974:	0800b9c7 	.word	0x0800b9c7
 800b978:	0800b9db 	.word	0x0800b9db
 800b97c:	0800b99b 	.word	0x0800b99b
 800b980:	0800b991 	.word	0x0800b991
 800b984:	0800b9db 	.word	0x0800b9db
 800b988:	0800b9b3 	.word	0x0800b9b3
 800b98c:	0800b9a5 	.word	0x0800b9a5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b990:	6839      	ldr	r1, [r7, #0]
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f000 fa3e 	bl	800be14 <USBD_GetDescriptor>
          break;
 800b998:	e024      	b.n	800b9e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b99a:	6839      	ldr	r1, [r7, #0]
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f000 fba3 	bl	800c0e8 <USBD_SetAddress>
          break;
 800b9a2:	e01f      	b.n	800b9e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b9a4:	6839      	ldr	r1, [r7, #0]
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f000 fbe2 	bl	800c170 <USBD_SetConfig>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	73fb      	strb	r3, [r7, #15]
          break;
 800b9b0:	e018      	b.n	800b9e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b9b2:	6839      	ldr	r1, [r7, #0]
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f000 fc85 	bl	800c2c4 <USBD_GetConfig>
          break;
 800b9ba:	e013      	b.n	800b9e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b9bc:	6839      	ldr	r1, [r7, #0]
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f000 fcb6 	bl	800c330 <USBD_GetStatus>
          break;
 800b9c4:	e00e      	b.n	800b9e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b9c6:	6839      	ldr	r1, [r7, #0]
 800b9c8:	6878      	ldr	r0, [r7, #4]
 800b9ca:	f000 fce5 	bl	800c398 <USBD_SetFeature>
          break;
 800b9ce:	e009      	b.n	800b9e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b9d0:	6839      	ldr	r1, [r7, #0]
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fd09 	bl	800c3ea <USBD_ClrFeature>
          break;
 800b9d8:	e004      	b.n	800b9e4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b9da:	6839      	ldr	r1, [r7, #0]
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f000 fd60 	bl	800c4a2 <USBD_CtlError>
          break;
 800b9e2:	bf00      	nop
      }
      break;
 800b9e4:	e004      	b.n	800b9f0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b9e6:	6839      	ldr	r1, [r7, #0]
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f000 fd5a 	bl	800c4a2 <USBD_CtlError>
      break;
 800b9ee:	bf00      	nop
  }

  return ret;
 800b9f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3710      	adds	r7, #16
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}
 800b9fa:	bf00      	nop

0800b9fc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b084      	sub	sp, #16
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
 800ba04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba06:	2300      	movs	r3, #0
 800ba08:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ba12:	2b40      	cmp	r3, #64	@ 0x40
 800ba14:	d005      	beq.n	800ba22 <USBD_StdItfReq+0x26>
 800ba16:	2b40      	cmp	r3, #64	@ 0x40
 800ba18:	d852      	bhi.n	800bac0 <USBD_StdItfReq+0xc4>
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d001      	beq.n	800ba22 <USBD_StdItfReq+0x26>
 800ba1e:	2b20      	cmp	r3, #32
 800ba20:	d14e      	bne.n	800bac0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	3b01      	subs	r3, #1
 800ba2c:	2b02      	cmp	r3, #2
 800ba2e:	d840      	bhi.n	800bab2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	889b      	ldrh	r3, [r3, #4]
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	2b01      	cmp	r3, #1
 800ba38:	d836      	bhi.n	800baa8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	889b      	ldrh	r3, [r3, #4]
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	4619      	mov	r1, r3
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f7ff feda 	bl	800b7fc <USBD_CoreFindIF>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba4c:	7bbb      	ldrb	r3, [r7, #14]
 800ba4e:	2bff      	cmp	r3, #255	@ 0xff
 800ba50:	d01d      	beq.n	800ba8e <USBD_StdItfReq+0x92>
 800ba52:	7bbb      	ldrb	r3, [r7, #14]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d11a      	bne.n	800ba8e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ba58:	7bba      	ldrb	r2, [r7, #14]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	32ae      	adds	r2, #174	@ 0xae
 800ba5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba62:	689b      	ldr	r3, [r3, #8]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d00f      	beq.n	800ba88 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ba68:	7bba      	ldrb	r2, [r7, #14]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ba70:	7bba      	ldrb	r2, [r7, #14]
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	32ae      	adds	r2, #174	@ 0xae
 800ba76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	6839      	ldr	r1, [r7, #0]
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	4798      	blx	r3
 800ba82:	4603      	mov	r3, r0
 800ba84:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ba86:	e004      	b.n	800ba92 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ba88:	2303      	movs	r3, #3
 800ba8a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ba8c:	e001      	b.n	800ba92 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ba8e:	2303      	movs	r3, #3
 800ba90:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	88db      	ldrh	r3, [r3, #6]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d110      	bne.n	800babc <USBD_StdItfReq+0xc0>
 800ba9a:	7bfb      	ldrb	r3, [r7, #15]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d10d      	bne.n	800babc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f000 fddc 	bl	800c65e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800baa6:	e009      	b.n	800babc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800baa8:	6839      	ldr	r1, [r7, #0]
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 fcf9 	bl	800c4a2 <USBD_CtlError>
          break;
 800bab0:	e004      	b.n	800babc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800bab2:	6839      	ldr	r1, [r7, #0]
 800bab4:	6878      	ldr	r0, [r7, #4]
 800bab6:	f000 fcf4 	bl	800c4a2 <USBD_CtlError>
          break;
 800baba:	e000      	b.n	800babe <USBD_StdItfReq+0xc2>
          break;
 800babc:	bf00      	nop
      }
      break;
 800babe:	e004      	b.n	800baca <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bac0:	6839      	ldr	r1, [r7, #0]
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f000 fced 	bl	800c4a2 <USBD_CtlError>
      break;
 800bac8:	bf00      	nop
  }

  return ret;
 800baca:	7bfb      	ldrb	r3, [r7, #15]
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3710      	adds	r7, #16
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}

0800bad4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b084      	sub	sp, #16
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800bade:	2300      	movs	r3, #0
 800bae0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	889b      	ldrh	r3, [r3, #4]
 800bae6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800baf0:	2b40      	cmp	r3, #64	@ 0x40
 800baf2:	d007      	beq.n	800bb04 <USBD_StdEPReq+0x30>
 800baf4:	2b40      	cmp	r3, #64	@ 0x40
 800baf6:	f200 8181 	bhi.w	800bdfc <USBD_StdEPReq+0x328>
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d02a      	beq.n	800bb54 <USBD_StdEPReq+0x80>
 800bafe:	2b20      	cmp	r3, #32
 800bb00:	f040 817c 	bne.w	800bdfc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bb04:	7bbb      	ldrb	r3, [r7, #14]
 800bb06:	4619      	mov	r1, r3
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f7ff fe84 	bl	800b816 <USBD_CoreFindEP>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bb12:	7b7b      	ldrb	r3, [r7, #13]
 800bb14:	2bff      	cmp	r3, #255	@ 0xff
 800bb16:	f000 8176 	beq.w	800be06 <USBD_StdEPReq+0x332>
 800bb1a:	7b7b      	ldrb	r3, [r7, #13]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	f040 8172 	bne.w	800be06 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800bb22:	7b7a      	ldrb	r2, [r7, #13]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bb2a:	7b7a      	ldrb	r2, [r7, #13]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	32ae      	adds	r2, #174	@ 0xae
 800bb30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb34:	689b      	ldr	r3, [r3, #8]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	f000 8165 	beq.w	800be06 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bb3c:	7b7a      	ldrb	r2, [r7, #13]
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	32ae      	adds	r2, #174	@ 0xae
 800bb42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb46:	689b      	ldr	r3, [r3, #8]
 800bb48:	6839      	ldr	r1, [r7, #0]
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	4798      	blx	r3
 800bb4e:	4603      	mov	r3, r0
 800bb50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bb52:	e158      	b.n	800be06 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	785b      	ldrb	r3, [r3, #1]
 800bb58:	2b03      	cmp	r3, #3
 800bb5a:	d008      	beq.n	800bb6e <USBD_StdEPReq+0x9a>
 800bb5c:	2b03      	cmp	r3, #3
 800bb5e:	f300 8147 	bgt.w	800bdf0 <USBD_StdEPReq+0x31c>
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	f000 809b 	beq.w	800bc9e <USBD_StdEPReq+0x1ca>
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	d03c      	beq.n	800bbe6 <USBD_StdEPReq+0x112>
 800bb6c:	e140      	b.n	800bdf0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	2b02      	cmp	r3, #2
 800bb78:	d002      	beq.n	800bb80 <USBD_StdEPReq+0xac>
 800bb7a:	2b03      	cmp	r3, #3
 800bb7c:	d016      	beq.n	800bbac <USBD_StdEPReq+0xd8>
 800bb7e:	e02c      	b.n	800bbda <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb80:	7bbb      	ldrb	r3, [r7, #14]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d00d      	beq.n	800bba2 <USBD_StdEPReq+0xce>
 800bb86:	7bbb      	ldrb	r3, [r7, #14]
 800bb88:	2b80      	cmp	r3, #128	@ 0x80
 800bb8a:	d00a      	beq.n	800bba2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bb8c:	7bbb      	ldrb	r3, [r7, #14]
 800bb8e:	4619      	mov	r1, r3
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f001 f97f 	bl	800ce94 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb96:	2180      	movs	r1, #128	@ 0x80
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f001 f97b 	bl	800ce94 <USBD_LL_StallEP>
 800bb9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bba0:	e020      	b.n	800bbe4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bba2:	6839      	ldr	r1, [r7, #0]
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f000 fc7c 	bl	800c4a2 <USBD_CtlError>
              break;
 800bbaa:	e01b      	b.n	800bbe4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	885b      	ldrh	r3, [r3, #2]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d10e      	bne.n	800bbd2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bbb4:	7bbb      	ldrb	r3, [r7, #14]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00b      	beq.n	800bbd2 <USBD_StdEPReq+0xfe>
 800bbba:	7bbb      	ldrb	r3, [r7, #14]
 800bbbc:	2b80      	cmp	r3, #128	@ 0x80
 800bbbe:	d008      	beq.n	800bbd2 <USBD_StdEPReq+0xfe>
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	88db      	ldrh	r3, [r3, #6]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d104      	bne.n	800bbd2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bbc8:	7bbb      	ldrb	r3, [r7, #14]
 800bbca:	4619      	mov	r1, r3
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f001 f961 	bl	800ce94 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f000 fd43 	bl	800c65e <USBD_CtlSendStatus>

              break;
 800bbd8:	e004      	b.n	800bbe4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bbda:	6839      	ldr	r1, [r7, #0]
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	f000 fc60 	bl	800c4a2 <USBD_CtlError>
              break;
 800bbe2:	bf00      	nop
          }
          break;
 800bbe4:	e109      	b.n	800bdfa <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbec:	b2db      	uxtb	r3, r3
 800bbee:	2b02      	cmp	r3, #2
 800bbf0:	d002      	beq.n	800bbf8 <USBD_StdEPReq+0x124>
 800bbf2:	2b03      	cmp	r3, #3
 800bbf4:	d016      	beq.n	800bc24 <USBD_StdEPReq+0x150>
 800bbf6:	e04b      	b.n	800bc90 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bbf8:	7bbb      	ldrb	r3, [r7, #14]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d00d      	beq.n	800bc1a <USBD_StdEPReq+0x146>
 800bbfe:	7bbb      	ldrb	r3, [r7, #14]
 800bc00:	2b80      	cmp	r3, #128	@ 0x80
 800bc02:	d00a      	beq.n	800bc1a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bc04:	7bbb      	ldrb	r3, [r7, #14]
 800bc06:	4619      	mov	r1, r3
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f001 f943 	bl	800ce94 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bc0e:	2180      	movs	r1, #128	@ 0x80
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f001 f93f 	bl	800ce94 <USBD_LL_StallEP>
 800bc16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bc18:	e040      	b.n	800bc9c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bc1a:	6839      	ldr	r1, [r7, #0]
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f000 fc40 	bl	800c4a2 <USBD_CtlError>
              break;
 800bc22:	e03b      	b.n	800bc9c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	885b      	ldrh	r3, [r3, #2]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d136      	bne.n	800bc9a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bc2c:	7bbb      	ldrb	r3, [r7, #14]
 800bc2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d004      	beq.n	800bc40 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bc36:	7bbb      	ldrb	r3, [r7, #14]
 800bc38:	4619      	mov	r1, r3
 800bc3a:	6878      	ldr	r0, [r7, #4]
 800bc3c:	f001 f949 	bl	800ced2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f000 fd0c 	bl	800c65e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bc46:	7bbb      	ldrb	r3, [r7, #14]
 800bc48:	4619      	mov	r1, r3
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f7ff fde3 	bl	800b816 <USBD_CoreFindEP>
 800bc50:	4603      	mov	r3, r0
 800bc52:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bc54:	7b7b      	ldrb	r3, [r7, #13]
 800bc56:	2bff      	cmp	r3, #255	@ 0xff
 800bc58:	d01f      	beq.n	800bc9a <USBD_StdEPReq+0x1c6>
 800bc5a:	7b7b      	ldrb	r3, [r7, #13]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d11c      	bne.n	800bc9a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bc60:	7b7a      	ldrb	r2, [r7, #13]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bc68:	7b7a      	ldrb	r2, [r7, #13]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	32ae      	adds	r2, #174	@ 0xae
 800bc6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc72:	689b      	ldr	r3, [r3, #8]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d010      	beq.n	800bc9a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bc78:	7b7a      	ldrb	r2, [r7, #13]
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	32ae      	adds	r2, #174	@ 0xae
 800bc7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc82:	689b      	ldr	r3, [r3, #8]
 800bc84:	6839      	ldr	r1, [r7, #0]
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	4798      	blx	r3
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bc8e:	e004      	b.n	800bc9a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bc90:	6839      	ldr	r1, [r7, #0]
 800bc92:	6878      	ldr	r0, [r7, #4]
 800bc94:	f000 fc05 	bl	800c4a2 <USBD_CtlError>
              break;
 800bc98:	e000      	b.n	800bc9c <USBD_StdEPReq+0x1c8>
              break;
 800bc9a:	bf00      	nop
          }
          break;
 800bc9c:	e0ad      	b.n	800bdfa <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bca4:	b2db      	uxtb	r3, r3
 800bca6:	2b02      	cmp	r3, #2
 800bca8:	d002      	beq.n	800bcb0 <USBD_StdEPReq+0x1dc>
 800bcaa:	2b03      	cmp	r3, #3
 800bcac:	d033      	beq.n	800bd16 <USBD_StdEPReq+0x242>
 800bcae:	e099      	b.n	800bde4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bcb0:	7bbb      	ldrb	r3, [r7, #14]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d007      	beq.n	800bcc6 <USBD_StdEPReq+0x1f2>
 800bcb6:	7bbb      	ldrb	r3, [r7, #14]
 800bcb8:	2b80      	cmp	r3, #128	@ 0x80
 800bcba:	d004      	beq.n	800bcc6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bcbc:	6839      	ldr	r1, [r7, #0]
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f000 fbef 	bl	800c4a2 <USBD_CtlError>
                break;
 800bcc4:	e093      	b.n	800bdee <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcc6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	da0b      	bge.n	800bce6 <USBD_StdEPReq+0x212>
 800bcce:	7bbb      	ldrb	r3, [r7, #14]
 800bcd0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	4413      	add	r3, r2
 800bcda:	009b      	lsls	r3, r3, #2
 800bcdc:	3310      	adds	r3, #16
 800bcde:	687a      	ldr	r2, [r7, #4]
 800bce0:	4413      	add	r3, r2
 800bce2:	3304      	adds	r3, #4
 800bce4:	e00b      	b.n	800bcfe <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bce6:	7bbb      	ldrb	r3, [r7, #14]
 800bce8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcec:	4613      	mov	r3, r2
 800bcee:	009b      	lsls	r3, r3, #2
 800bcf0:	4413      	add	r3, r2
 800bcf2:	009b      	lsls	r3, r3, #2
 800bcf4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bcf8:	687a      	ldr	r2, [r7, #4]
 800bcfa:	4413      	add	r3, r2
 800bcfc:	3304      	adds	r3, #4
 800bcfe:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	2200      	movs	r2, #0
 800bd04:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bd06:	68bb      	ldr	r3, [r7, #8]
 800bd08:	330e      	adds	r3, #14
 800bd0a:	2202      	movs	r2, #2
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 fc44 	bl	800c59c <USBD_CtlSendData>
              break;
 800bd14:	e06b      	b.n	800bdee <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bd16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	da11      	bge.n	800bd42 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bd1e:	7bbb      	ldrb	r3, [r7, #14]
 800bd20:	f003 020f 	and.w	r2, r3, #15
 800bd24:	6879      	ldr	r1, [r7, #4]
 800bd26:	4613      	mov	r3, r2
 800bd28:	009b      	lsls	r3, r3, #2
 800bd2a:	4413      	add	r3, r2
 800bd2c:	009b      	lsls	r3, r3, #2
 800bd2e:	440b      	add	r3, r1
 800bd30:	3323      	adds	r3, #35	@ 0x23
 800bd32:	781b      	ldrb	r3, [r3, #0]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d117      	bne.n	800bd68 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800bd38:	6839      	ldr	r1, [r7, #0]
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f000 fbb1 	bl	800c4a2 <USBD_CtlError>
                  break;
 800bd40:	e055      	b.n	800bdee <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bd42:	7bbb      	ldrb	r3, [r7, #14]
 800bd44:	f003 020f 	and.w	r2, r3, #15
 800bd48:	6879      	ldr	r1, [r7, #4]
 800bd4a:	4613      	mov	r3, r2
 800bd4c:	009b      	lsls	r3, r3, #2
 800bd4e:	4413      	add	r3, r2
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	440b      	add	r3, r1
 800bd54:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d104      	bne.n	800bd68 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800bd5e:	6839      	ldr	r1, [r7, #0]
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f000 fb9e 	bl	800c4a2 <USBD_CtlError>
                  break;
 800bd66:	e042      	b.n	800bdee <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	da0b      	bge.n	800bd88 <USBD_StdEPReq+0x2b4>
 800bd70:	7bbb      	ldrb	r3, [r7, #14]
 800bd72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd76:	4613      	mov	r3, r2
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	4413      	add	r3, r2
 800bd7c:	009b      	lsls	r3, r3, #2
 800bd7e:	3310      	adds	r3, #16
 800bd80:	687a      	ldr	r2, [r7, #4]
 800bd82:	4413      	add	r3, r2
 800bd84:	3304      	adds	r3, #4
 800bd86:	e00b      	b.n	800bda0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bd88:	7bbb      	ldrb	r3, [r7, #14]
 800bd8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd8e:	4613      	mov	r3, r2
 800bd90:	009b      	lsls	r3, r3, #2
 800bd92:	4413      	add	r3, r2
 800bd94:	009b      	lsls	r3, r3, #2
 800bd96:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bd9a:	687a      	ldr	r2, [r7, #4]
 800bd9c:	4413      	add	r3, r2
 800bd9e:	3304      	adds	r3, #4
 800bda0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bda2:	7bbb      	ldrb	r3, [r7, #14]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d002      	beq.n	800bdae <USBD_StdEPReq+0x2da>
 800bda8:	7bbb      	ldrb	r3, [r7, #14]
 800bdaa:	2b80      	cmp	r3, #128	@ 0x80
 800bdac:	d103      	bne.n	800bdb6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	739a      	strb	r2, [r3, #14]
 800bdb4:	e00e      	b.n	800bdd4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bdb6:	7bbb      	ldrb	r3, [r7, #14]
 800bdb8:	4619      	mov	r1, r3
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f001 f8a8 	bl	800cf10 <USBD_LL_IsStallEP>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d003      	beq.n	800bdce <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	2201      	movs	r2, #1
 800bdca:	739a      	strb	r2, [r3, #14]
 800bdcc:	e002      	b.n	800bdd4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	330e      	adds	r3, #14
 800bdd8:	2202      	movs	r2, #2
 800bdda:	4619      	mov	r1, r3
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f000 fbdd 	bl	800c59c <USBD_CtlSendData>
              break;
 800bde2:	e004      	b.n	800bdee <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800bde4:	6839      	ldr	r1, [r7, #0]
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 fb5b 	bl	800c4a2 <USBD_CtlError>
              break;
 800bdec:	bf00      	nop
          }
          break;
 800bdee:	e004      	b.n	800bdfa <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f000 fb55 	bl	800c4a2 <USBD_CtlError>
          break;
 800bdf8:	bf00      	nop
      }
      break;
 800bdfa:	e005      	b.n	800be08 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800bdfc:	6839      	ldr	r1, [r7, #0]
 800bdfe:	6878      	ldr	r0, [r7, #4]
 800be00:	f000 fb4f 	bl	800c4a2 <USBD_CtlError>
      break;
 800be04:	e000      	b.n	800be08 <USBD_StdEPReq+0x334>
      break;
 800be06:	bf00      	nop
  }

  return ret;
 800be08:	7bfb      	ldrb	r3, [r7, #15]
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3710      	adds	r7, #16
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
	...

0800be14 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800be1e:	2300      	movs	r3, #0
 800be20:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800be22:	2300      	movs	r3, #0
 800be24:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800be26:	2300      	movs	r3, #0
 800be28:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	885b      	ldrh	r3, [r3, #2]
 800be2e:	0a1b      	lsrs	r3, r3, #8
 800be30:	b29b      	uxth	r3, r3
 800be32:	3b01      	subs	r3, #1
 800be34:	2b06      	cmp	r3, #6
 800be36:	f200 8128 	bhi.w	800c08a <USBD_GetDescriptor+0x276>
 800be3a:	a201      	add	r2, pc, #4	@ (adr r2, 800be40 <USBD_GetDescriptor+0x2c>)
 800be3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be40:	0800be5d 	.word	0x0800be5d
 800be44:	0800be75 	.word	0x0800be75
 800be48:	0800beb5 	.word	0x0800beb5
 800be4c:	0800c08b 	.word	0x0800c08b
 800be50:	0800c08b 	.word	0x0800c08b
 800be54:	0800c02b 	.word	0x0800c02b
 800be58:	0800c057 	.word	0x0800c057
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	687a      	ldr	r2, [r7, #4]
 800be66:	7c12      	ldrb	r2, [r2, #16]
 800be68:	f107 0108 	add.w	r1, r7, #8
 800be6c:	4610      	mov	r0, r2
 800be6e:	4798      	blx	r3
 800be70:	60f8      	str	r0, [r7, #12]
      break;
 800be72:	e112      	b.n	800c09a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	7c1b      	ldrb	r3, [r3, #16]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d10d      	bne.n	800be98 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be84:	f107 0208 	add.w	r2, r7, #8
 800be88:	4610      	mov	r0, r2
 800be8a:	4798      	blx	r3
 800be8c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	3301      	adds	r3, #1
 800be92:	2202      	movs	r2, #2
 800be94:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800be96:	e100      	b.n	800c09a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bea0:	f107 0208 	add.w	r2, r7, #8
 800bea4:	4610      	mov	r0, r2
 800bea6:	4798      	blx	r3
 800bea8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	3301      	adds	r3, #1
 800beae:	2202      	movs	r2, #2
 800beb0:	701a      	strb	r2, [r3, #0]
      break;
 800beb2:	e0f2      	b.n	800c09a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	885b      	ldrh	r3, [r3, #2]
 800beb8:	b2db      	uxtb	r3, r3
 800beba:	2b05      	cmp	r3, #5
 800bebc:	f200 80ac 	bhi.w	800c018 <USBD_GetDescriptor+0x204>
 800bec0:	a201      	add	r2, pc, #4	@ (adr r2, 800bec8 <USBD_GetDescriptor+0xb4>)
 800bec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bec6:	bf00      	nop
 800bec8:	0800bee1 	.word	0x0800bee1
 800becc:	0800bf15 	.word	0x0800bf15
 800bed0:	0800bf49 	.word	0x0800bf49
 800bed4:	0800bf7d 	.word	0x0800bf7d
 800bed8:	0800bfb1 	.word	0x0800bfb1
 800bedc:	0800bfe5 	.word	0x0800bfe5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bee6:	685b      	ldr	r3, [r3, #4]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d00b      	beq.n	800bf04 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bef2:	685b      	ldr	r3, [r3, #4]
 800bef4:	687a      	ldr	r2, [r7, #4]
 800bef6:	7c12      	ldrb	r2, [r2, #16]
 800bef8:	f107 0108 	add.w	r1, r7, #8
 800befc:	4610      	mov	r0, r2
 800befe:	4798      	blx	r3
 800bf00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf02:	e091      	b.n	800c028 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf04:	6839      	ldr	r1, [r7, #0]
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f000 facb 	bl	800c4a2 <USBD_CtlError>
            err++;
 800bf0c:	7afb      	ldrb	r3, [r7, #11]
 800bf0e:	3301      	adds	r3, #1
 800bf10:	72fb      	strb	r3, [r7, #11]
          break;
 800bf12:	e089      	b.n	800c028 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf1a:	689b      	ldr	r3, [r3, #8]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d00b      	beq.n	800bf38 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf26:	689b      	ldr	r3, [r3, #8]
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	7c12      	ldrb	r2, [r2, #16]
 800bf2c:	f107 0108 	add.w	r1, r7, #8
 800bf30:	4610      	mov	r0, r2
 800bf32:	4798      	blx	r3
 800bf34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf36:	e077      	b.n	800c028 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf38:	6839      	ldr	r1, [r7, #0]
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f000 fab1 	bl	800c4a2 <USBD_CtlError>
            err++;
 800bf40:	7afb      	ldrb	r3, [r7, #11]
 800bf42:	3301      	adds	r3, #1
 800bf44:	72fb      	strb	r3, [r7, #11]
          break;
 800bf46:	e06f      	b.n	800c028 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf4e:	68db      	ldr	r3, [r3, #12]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d00b      	beq.n	800bf6c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf5a:	68db      	ldr	r3, [r3, #12]
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	7c12      	ldrb	r2, [r2, #16]
 800bf60:	f107 0108 	add.w	r1, r7, #8
 800bf64:	4610      	mov	r0, r2
 800bf66:	4798      	blx	r3
 800bf68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf6a:	e05d      	b.n	800c028 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf6c:	6839      	ldr	r1, [r7, #0]
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f000 fa97 	bl	800c4a2 <USBD_CtlError>
            err++;
 800bf74:	7afb      	ldrb	r3, [r7, #11]
 800bf76:	3301      	adds	r3, #1
 800bf78:	72fb      	strb	r3, [r7, #11]
          break;
 800bf7a:	e055      	b.n	800c028 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf82:	691b      	ldr	r3, [r3, #16]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d00b      	beq.n	800bfa0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf8e:	691b      	ldr	r3, [r3, #16]
 800bf90:	687a      	ldr	r2, [r7, #4]
 800bf92:	7c12      	ldrb	r2, [r2, #16]
 800bf94:	f107 0108 	add.w	r1, r7, #8
 800bf98:	4610      	mov	r0, r2
 800bf9a:	4798      	blx	r3
 800bf9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf9e:	e043      	b.n	800c028 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfa0:	6839      	ldr	r1, [r7, #0]
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f000 fa7d 	bl	800c4a2 <USBD_CtlError>
            err++;
 800bfa8:	7afb      	ldrb	r3, [r7, #11]
 800bfaa:	3301      	adds	r3, #1
 800bfac:	72fb      	strb	r3, [r7, #11]
          break;
 800bfae:	e03b      	b.n	800c028 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfb6:	695b      	ldr	r3, [r3, #20]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d00b      	beq.n	800bfd4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfc2:	695b      	ldr	r3, [r3, #20]
 800bfc4:	687a      	ldr	r2, [r7, #4]
 800bfc6:	7c12      	ldrb	r2, [r2, #16]
 800bfc8:	f107 0108 	add.w	r1, r7, #8
 800bfcc:	4610      	mov	r0, r2
 800bfce:	4798      	blx	r3
 800bfd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfd2:	e029      	b.n	800c028 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfd4:	6839      	ldr	r1, [r7, #0]
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f000 fa63 	bl	800c4a2 <USBD_CtlError>
            err++;
 800bfdc:	7afb      	ldrb	r3, [r7, #11]
 800bfde:	3301      	adds	r3, #1
 800bfe0:	72fb      	strb	r3, [r7, #11]
          break;
 800bfe2:	e021      	b.n	800c028 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfea:	699b      	ldr	r3, [r3, #24]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d00b      	beq.n	800c008 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bff6:	699b      	ldr	r3, [r3, #24]
 800bff8:	687a      	ldr	r2, [r7, #4]
 800bffa:	7c12      	ldrb	r2, [r2, #16]
 800bffc:	f107 0108 	add.w	r1, r7, #8
 800c000:	4610      	mov	r0, r2
 800c002:	4798      	blx	r3
 800c004:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c006:	e00f      	b.n	800c028 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c008:	6839      	ldr	r1, [r7, #0]
 800c00a:	6878      	ldr	r0, [r7, #4]
 800c00c:	f000 fa49 	bl	800c4a2 <USBD_CtlError>
            err++;
 800c010:	7afb      	ldrb	r3, [r7, #11]
 800c012:	3301      	adds	r3, #1
 800c014:	72fb      	strb	r3, [r7, #11]
          break;
 800c016:	e007      	b.n	800c028 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c018:	6839      	ldr	r1, [r7, #0]
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f000 fa41 	bl	800c4a2 <USBD_CtlError>
          err++;
 800c020:	7afb      	ldrb	r3, [r7, #11]
 800c022:	3301      	adds	r3, #1
 800c024:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c026:	bf00      	nop
      }
      break;
 800c028:	e037      	b.n	800c09a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	7c1b      	ldrb	r3, [r3, #16]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d109      	bne.n	800c046 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c03a:	f107 0208 	add.w	r2, r7, #8
 800c03e:	4610      	mov	r0, r2
 800c040:	4798      	blx	r3
 800c042:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c044:	e029      	b.n	800c09a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c046:	6839      	ldr	r1, [r7, #0]
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f000 fa2a 	bl	800c4a2 <USBD_CtlError>
        err++;
 800c04e:	7afb      	ldrb	r3, [r7, #11]
 800c050:	3301      	adds	r3, #1
 800c052:	72fb      	strb	r3, [r7, #11]
      break;
 800c054:	e021      	b.n	800c09a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	7c1b      	ldrb	r3, [r3, #16]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d10d      	bne.n	800c07a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c066:	f107 0208 	add.w	r2, r7, #8
 800c06a:	4610      	mov	r0, r2
 800c06c:	4798      	blx	r3
 800c06e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	3301      	adds	r3, #1
 800c074:	2207      	movs	r2, #7
 800c076:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c078:	e00f      	b.n	800c09a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c07a:	6839      	ldr	r1, [r7, #0]
 800c07c:	6878      	ldr	r0, [r7, #4]
 800c07e:	f000 fa10 	bl	800c4a2 <USBD_CtlError>
        err++;
 800c082:	7afb      	ldrb	r3, [r7, #11]
 800c084:	3301      	adds	r3, #1
 800c086:	72fb      	strb	r3, [r7, #11]
      break;
 800c088:	e007      	b.n	800c09a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c08a:	6839      	ldr	r1, [r7, #0]
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f000 fa08 	bl	800c4a2 <USBD_CtlError>
      err++;
 800c092:	7afb      	ldrb	r3, [r7, #11]
 800c094:	3301      	adds	r3, #1
 800c096:	72fb      	strb	r3, [r7, #11]
      break;
 800c098:	bf00      	nop
  }

  if (err != 0U)
 800c09a:	7afb      	ldrb	r3, [r7, #11]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d11e      	bne.n	800c0de <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	88db      	ldrh	r3, [r3, #6]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d016      	beq.n	800c0d6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c0a8:	893b      	ldrh	r3, [r7, #8]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d00e      	beq.n	800c0cc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	88da      	ldrh	r2, [r3, #6]
 800c0b2:	893b      	ldrh	r3, [r7, #8]
 800c0b4:	4293      	cmp	r3, r2
 800c0b6:	bf28      	it	cs
 800c0b8:	4613      	movcs	r3, r2
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c0be:	893b      	ldrh	r3, [r7, #8]
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	68f9      	ldr	r1, [r7, #12]
 800c0c4:	6878      	ldr	r0, [r7, #4]
 800c0c6:	f000 fa69 	bl	800c59c <USBD_CtlSendData>
 800c0ca:	e009      	b.n	800c0e0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c0cc:	6839      	ldr	r1, [r7, #0]
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f000 f9e7 	bl	800c4a2 <USBD_CtlError>
 800c0d4:	e004      	b.n	800c0e0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 fac1 	bl	800c65e <USBD_CtlSendStatus>
 800c0dc:	e000      	b.n	800c0e0 <USBD_GetDescriptor+0x2cc>
    return;
 800c0de:	bf00      	nop
  }
}
 800c0e0:	3710      	adds	r7, #16
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}
 800c0e6:	bf00      	nop

0800c0e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	889b      	ldrh	r3, [r3, #4]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d131      	bne.n	800c15e <USBD_SetAddress+0x76>
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	88db      	ldrh	r3, [r3, #6]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d12d      	bne.n	800c15e <USBD_SetAddress+0x76>
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	885b      	ldrh	r3, [r3, #2]
 800c106:	2b7f      	cmp	r3, #127	@ 0x7f
 800c108:	d829      	bhi.n	800c15e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	885b      	ldrh	r3, [r3, #2]
 800c10e:	b2db      	uxtb	r3, r3
 800c110:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c114:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c11c:	b2db      	uxtb	r3, r3
 800c11e:	2b03      	cmp	r3, #3
 800c120:	d104      	bne.n	800c12c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c122:	6839      	ldr	r1, [r7, #0]
 800c124:	6878      	ldr	r0, [r7, #4]
 800c126:	f000 f9bc 	bl	800c4a2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c12a:	e01d      	b.n	800c168 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	7bfa      	ldrb	r2, [r7, #15]
 800c130:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c134:	7bfb      	ldrb	r3, [r7, #15]
 800c136:	4619      	mov	r1, r3
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	f000 ff15 	bl	800cf68 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f000 fa8d 	bl	800c65e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c144:	7bfb      	ldrb	r3, [r7, #15]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d004      	beq.n	800c154 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2202      	movs	r2, #2
 800c14e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c152:	e009      	b.n	800c168 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2201      	movs	r2, #1
 800c158:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c15c:	e004      	b.n	800c168 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c15e:	6839      	ldr	r1, [r7, #0]
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f000 f99e 	bl	800c4a2 <USBD_CtlError>
  }
}
 800c166:	bf00      	nop
 800c168:	bf00      	nop
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c17a:	2300      	movs	r3, #0
 800c17c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	885b      	ldrh	r3, [r3, #2]
 800c182:	b2da      	uxtb	r2, r3
 800c184:	4b4e      	ldr	r3, [pc, #312]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c186:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c188:	4b4d      	ldr	r3, [pc, #308]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d905      	bls.n	800c19c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c190:	6839      	ldr	r1, [r7, #0]
 800c192:	6878      	ldr	r0, [r7, #4]
 800c194:	f000 f985 	bl	800c4a2 <USBD_CtlError>
    return USBD_FAIL;
 800c198:	2303      	movs	r3, #3
 800c19a:	e08c      	b.n	800c2b6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	2b02      	cmp	r3, #2
 800c1a6:	d002      	beq.n	800c1ae <USBD_SetConfig+0x3e>
 800c1a8:	2b03      	cmp	r3, #3
 800c1aa:	d029      	beq.n	800c200 <USBD_SetConfig+0x90>
 800c1ac:	e075      	b.n	800c29a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c1ae:	4b44      	ldr	r3, [pc, #272]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d020      	beq.n	800c1f8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c1b6:	4b42      	ldr	r3, [pc, #264]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c1b8:	781b      	ldrb	r3, [r3, #0]
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c1c0:	4b3f      	ldr	r3, [pc, #252]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c1c2:	781b      	ldrb	r3, [r3, #0]
 800c1c4:	4619      	mov	r1, r3
 800c1c6:	6878      	ldr	r0, [r7, #4]
 800c1c8:	f7fe ffcd 	bl	800b166 <USBD_SetClassConfig>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c1d0:	7bfb      	ldrb	r3, [r7, #15]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d008      	beq.n	800c1e8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c1d6:	6839      	ldr	r1, [r7, #0]
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f000 f962 	bl	800c4a2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2202      	movs	r2, #2
 800c1e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c1e6:	e065      	b.n	800c2b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c1e8:	6878      	ldr	r0, [r7, #4]
 800c1ea:	f000 fa38 	bl	800c65e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2203      	movs	r2, #3
 800c1f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c1f6:	e05d      	b.n	800c2b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c1f8:	6878      	ldr	r0, [r7, #4]
 800c1fa:	f000 fa30 	bl	800c65e <USBD_CtlSendStatus>
      break;
 800c1fe:	e059      	b.n	800c2b4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c200:	4b2f      	ldr	r3, [pc, #188]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c202:	781b      	ldrb	r3, [r3, #0]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d112      	bne.n	800c22e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2202      	movs	r2, #2
 800c20c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c210:	4b2b      	ldr	r3, [pc, #172]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c212:	781b      	ldrb	r3, [r3, #0]
 800c214:	461a      	mov	r2, r3
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c21a:	4b29      	ldr	r3, [pc, #164]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c21c:	781b      	ldrb	r3, [r3, #0]
 800c21e:	4619      	mov	r1, r3
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f7fe ffbc 	bl	800b19e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f000 fa19 	bl	800c65e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c22c:	e042      	b.n	800c2b4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c22e:	4b24      	ldr	r3, [pc, #144]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	461a      	mov	r2, r3
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	685b      	ldr	r3, [r3, #4]
 800c238:	429a      	cmp	r2, r3
 800c23a:	d02a      	beq.n	800c292 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	685b      	ldr	r3, [r3, #4]
 800c240:	b2db      	uxtb	r3, r3
 800c242:	4619      	mov	r1, r3
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	f7fe ffaa 	bl	800b19e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c24a:	4b1d      	ldr	r3, [pc, #116]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	461a      	mov	r2, r3
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c254:	4b1a      	ldr	r3, [pc, #104]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c256:	781b      	ldrb	r3, [r3, #0]
 800c258:	4619      	mov	r1, r3
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f7fe ff83 	bl	800b166 <USBD_SetClassConfig>
 800c260:	4603      	mov	r3, r0
 800c262:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c264:	7bfb      	ldrb	r3, [r7, #15]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d00f      	beq.n	800c28a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c26a:	6839      	ldr	r1, [r7, #0]
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f000 f918 	bl	800c4a2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	685b      	ldr	r3, [r3, #4]
 800c276:	b2db      	uxtb	r3, r3
 800c278:	4619      	mov	r1, r3
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f7fe ff8f 	bl	800b19e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2202      	movs	r2, #2
 800c284:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c288:	e014      	b.n	800c2b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f000 f9e7 	bl	800c65e <USBD_CtlSendStatus>
      break;
 800c290:	e010      	b.n	800c2b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f000 f9e3 	bl	800c65e <USBD_CtlSendStatus>
      break;
 800c298:	e00c      	b.n	800c2b4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c29a:	6839      	ldr	r1, [r7, #0]
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f000 f900 	bl	800c4a2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c2a2:	4b07      	ldr	r3, [pc, #28]	@ (800c2c0 <USBD_SetConfig+0x150>)
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	4619      	mov	r1, r3
 800c2a8:	6878      	ldr	r0, [r7, #4]
 800c2aa:	f7fe ff78 	bl	800b19e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c2ae:	2303      	movs	r3, #3
 800c2b0:	73fb      	strb	r3, [r7, #15]
      break;
 800c2b2:	bf00      	nop
  }

  return ret;
 800c2b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	3710      	adds	r7, #16
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}
 800c2be:	bf00      	nop
 800c2c0:	200004e4 	.word	0x200004e4

0800c2c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b082      	sub	sp, #8
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
 800c2cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	88db      	ldrh	r3, [r3, #6]
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	d004      	beq.n	800c2e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c2d6:	6839      	ldr	r1, [r7, #0]
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 f8e2 	bl	800c4a2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c2de:	e023      	b.n	800c328 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	2b02      	cmp	r3, #2
 800c2ea:	dc02      	bgt.n	800c2f2 <USBD_GetConfig+0x2e>
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	dc03      	bgt.n	800c2f8 <USBD_GetConfig+0x34>
 800c2f0:	e015      	b.n	800c31e <USBD_GetConfig+0x5a>
 800c2f2:	2b03      	cmp	r3, #3
 800c2f4:	d00b      	beq.n	800c30e <USBD_GetConfig+0x4a>
 800c2f6:	e012      	b.n	800c31e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	3308      	adds	r3, #8
 800c302:	2201      	movs	r2, #1
 800c304:	4619      	mov	r1, r3
 800c306:	6878      	ldr	r0, [r7, #4]
 800c308:	f000 f948 	bl	800c59c <USBD_CtlSendData>
        break;
 800c30c:	e00c      	b.n	800c328 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	3304      	adds	r3, #4
 800c312:	2201      	movs	r2, #1
 800c314:	4619      	mov	r1, r3
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 f940 	bl	800c59c <USBD_CtlSendData>
        break;
 800c31c:	e004      	b.n	800c328 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c31e:	6839      	ldr	r1, [r7, #0]
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f000 f8be 	bl	800c4a2 <USBD_CtlError>
        break;
 800c326:	bf00      	nop
}
 800c328:	bf00      	nop
 800c32a:	3708      	adds	r7, #8
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}

0800c330 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b082      	sub	sp, #8
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c340:	b2db      	uxtb	r3, r3
 800c342:	3b01      	subs	r3, #1
 800c344:	2b02      	cmp	r3, #2
 800c346:	d81e      	bhi.n	800c386 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	88db      	ldrh	r3, [r3, #6]
 800c34c:	2b02      	cmp	r3, #2
 800c34e:	d004      	beq.n	800c35a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c350:	6839      	ldr	r1, [r7, #0]
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	f000 f8a5 	bl	800c4a2 <USBD_CtlError>
        break;
 800c358:	e01a      	b.n	800c390 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2201      	movs	r2, #1
 800c35e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c366:	2b00      	cmp	r3, #0
 800c368:	d005      	beq.n	800c376 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	68db      	ldr	r3, [r3, #12]
 800c36e:	f043 0202 	orr.w	r2, r3, #2
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	330c      	adds	r3, #12
 800c37a:	2202      	movs	r2, #2
 800c37c:	4619      	mov	r1, r3
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f000 f90c 	bl	800c59c <USBD_CtlSendData>
      break;
 800c384:	e004      	b.n	800c390 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c386:	6839      	ldr	r1, [r7, #0]
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f000 f88a 	bl	800c4a2 <USBD_CtlError>
      break;
 800c38e:	bf00      	nop
  }
}
 800c390:	bf00      	nop
 800c392:	3708      	adds	r7, #8
 800c394:	46bd      	mov	sp, r7
 800c396:	bd80      	pop	{r7, pc}

0800c398 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b082      	sub	sp, #8
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	885b      	ldrh	r3, [r3, #2]
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d107      	bne.n	800c3ba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2201      	movs	r2, #1
 800c3ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f000 f953 	bl	800c65e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c3b8:	e013      	b.n	800c3e2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	885b      	ldrh	r3, [r3, #2]
 800c3be:	2b02      	cmp	r3, #2
 800c3c0:	d10b      	bne.n	800c3da <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c3c2:	683b      	ldr	r3, [r7, #0]
 800c3c4:	889b      	ldrh	r3, [r3, #4]
 800c3c6:	0a1b      	lsrs	r3, r3, #8
 800c3c8:	b29b      	uxth	r3, r3
 800c3ca:	b2da      	uxtb	r2, r3
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f000 f943 	bl	800c65e <USBD_CtlSendStatus>
}
 800c3d8:	e003      	b.n	800c3e2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c3da:	6839      	ldr	r1, [r7, #0]
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	f000 f860 	bl	800c4a2 <USBD_CtlError>
}
 800c3e2:	bf00      	nop
 800c3e4:	3708      	adds	r7, #8
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}

0800c3ea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3ea:	b580      	push	{r7, lr}
 800c3ec:	b082      	sub	sp, #8
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
 800c3f2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3fa:	b2db      	uxtb	r3, r3
 800c3fc:	3b01      	subs	r3, #1
 800c3fe:	2b02      	cmp	r3, #2
 800c400:	d80b      	bhi.n	800c41a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	885b      	ldrh	r3, [r3, #2]
 800c406:	2b01      	cmp	r3, #1
 800c408:	d10c      	bne.n	800c424 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2200      	movs	r2, #0
 800c40e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f000 f923 	bl	800c65e <USBD_CtlSendStatus>
      }
      break;
 800c418:	e004      	b.n	800c424 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c41a:	6839      	ldr	r1, [r7, #0]
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f000 f840 	bl	800c4a2 <USBD_CtlError>
      break;
 800c422:	e000      	b.n	800c426 <USBD_ClrFeature+0x3c>
      break;
 800c424:	bf00      	nop
  }
}
 800c426:	bf00      	nop
 800c428:	3708      	adds	r7, #8
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}

0800c42e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c42e:	b580      	push	{r7, lr}
 800c430:	b084      	sub	sp, #16
 800c432:	af00      	add	r7, sp, #0
 800c434:	6078      	str	r0, [r7, #4]
 800c436:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	781a      	ldrb	r2, [r3, #0]
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	3301      	adds	r3, #1
 800c448:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	781a      	ldrb	r2, [r3, #0]
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	3301      	adds	r3, #1
 800c456:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c458:	68f8      	ldr	r0, [r7, #12]
 800c45a:	f7ff fa3d 	bl	800b8d8 <SWAPBYTE>
 800c45e:	4603      	mov	r3, r0
 800c460:	461a      	mov	r2, r3
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	3301      	adds	r3, #1
 800c46a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	3301      	adds	r3, #1
 800c470:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c472:	68f8      	ldr	r0, [r7, #12]
 800c474:	f7ff fa30 	bl	800b8d8 <SWAPBYTE>
 800c478:	4603      	mov	r3, r0
 800c47a:	461a      	mov	r2, r3
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	3301      	adds	r3, #1
 800c484:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	3301      	adds	r3, #1
 800c48a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c48c:	68f8      	ldr	r0, [r7, #12]
 800c48e:	f7ff fa23 	bl	800b8d8 <SWAPBYTE>
 800c492:	4603      	mov	r3, r0
 800c494:	461a      	mov	r2, r3
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	80da      	strh	r2, [r3, #6]
}
 800c49a:	bf00      	nop
 800c49c:	3710      	adds	r7, #16
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}

0800c4a2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4a2:	b580      	push	{r7, lr}
 800c4a4:	b082      	sub	sp, #8
 800c4a6:	af00      	add	r7, sp, #0
 800c4a8:	6078      	str	r0, [r7, #4]
 800c4aa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4ac:	2180      	movs	r1, #128	@ 0x80
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f000 fcf0 	bl	800ce94 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c4b4:	2100      	movs	r1, #0
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 fcec 	bl	800ce94 <USBD_LL_StallEP>
}
 800c4bc:	bf00      	nop
 800c4be:	3708      	adds	r7, #8
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd80      	pop	{r7, pc}

0800c4c4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b086      	sub	sp, #24
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	60f8      	str	r0, [r7, #12]
 800c4cc:	60b9      	str	r1, [r7, #8]
 800c4ce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d042      	beq.n	800c560 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c4de:	6938      	ldr	r0, [r7, #16]
 800c4e0:	f000 f842 	bl	800c568 <USBD_GetLen>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	005b      	lsls	r3, r3, #1
 800c4ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4ee:	d808      	bhi.n	800c502 <USBD_GetString+0x3e>
 800c4f0:	6938      	ldr	r0, [r7, #16]
 800c4f2:	f000 f839 	bl	800c568 <USBD_GetLen>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	3301      	adds	r3, #1
 800c4fa:	b29b      	uxth	r3, r3
 800c4fc:	005b      	lsls	r3, r3, #1
 800c4fe:	b29a      	uxth	r2, r3
 800c500:	e001      	b.n	800c506 <USBD_GetString+0x42>
 800c502:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c50a:	7dfb      	ldrb	r3, [r7, #23]
 800c50c:	68ba      	ldr	r2, [r7, #8]
 800c50e:	4413      	add	r3, r2
 800c510:	687a      	ldr	r2, [r7, #4]
 800c512:	7812      	ldrb	r2, [r2, #0]
 800c514:	701a      	strb	r2, [r3, #0]
  idx++;
 800c516:	7dfb      	ldrb	r3, [r7, #23]
 800c518:	3301      	adds	r3, #1
 800c51a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c51c:	7dfb      	ldrb	r3, [r7, #23]
 800c51e:	68ba      	ldr	r2, [r7, #8]
 800c520:	4413      	add	r3, r2
 800c522:	2203      	movs	r2, #3
 800c524:	701a      	strb	r2, [r3, #0]
  idx++;
 800c526:	7dfb      	ldrb	r3, [r7, #23]
 800c528:	3301      	adds	r3, #1
 800c52a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c52c:	e013      	b.n	800c556 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c52e:	7dfb      	ldrb	r3, [r7, #23]
 800c530:	68ba      	ldr	r2, [r7, #8]
 800c532:	4413      	add	r3, r2
 800c534:	693a      	ldr	r2, [r7, #16]
 800c536:	7812      	ldrb	r2, [r2, #0]
 800c538:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	3301      	adds	r3, #1
 800c53e:	613b      	str	r3, [r7, #16]
    idx++;
 800c540:	7dfb      	ldrb	r3, [r7, #23]
 800c542:	3301      	adds	r3, #1
 800c544:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c546:	7dfb      	ldrb	r3, [r7, #23]
 800c548:	68ba      	ldr	r2, [r7, #8]
 800c54a:	4413      	add	r3, r2
 800c54c:	2200      	movs	r2, #0
 800c54e:	701a      	strb	r2, [r3, #0]
    idx++;
 800c550:	7dfb      	ldrb	r3, [r7, #23]
 800c552:	3301      	adds	r3, #1
 800c554:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c556:	693b      	ldr	r3, [r7, #16]
 800c558:	781b      	ldrb	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d1e7      	bne.n	800c52e <USBD_GetString+0x6a>
 800c55e:	e000      	b.n	800c562 <USBD_GetString+0x9e>
    return;
 800c560:	bf00      	nop
  }
}
 800c562:	3718      	adds	r7, #24
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}

0800c568 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c568:	b480      	push	{r7}
 800c56a:	b085      	sub	sp, #20
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c570:	2300      	movs	r3, #0
 800c572:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c578:	e005      	b.n	800c586 <USBD_GetLen+0x1e>
  {
    len++;
 800c57a:	7bfb      	ldrb	r3, [r7, #15]
 800c57c:	3301      	adds	r3, #1
 800c57e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	3301      	adds	r3, #1
 800c584:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	781b      	ldrb	r3, [r3, #0]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d1f5      	bne.n	800c57a <USBD_GetLen+0x12>
  }

  return len;
 800c58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c590:	4618      	mov	r0, r3
 800c592:	3714      	adds	r7, #20
 800c594:	46bd      	mov	sp, r7
 800c596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59a:	4770      	bx	lr

0800c59c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	60f8      	str	r0, [r7, #12]
 800c5a4:	60b9      	str	r1, [r7, #8]
 800c5a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2202      	movs	r2, #2
 800c5ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	687a      	ldr	r2, [r7, #4]
 800c5b4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	68ba      	ldr	r2, [r7, #8]
 800c5ba:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	687a      	ldr	r2, [r7, #4]
 800c5c0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	68ba      	ldr	r2, [r7, #8]
 800c5c6:	2100      	movs	r1, #0
 800c5c8:	68f8      	ldr	r0, [r7, #12]
 800c5ca:	f000 fcec 	bl	800cfa6 <USBD_LL_Transmit>

  return USBD_OK;
 800c5ce:	2300      	movs	r3, #0
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3710      	adds	r7, #16
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}

0800c5d8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b084      	sub	sp, #16
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	60f8      	str	r0, [r7, #12]
 800c5e0:	60b9      	str	r1, [r7, #8]
 800c5e2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	68ba      	ldr	r2, [r7, #8]
 800c5e8:	2100      	movs	r1, #0
 800c5ea:	68f8      	ldr	r0, [r7, #12]
 800c5ec:	f000 fcdb 	bl	800cfa6 <USBD_LL_Transmit>

  return USBD_OK;
 800c5f0:	2300      	movs	r3, #0
}
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	3710      	adds	r7, #16
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	bd80      	pop	{r7, pc}

0800c5fa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c5fa:	b580      	push	{r7, lr}
 800c5fc:	b084      	sub	sp, #16
 800c5fe:	af00      	add	r7, sp, #0
 800c600:	60f8      	str	r0, [r7, #12]
 800c602:	60b9      	str	r1, [r7, #8]
 800c604:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	2203      	movs	r2, #3
 800c60a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	687a      	ldr	r2, [r7, #4]
 800c612:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	68ba      	ldr	r2, [r7, #8]
 800c61a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	687a      	ldr	r2, [r7, #4]
 800c622:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	68ba      	ldr	r2, [r7, #8]
 800c62a:	2100      	movs	r1, #0
 800c62c:	68f8      	ldr	r0, [r7, #12]
 800c62e:	f000 fcdb 	bl	800cfe8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c632:	2300      	movs	r3, #0
}
 800c634:	4618      	mov	r0, r3
 800c636:	3710      	adds	r7, #16
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	60f8      	str	r0, [r7, #12]
 800c644:	60b9      	str	r1, [r7, #8]
 800c646:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	2100      	movs	r1, #0
 800c64e:	68f8      	ldr	r0, [r7, #12]
 800c650:	f000 fcca 	bl	800cfe8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c654:	2300      	movs	r3, #0
}
 800c656:	4618      	mov	r0, r3
 800c658:	3710      	adds	r7, #16
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}

0800c65e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c65e:	b580      	push	{r7, lr}
 800c660:	b082      	sub	sp, #8
 800c662:	af00      	add	r7, sp, #0
 800c664:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	2204      	movs	r2, #4
 800c66a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c66e:	2300      	movs	r3, #0
 800c670:	2200      	movs	r2, #0
 800c672:	2100      	movs	r1, #0
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f000 fc96 	bl	800cfa6 <USBD_LL_Transmit>

  return USBD_OK;
 800c67a:	2300      	movs	r3, #0
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	3708      	adds	r7, #8
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}

0800c684 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b082      	sub	sp, #8
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2205      	movs	r2, #5
 800c690:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c694:	2300      	movs	r3, #0
 800c696:	2200      	movs	r2, #0
 800c698:	2100      	movs	r1, #0
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f000 fca4 	bl	800cfe8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c6a0:	2300      	movs	r3, #0
}
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	3708      	adds	r7, #8
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	bd80      	pop	{r7, pc}
	...

0800c6ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	4912      	ldr	r1, [pc, #72]	@ (800c6fc <MX_USB_DEVICE_Init+0x50>)
 800c6b4:	4812      	ldr	r0, [pc, #72]	@ (800c700 <MX_USB_DEVICE_Init+0x54>)
 800c6b6:	f7fe fcd9 	bl	800b06c <USBD_Init>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d001      	beq.n	800c6c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c6c0:	f7f5 f8b2 	bl	8001828 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c6c4:	490f      	ldr	r1, [pc, #60]	@ (800c704 <MX_USB_DEVICE_Init+0x58>)
 800c6c6:	480e      	ldr	r0, [pc, #56]	@ (800c700 <MX_USB_DEVICE_Init+0x54>)
 800c6c8:	f7fe fd00 	bl	800b0cc <USBD_RegisterClass>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d001      	beq.n	800c6d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c6d2:	f7f5 f8a9 	bl	8001828 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c6d6:	490c      	ldr	r1, [pc, #48]	@ (800c708 <MX_USB_DEVICE_Init+0x5c>)
 800c6d8:	4809      	ldr	r0, [pc, #36]	@ (800c700 <MX_USB_DEVICE_Init+0x54>)
 800c6da:	f7fe fbf7 	bl	800aecc <USBD_CDC_RegisterInterface>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d001      	beq.n	800c6e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c6e4:	f7f5 f8a0 	bl	8001828 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c6e8:	4805      	ldr	r0, [pc, #20]	@ (800c700 <MX_USB_DEVICE_Init+0x54>)
 800c6ea:	f7fe fd25 	bl	800b138 <USBD_Start>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d001      	beq.n	800c6f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c6f4:	f7f5 f898 	bl	8001828 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c6f8:	bf00      	nop
 800c6fa:	bd80      	pop	{r7, pc}
 800c6fc:	200000c0 	.word	0x200000c0
 800c700:	200004e8 	.word	0x200004e8
 800c704:	2000002c 	.word	0x2000002c
 800c708:	200000ac 	.word	0x200000ac

0800c70c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c710:	2200      	movs	r2, #0
 800c712:	4905      	ldr	r1, [pc, #20]	@ (800c728 <CDC_Init_FS+0x1c>)
 800c714:	4805      	ldr	r0, [pc, #20]	@ (800c72c <CDC_Init_FS+0x20>)
 800c716:	f7fe fbf3 	bl	800af00 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c71a:	4905      	ldr	r1, [pc, #20]	@ (800c730 <CDC_Init_FS+0x24>)
 800c71c:	4803      	ldr	r0, [pc, #12]	@ (800c72c <CDC_Init_FS+0x20>)
 800c71e:	f7fe fc11 	bl	800af44 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c722:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c724:	4618      	mov	r0, r3
 800c726:	bd80      	pop	{r7, pc}
 800c728:	20000bc4 	.word	0x20000bc4
 800c72c:	200004e8 	.word	0x200004e8
 800c730:	200007c4 	.word	0x200007c4

0800c734 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c734:	b480      	push	{r7}
 800c736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c738:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	46bd      	mov	sp, r7
 800c73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c742:	4770      	bx	lr

0800c744 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c744:	b480      	push	{r7}
 800c746:	b083      	sub	sp, #12
 800c748:	af00      	add	r7, sp, #0
 800c74a:	4603      	mov	r3, r0
 800c74c:	6039      	str	r1, [r7, #0]
 800c74e:	71fb      	strb	r3, [r7, #7]
 800c750:	4613      	mov	r3, r2
 800c752:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c754:	79fb      	ldrb	r3, [r7, #7]
 800c756:	2b23      	cmp	r3, #35	@ 0x23
 800c758:	d84a      	bhi.n	800c7f0 <CDC_Control_FS+0xac>
 800c75a:	a201      	add	r2, pc, #4	@ (adr r2, 800c760 <CDC_Control_FS+0x1c>)
 800c75c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c760:	0800c7f1 	.word	0x0800c7f1
 800c764:	0800c7f1 	.word	0x0800c7f1
 800c768:	0800c7f1 	.word	0x0800c7f1
 800c76c:	0800c7f1 	.word	0x0800c7f1
 800c770:	0800c7f1 	.word	0x0800c7f1
 800c774:	0800c7f1 	.word	0x0800c7f1
 800c778:	0800c7f1 	.word	0x0800c7f1
 800c77c:	0800c7f1 	.word	0x0800c7f1
 800c780:	0800c7f1 	.word	0x0800c7f1
 800c784:	0800c7f1 	.word	0x0800c7f1
 800c788:	0800c7f1 	.word	0x0800c7f1
 800c78c:	0800c7f1 	.word	0x0800c7f1
 800c790:	0800c7f1 	.word	0x0800c7f1
 800c794:	0800c7f1 	.word	0x0800c7f1
 800c798:	0800c7f1 	.word	0x0800c7f1
 800c79c:	0800c7f1 	.word	0x0800c7f1
 800c7a0:	0800c7f1 	.word	0x0800c7f1
 800c7a4:	0800c7f1 	.word	0x0800c7f1
 800c7a8:	0800c7f1 	.word	0x0800c7f1
 800c7ac:	0800c7f1 	.word	0x0800c7f1
 800c7b0:	0800c7f1 	.word	0x0800c7f1
 800c7b4:	0800c7f1 	.word	0x0800c7f1
 800c7b8:	0800c7f1 	.word	0x0800c7f1
 800c7bc:	0800c7f1 	.word	0x0800c7f1
 800c7c0:	0800c7f1 	.word	0x0800c7f1
 800c7c4:	0800c7f1 	.word	0x0800c7f1
 800c7c8:	0800c7f1 	.word	0x0800c7f1
 800c7cc:	0800c7f1 	.word	0x0800c7f1
 800c7d0:	0800c7f1 	.word	0x0800c7f1
 800c7d4:	0800c7f1 	.word	0x0800c7f1
 800c7d8:	0800c7f1 	.word	0x0800c7f1
 800c7dc:	0800c7f1 	.word	0x0800c7f1
 800c7e0:	0800c7f1 	.word	0x0800c7f1
 800c7e4:	0800c7f1 	.word	0x0800c7f1
 800c7e8:	0800c7f1 	.word	0x0800c7f1
 800c7ec:	0800c7f1 	.word	0x0800c7f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c7f0:	bf00      	nop
  }

  return (USBD_OK);
 800c7f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	370c      	adds	r7, #12
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fe:	4770      	bx	lr

0800c800 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b082      	sub	sp, #8
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
 800c808:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  	CDC_Transmit_FS(Buf, *Len);
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	b29b      	uxth	r3, r3
 800c810:	4619      	mov	r1, r3
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f000 f80e 	bl	800c834 <CDC_Transmit_FS>
	//HAL_UART_Transmit_DMA(&huart1, Buf, *Len); //Se agregÃ³ esta linea manualemnte
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c818:	6879      	ldr	r1, [r7, #4]
 800c81a:	4805      	ldr	r0, [pc, #20]	@ (800c830 <CDC_Receive_FS+0x30>)
 800c81c:	f7fe fb92 	bl	800af44 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c820:	4803      	ldr	r0, [pc, #12]	@ (800c830 <CDC_Receive_FS+0x30>)
 800c822:	f7fe fbed 	bl	800b000 <USBD_CDC_ReceivePacket>
	return (USBD_OK);
 800c826:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c828:	4618      	mov	r0, r3
 800c82a:	3708      	adds	r7, #8
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}
 800c830:	200004e8 	.word	0x200004e8

0800c834 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b084      	sub	sp, #16
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
 800c83c:	460b      	mov	r3, r1
 800c83e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c840:	2300      	movs	r3, #0
 800c842:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c844:	4b0d      	ldr	r3, [pc, #52]	@ (800c87c <CDC_Transmit_FS+0x48>)
 800c846:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c84a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c852:	2b00      	cmp	r3, #0
 800c854:	d001      	beq.n	800c85a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c856:	2301      	movs	r3, #1
 800c858:	e00b      	b.n	800c872 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c85a:	887b      	ldrh	r3, [r7, #2]
 800c85c:	461a      	mov	r2, r3
 800c85e:	6879      	ldr	r1, [r7, #4]
 800c860:	4806      	ldr	r0, [pc, #24]	@ (800c87c <CDC_Transmit_FS+0x48>)
 800c862:	f7fe fb4d 	bl	800af00 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c866:	4805      	ldr	r0, [pc, #20]	@ (800c87c <CDC_Transmit_FS+0x48>)
 800c868:	f7fe fb8a 	bl	800af80 <USBD_CDC_TransmitPacket>
 800c86c:	4603      	mov	r3, r0
 800c86e:	73fb      	strb	r3, [r7, #15]


  /* USER CODE END 7 */
  return result;
 800c870:	7bfb      	ldrb	r3, [r7, #15]
}
 800c872:	4618      	mov	r0, r3
 800c874:	3710      	adds	r7, #16
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	bf00      	nop
 800c87c:	200004e8 	.word	0x200004e8

0800c880 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c880:	b480      	push	{r7}
 800c882:	b087      	sub	sp, #28
 800c884:	af00      	add	r7, sp, #0
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	4613      	mov	r3, r2
 800c88c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c88e:	2300      	movs	r3, #0
 800c890:	75fb      	strb	r3, [r7, #23]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);

  /* USER CODE END 13 */
  return result;
 800c892:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c896:	4618      	mov	r0, r3
 800c898:	371c      	adds	r7, #28
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr
	...

0800c8a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	6039      	str	r1, [r7, #0]
 800c8ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	2212      	movs	r2, #18
 800c8b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c8b6:	4b03      	ldr	r3, [pc, #12]	@ (800c8c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	370c      	adds	r7, #12
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c2:	4770      	bx	lr
 800c8c4:	200000dc 	.word	0x200000dc

0800c8c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b083      	sub	sp, #12
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	6039      	str	r1, [r7, #0]
 800c8d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	2204      	movs	r2, #4
 800c8d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c8da:	4b03      	ldr	r3, [pc, #12]	@ (800c8e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	370c      	adds	r7, #12
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr
 800c8e8:	200000f0 	.word	0x200000f0

0800c8ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b082      	sub	sp, #8
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	6039      	str	r1, [r7, #0]
 800c8f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c8f8:	79fb      	ldrb	r3, [r7, #7]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d105      	bne.n	800c90a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c8fe:	683a      	ldr	r2, [r7, #0]
 800c900:	4907      	ldr	r1, [pc, #28]	@ (800c920 <USBD_FS_ProductStrDescriptor+0x34>)
 800c902:	4808      	ldr	r0, [pc, #32]	@ (800c924 <USBD_FS_ProductStrDescriptor+0x38>)
 800c904:	f7ff fdde 	bl	800c4c4 <USBD_GetString>
 800c908:	e004      	b.n	800c914 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c90a:	683a      	ldr	r2, [r7, #0]
 800c90c:	4904      	ldr	r1, [pc, #16]	@ (800c920 <USBD_FS_ProductStrDescriptor+0x34>)
 800c90e:	4805      	ldr	r0, [pc, #20]	@ (800c924 <USBD_FS_ProductStrDescriptor+0x38>)
 800c910:	f7ff fdd8 	bl	800c4c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c914:	4b02      	ldr	r3, [pc, #8]	@ (800c920 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c916:	4618      	mov	r0, r3
 800c918:	3708      	adds	r7, #8
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}
 800c91e:	bf00      	nop
 800c920:	20000fc4 	.word	0x20000fc4
 800c924:	0800d620 	.word	0x0800d620

0800c928 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b082      	sub	sp, #8
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	4603      	mov	r3, r0
 800c930:	6039      	str	r1, [r7, #0]
 800c932:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c934:	683a      	ldr	r2, [r7, #0]
 800c936:	4904      	ldr	r1, [pc, #16]	@ (800c948 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c938:	4804      	ldr	r0, [pc, #16]	@ (800c94c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c93a:	f7ff fdc3 	bl	800c4c4 <USBD_GetString>
  return USBD_StrDesc;
 800c93e:	4b02      	ldr	r3, [pc, #8]	@ (800c948 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c940:	4618      	mov	r0, r3
 800c942:	3708      	adds	r7, #8
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}
 800c948:	20000fc4 	.word	0x20000fc4
 800c94c:	0800d638 	.word	0x0800d638

0800c950 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c950:	b580      	push	{r7, lr}
 800c952:	b082      	sub	sp, #8
 800c954:	af00      	add	r7, sp, #0
 800c956:	4603      	mov	r3, r0
 800c958:	6039      	str	r1, [r7, #0]
 800c95a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	221a      	movs	r2, #26
 800c960:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c962:	f000 f843 	bl	800c9ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c966:	4b02      	ldr	r3, [pc, #8]	@ (800c970 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3708      	adds	r7, #8
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}
 800c970:	200000f4 	.word	0x200000f4

0800c974 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b082      	sub	sp, #8
 800c978:	af00      	add	r7, sp, #0
 800c97a:	4603      	mov	r3, r0
 800c97c:	6039      	str	r1, [r7, #0]
 800c97e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c980:	79fb      	ldrb	r3, [r7, #7]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d105      	bne.n	800c992 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c986:	683a      	ldr	r2, [r7, #0]
 800c988:	4907      	ldr	r1, [pc, #28]	@ (800c9a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c98a:	4808      	ldr	r0, [pc, #32]	@ (800c9ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800c98c:	f7ff fd9a 	bl	800c4c4 <USBD_GetString>
 800c990:	e004      	b.n	800c99c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c992:	683a      	ldr	r2, [r7, #0]
 800c994:	4904      	ldr	r1, [pc, #16]	@ (800c9a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c996:	4805      	ldr	r0, [pc, #20]	@ (800c9ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800c998:	f7ff fd94 	bl	800c4c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c99c:	4b02      	ldr	r3, [pc, #8]	@ (800c9a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3708      	adds	r7, #8
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}
 800c9a6:	bf00      	nop
 800c9a8:	20000fc4 	.word	0x20000fc4
 800c9ac:	0800d64c 	.word	0x0800d64c

0800c9b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b082      	sub	sp, #8
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	6039      	str	r1, [r7, #0]
 800c9ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c9bc:	79fb      	ldrb	r3, [r7, #7]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d105      	bne.n	800c9ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c9c2:	683a      	ldr	r2, [r7, #0]
 800c9c4:	4907      	ldr	r1, [pc, #28]	@ (800c9e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c9c6:	4808      	ldr	r0, [pc, #32]	@ (800c9e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c9c8:	f7ff fd7c 	bl	800c4c4 <USBD_GetString>
 800c9cc:	e004      	b.n	800c9d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c9ce:	683a      	ldr	r2, [r7, #0]
 800c9d0:	4904      	ldr	r1, [pc, #16]	@ (800c9e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c9d2:	4805      	ldr	r0, [pc, #20]	@ (800c9e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c9d4:	f7ff fd76 	bl	800c4c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c9d8:	4b02      	ldr	r3, [pc, #8]	@ (800c9e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3708      	adds	r7, #8
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	bd80      	pop	{r7, pc}
 800c9e2:	bf00      	nop
 800c9e4:	20000fc4 	.word	0x20000fc4
 800c9e8:	0800d658 	.word	0x0800d658

0800c9ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b084      	sub	sp, #16
 800c9f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c9f2:	4b0f      	ldr	r3, [pc, #60]	@ (800ca30 <Get_SerialNum+0x44>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c9f8:	4b0e      	ldr	r3, [pc, #56]	@ (800ca34 <Get_SerialNum+0x48>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c9fe:	4b0e      	ldr	r3, [pc, #56]	@ (800ca38 <Get_SerialNum+0x4c>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ca04:	68fa      	ldr	r2, [r7, #12]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	4413      	add	r3, r2
 800ca0a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d009      	beq.n	800ca26 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ca12:	2208      	movs	r2, #8
 800ca14:	4909      	ldr	r1, [pc, #36]	@ (800ca3c <Get_SerialNum+0x50>)
 800ca16:	68f8      	ldr	r0, [r7, #12]
 800ca18:	f000 f814 	bl	800ca44 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ca1c:	2204      	movs	r2, #4
 800ca1e:	4908      	ldr	r1, [pc, #32]	@ (800ca40 <Get_SerialNum+0x54>)
 800ca20:	68b8      	ldr	r0, [r7, #8]
 800ca22:	f000 f80f 	bl	800ca44 <IntToUnicode>
  }
}
 800ca26:	bf00      	nop
 800ca28:	3710      	adds	r7, #16
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}
 800ca2e:	bf00      	nop
 800ca30:	1fff7a10 	.word	0x1fff7a10
 800ca34:	1fff7a14 	.word	0x1fff7a14
 800ca38:	1fff7a18 	.word	0x1fff7a18
 800ca3c:	200000f6 	.word	0x200000f6
 800ca40:	20000106 	.word	0x20000106

0800ca44 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b087      	sub	sp, #28
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	60f8      	str	r0, [r7, #12]
 800ca4c:	60b9      	str	r1, [r7, #8]
 800ca4e:	4613      	mov	r3, r2
 800ca50:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ca52:	2300      	movs	r3, #0
 800ca54:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ca56:	2300      	movs	r3, #0
 800ca58:	75fb      	strb	r3, [r7, #23]
 800ca5a:	e027      	b.n	800caac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	0f1b      	lsrs	r3, r3, #28
 800ca60:	2b09      	cmp	r3, #9
 800ca62:	d80b      	bhi.n	800ca7c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	0f1b      	lsrs	r3, r3, #28
 800ca68:	b2da      	uxtb	r2, r3
 800ca6a:	7dfb      	ldrb	r3, [r7, #23]
 800ca6c:	005b      	lsls	r3, r3, #1
 800ca6e:	4619      	mov	r1, r3
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	440b      	add	r3, r1
 800ca74:	3230      	adds	r2, #48	@ 0x30
 800ca76:	b2d2      	uxtb	r2, r2
 800ca78:	701a      	strb	r2, [r3, #0]
 800ca7a:	e00a      	b.n	800ca92 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	0f1b      	lsrs	r3, r3, #28
 800ca80:	b2da      	uxtb	r2, r3
 800ca82:	7dfb      	ldrb	r3, [r7, #23]
 800ca84:	005b      	lsls	r3, r3, #1
 800ca86:	4619      	mov	r1, r3
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	440b      	add	r3, r1
 800ca8c:	3237      	adds	r2, #55	@ 0x37
 800ca8e:	b2d2      	uxtb	r2, r2
 800ca90:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	011b      	lsls	r3, r3, #4
 800ca96:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ca98:	7dfb      	ldrb	r3, [r7, #23]
 800ca9a:	005b      	lsls	r3, r3, #1
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	68ba      	ldr	r2, [r7, #8]
 800caa0:	4413      	add	r3, r2
 800caa2:	2200      	movs	r2, #0
 800caa4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800caa6:	7dfb      	ldrb	r3, [r7, #23]
 800caa8:	3301      	adds	r3, #1
 800caaa:	75fb      	strb	r3, [r7, #23]
 800caac:	7dfa      	ldrb	r2, [r7, #23]
 800caae:	79fb      	ldrb	r3, [r7, #7]
 800cab0:	429a      	cmp	r2, r3
 800cab2:	d3d3      	bcc.n	800ca5c <IntToUnicode+0x18>
  }
}
 800cab4:	bf00      	nop
 800cab6:	bf00      	nop
 800cab8:	371c      	adds	r7, #28
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr
	...

0800cac4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b08a      	sub	sp, #40	@ 0x28
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cacc:	f107 0314 	add.w	r3, r7, #20
 800cad0:	2200      	movs	r2, #0
 800cad2:	601a      	str	r2, [r3, #0]
 800cad4:	605a      	str	r2, [r3, #4]
 800cad6:	609a      	str	r2, [r3, #8]
 800cad8:	60da      	str	r2, [r3, #12]
 800cada:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cae4:	d13a      	bne.n	800cb5c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cae6:	2300      	movs	r3, #0
 800cae8:	613b      	str	r3, [r7, #16]
 800caea:	4b1e      	ldr	r3, [pc, #120]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800caec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800caee:	4a1d      	ldr	r2, [pc, #116]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800caf0:	f043 0301 	orr.w	r3, r3, #1
 800caf4:	6313      	str	r3, [r2, #48]	@ 0x30
 800caf6:	4b1b      	ldr	r3, [pc, #108]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800caf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cafa:	f003 0301 	and.w	r3, r3, #1
 800cafe:	613b      	str	r3, [r7, #16]
 800cb00:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800cb02:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800cb06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb08:	2302      	movs	r3, #2
 800cb0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb10:	2303      	movs	r3, #3
 800cb12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cb14:	230a      	movs	r3, #10
 800cb16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb18:	f107 0314 	add.w	r3, r7, #20
 800cb1c:	4619      	mov	r1, r3
 800cb1e:	4812      	ldr	r0, [pc, #72]	@ (800cb68 <HAL_PCD_MspInit+0xa4>)
 800cb20:	f7f6 fab4 	bl	800308c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cb24:	4b0f      	ldr	r3, [pc, #60]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800cb26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb28:	4a0e      	ldr	r2, [pc, #56]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800cb2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb2e:	6353      	str	r3, [r2, #52]	@ 0x34
 800cb30:	2300      	movs	r3, #0
 800cb32:	60fb      	str	r3, [r7, #12]
 800cb34:	4b0b      	ldr	r3, [pc, #44]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800cb36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb38:	4a0a      	ldr	r2, [pc, #40]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800cb3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cb3e:	6453      	str	r3, [r2, #68]	@ 0x44
 800cb40:	4b08      	ldr	r3, [pc, #32]	@ (800cb64 <HAL_PCD_MspInit+0xa0>)
 800cb42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb48:	60fb      	str	r3, [r7, #12]
 800cb4a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	2100      	movs	r1, #0
 800cb50:	2043      	movs	r0, #67	@ 0x43
 800cb52:	f7f5 fe54 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cb56:	2043      	movs	r0, #67	@ 0x43
 800cb58:	f7f5 fe6d 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cb5c:	bf00      	nop
 800cb5e:	3728      	adds	r7, #40	@ 0x28
 800cb60:	46bd      	mov	sp, r7
 800cb62:	bd80      	pop	{r7, pc}
 800cb64:	40023800 	.word	0x40023800
 800cb68:	40020000 	.word	0x40020000

0800cb6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b082      	sub	sp, #8
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cb80:	4619      	mov	r1, r3
 800cb82:	4610      	mov	r0, r2
 800cb84:	f7fe fb25 	bl	800b1d2 <USBD_LL_SetupStage>
}
 800cb88:	bf00      	nop
 800cb8a:	3708      	adds	r7, #8
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b082      	sub	sp, #8
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cba2:	78fa      	ldrb	r2, [r7, #3]
 800cba4:	6879      	ldr	r1, [r7, #4]
 800cba6:	4613      	mov	r3, r2
 800cba8:	00db      	lsls	r3, r3, #3
 800cbaa:	4413      	add	r3, r2
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	440b      	add	r3, r1
 800cbb0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cbb4:	681a      	ldr	r2, [r3, #0]
 800cbb6:	78fb      	ldrb	r3, [r7, #3]
 800cbb8:	4619      	mov	r1, r3
 800cbba:	f7fe fb5f 	bl	800b27c <USBD_LL_DataOutStage>
}
 800cbbe:	bf00      	nop
 800cbc0:	3708      	adds	r7, #8
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}

0800cbc6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbc6:	b580      	push	{r7, lr}
 800cbc8:	b082      	sub	sp, #8
 800cbca:	af00      	add	r7, sp, #0
 800cbcc:	6078      	str	r0, [r7, #4]
 800cbce:	460b      	mov	r3, r1
 800cbd0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cbd8:	78fa      	ldrb	r2, [r7, #3]
 800cbda:	6879      	ldr	r1, [r7, #4]
 800cbdc:	4613      	mov	r3, r2
 800cbde:	00db      	lsls	r3, r3, #3
 800cbe0:	4413      	add	r3, r2
 800cbe2:	009b      	lsls	r3, r3, #2
 800cbe4:	440b      	add	r3, r1
 800cbe6:	3320      	adds	r3, #32
 800cbe8:	681a      	ldr	r2, [r3, #0]
 800cbea:	78fb      	ldrb	r3, [r7, #3]
 800cbec:	4619      	mov	r1, r3
 800cbee:	f7fe fc01 	bl	800b3f4 <USBD_LL_DataInStage>
}
 800cbf2:	bf00      	nop
 800cbf4:	3708      	adds	r7, #8
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}

0800cbfa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbfa:	b580      	push	{r7, lr}
 800cbfc:	b082      	sub	sp, #8
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7fe fd45 	bl	800b698 <USBD_LL_SOF>
}
 800cc0e:	bf00      	nop
 800cc10:	3708      	adds	r7, #8
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}

0800cc16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc16:	b580      	push	{r7, lr}
 800cc18:	b084      	sub	sp, #16
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	79db      	ldrb	r3, [r3, #7]
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d001      	beq.n	800cc2e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800cc2a:	f7f4 fdfd 	bl	8001828 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc34:	7bfa      	ldrb	r2, [r7, #15]
 800cc36:	4611      	mov	r1, r2
 800cc38:	4618      	mov	r0, r3
 800cc3a:	f7fe fce9 	bl	800b610 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc44:	4618      	mov	r0, r3
 800cc46:	f7fe fc90 	bl	800b56a <USBD_LL_Reset>
}
 800cc4a:	bf00      	nop
 800cc4c:	3710      	adds	r7, #16
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd80      	pop	{r7, pc}
	...

0800cc54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b082      	sub	sp, #8
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc62:	4618      	mov	r0, r3
 800cc64:	f7fe fce4 	bl	800b630 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	687a      	ldr	r2, [r7, #4]
 800cc74:	6812      	ldr	r2, [r2, #0]
 800cc76:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cc7a:	f043 0301 	orr.w	r3, r3, #1
 800cc7e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	7adb      	ldrb	r3, [r3, #11]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d005      	beq.n	800cc94 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cc88:	4b04      	ldr	r3, [pc, #16]	@ (800cc9c <HAL_PCD_SuspendCallback+0x48>)
 800cc8a:	691b      	ldr	r3, [r3, #16]
 800cc8c:	4a03      	ldr	r2, [pc, #12]	@ (800cc9c <HAL_PCD_SuspendCallback+0x48>)
 800cc8e:	f043 0306 	orr.w	r3, r3, #6
 800cc92:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cc94:	bf00      	nop
 800cc96:	3708      	adds	r7, #8
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}
 800cc9c:	e000ed00 	.word	0xe000ed00

0800cca0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b082      	sub	sp, #8
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f7fe fcda 	bl	800b668 <USBD_LL_Resume>
}
 800ccb4:	bf00      	nop
 800ccb6:	3708      	adds	r7, #8
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}

0800ccbc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b082      	sub	sp, #8
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
 800ccc4:	460b      	mov	r3, r1
 800ccc6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccce:	78fa      	ldrb	r2, [r7, #3]
 800ccd0:	4611      	mov	r1, r2
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7fe fd32 	bl	800b73c <USBD_LL_IsoOUTIncomplete>
}
 800ccd8:	bf00      	nop
 800ccda:	3708      	adds	r7, #8
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}

0800cce0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b082      	sub	sp, #8
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
 800cce8:	460b      	mov	r3, r1
 800ccea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccf2:	78fa      	ldrb	r2, [r7, #3]
 800ccf4:	4611      	mov	r1, r2
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f7fe fcee 	bl	800b6d8 <USBD_LL_IsoINIncomplete>
}
 800ccfc:	bf00      	nop
 800ccfe:	3708      	adds	r7, #8
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}

0800cd04 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b082      	sub	sp, #8
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd12:	4618      	mov	r0, r3
 800cd14:	f7fe fd44 	bl	800b7a0 <USBD_LL_DevConnected>
}
 800cd18:	bf00      	nop
 800cd1a:	3708      	adds	r7, #8
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}

0800cd20 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b082      	sub	sp, #8
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f7fe fd41 	bl	800b7b6 <USBD_LL_DevDisconnected>
}
 800cd34:	bf00      	nop
 800cd36:	3708      	adds	r7, #8
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b082      	sub	sp, #8
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	781b      	ldrb	r3, [r3, #0]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d13c      	bne.n	800cdc6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cd4c:	4a20      	ldr	r2, [pc, #128]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	4a1e      	ldr	r2, [pc, #120]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd58:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cd5c:	4b1c      	ldr	r3, [pc, #112]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd5e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800cd62:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800cd64:	4b1a      	ldr	r3, [pc, #104]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd66:	2204      	movs	r2, #4
 800cd68:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800cd6a:	4b19      	ldr	r3, [pc, #100]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd6c:	2202      	movs	r2, #2
 800cd6e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cd70:	4b17      	ldr	r3, [pc, #92]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd72:	2200      	movs	r2, #0
 800cd74:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cd76:	4b16      	ldr	r3, [pc, #88]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd78:	2202      	movs	r2, #2
 800cd7a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800cd7c:	4b14      	ldr	r3, [pc, #80]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd7e:	2200      	movs	r2, #0
 800cd80:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800cd82:	4b13      	ldr	r3, [pc, #76]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd84:	2200      	movs	r2, #0
 800cd86:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800cd88:	4b11      	ldr	r3, [pc, #68]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800cd8e:	4b10      	ldr	r3, [pc, #64]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd90:	2200      	movs	r2, #0
 800cd92:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800cd94:	4b0e      	ldr	r3, [pc, #56]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd96:	2200      	movs	r2, #0
 800cd98:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800cd9a:	480d      	ldr	r0, [pc, #52]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cd9c:	f7f9 f855 	bl	8005e4a <HAL_PCD_Init>
 800cda0:	4603      	mov	r3, r0
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d001      	beq.n	800cdaa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800cda6:	f7f4 fd3f 	bl	8001828 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800cdaa:	2180      	movs	r1, #128	@ 0x80
 800cdac:	4808      	ldr	r0, [pc, #32]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cdae:	f7fa fa82 	bl	80072b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cdb2:	2240      	movs	r2, #64	@ 0x40
 800cdb4:	2100      	movs	r1, #0
 800cdb6:	4806      	ldr	r0, [pc, #24]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cdb8:	f7fa fa36 	bl	8007228 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cdbc:	2280      	movs	r2, #128	@ 0x80
 800cdbe:	2101      	movs	r1, #1
 800cdc0:	4803      	ldr	r0, [pc, #12]	@ (800cdd0 <USBD_LL_Init+0x94>)
 800cdc2:	f7fa fa31 	bl	8007228 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cdc6:	2300      	movs	r3, #0
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3708      	adds	r7, #8
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}
 800cdd0:	200011c4 	.word	0x200011c4

0800cdd4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cddc:	2300      	movs	r3, #0
 800cdde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cde0:	2300      	movs	r3, #0
 800cde2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cdea:	4618      	mov	r0, r3
 800cdec:	f7f9 f93c 	bl	8006068 <HAL_PCD_Start>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdf4:	7bfb      	ldrb	r3, [r7, #15]
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f000 f942 	bl	800d080 <USBD_Get_USB_Status>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce00:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3710      	adds	r7, #16
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}

0800ce0a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ce0a:	b580      	push	{r7, lr}
 800ce0c:	b084      	sub	sp, #16
 800ce0e:	af00      	add	r7, sp, #0
 800ce10:	6078      	str	r0, [r7, #4]
 800ce12:	4608      	mov	r0, r1
 800ce14:	4611      	mov	r1, r2
 800ce16:	461a      	mov	r2, r3
 800ce18:	4603      	mov	r3, r0
 800ce1a:	70fb      	strb	r3, [r7, #3]
 800ce1c:	460b      	mov	r3, r1
 800ce1e:	70bb      	strb	r3, [r7, #2]
 800ce20:	4613      	mov	r3, r2
 800ce22:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce24:	2300      	movs	r3, #0
 800ce26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ce32:	78bb      	ldrb	r3, [r7, #2]
 800ce34:	883a      	ldrh	r2, [r7, #0]
 800ce36:	78f9      	ldrb	r1, [r7, #3]
 800ce38:	f7f9 fe10 	bl	8006a5c <HAL_PCD_EP_Open>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce40:	7bfb      	ldrb	r3, [r7, #15]
 800ce42:	4618      	mov	r0, r3
 800ce44:	f000 f91c 	bl	800d080 <USBD_Get_USB_Status>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3710      	adds	r7, #16
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}

0800ce56 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce56:	b580      	push	{r7, lr}
 800ce58:	b084      	sub	sp, #16
 800ce5a:	af00      	add	r7, sp, #0
 800ce5c:	6078      	str	r0, [r7, #4]
 800ce5e:	460b      	mov	r3, r1
 800ce60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce62:	2300      	movs	r3, #0
 800ce64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce66:	2300      	movs	r3, #0
 800ce68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce70:	78fa      	ldrb	r2, [r7, #3]
 800ce72:	4611      	mov	r1, r2
 800ce74:	4618      	mov	r0, r3
 800ce76:	f7f9 fe5b 	bl	8006b30 <HAL_PCD_EP_Close>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce7e:	7bfb      	ldrb	r3, [r7, #15]
 800ce80:	4618      	mov	r0, r3
 800ce82:	f000 f8fd 	bl	800d080 <USBD_Get_USB_Status>
 800ce86:	4603      	mov	r3, r0
 800ce88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce8a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3710      	adds	r7, #16
 800ce90:	46bd      	mov	sp, r7
 800ce92:	bd80      	pop	{r7, pc}

0800ce94 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b084      	sub	sp, #16
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	460b      	mov	r3, r1
 800ce9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cea0:	2300      	movs	r3, #0
 800cea2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cea4:	2300      	movs	r3, #0
 800cea6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ceae:	78fa      	ldrb	r2, [r7, #3]
 800ceb0:	4611      	mov	r1, r2
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f7f9 ff13 	bl	8006cde <HAL_PCD_EP_SetStall>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cebc:	7bfb      	ldrb	r3, [r7, #15]
 800cebe:	4618      	mov	r0, r3
 800cec0:	f000 f8de 	bl	800d080 <USBD_Get_USB_Status>
 800cec4:	4603      	mov	r3, r0
 800cec6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cec8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	3710      	adds	r7, #16
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd80      	pop	{r7, pc}

0800ced2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ced2:	b580      	push	{r7, lr}
 800ced4:	b084      	sub	sp, #16
 800ced6:	af00      	add	r7, sp, #0
 800ced8:	6078      	str	r0, [r7, #4]
 800ceda:	460b      	mov	r3, r1
 800cedc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cede:	2300      	movs	r3, #0
 800cee0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cee2:	2300      	movs	r3, #0
 800cee4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ceec:	78fa      	ldrb	r2, [r7, #3]
 800ceee:	4611      	mov	r1, r2
 800cef0:	4618      	mov	r0, r3
 800cef2:	f7f9 ff57 	bl	8006da4 <HAL_PCD_EP_ClrStall>
 800cef6:	4603      	mov	r3, r0
 800cef8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cefa:	7bfb      	ldrb	r3, [r7, #15]
 800cefc:	4618      	mov	r0, r3
 800cefe:	f000 f8bf 	bl	800d080 <USBD_Get_USB_Status>
 800cf02:	4603      	mov	r3, r0
 800cf04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf06:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3710      	adds	r7, #16
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}

0800cf10 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf10:	b480      	push	{r7}
 800cf12:	b085      	sub	sp, #20
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
 800cf18:	460b      	mov	r3, r1
 800cf1a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf22:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cf24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	da0b      	bge.n	800cf44 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cf2c:	78fb      	ldrb	r3, [r7, #3]
 800cf2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cf32:	68f9      	ldr	r1, [r7, #12]
 800cf34:	4613      	mov	r3, r2
 800cf36:	00db      	lsls	r3, r3, #3
 800cf38:	4413      	add	r3, r2
 800cf3a:	009b      	lsls	r3, r3, #2
 800cf3c:	440b      	add	r3, r1
 800cf3e:	3316      	adds	r3, #22
 800cf40:	781b      	ldrb	r3, [r3, #0]
 800cf42:	e00b      	b.n	800cf5c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cf44:	78fb      	ldrb	r3, [r7, #3]
 800cf46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cf4a:	68f9      	ldr	r1, [r7, #12]
 800cf4c:	4613      	mov	r3, r2
 800cf4e:	00db      	lsls	r3, r3, #3
 800cf50:	4413      	add	r3, r2
 800cf52:	009b      	lsls	r3, r3, #2
 800cf54:	440b      	add	r3, r1
 800cf56:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800cf5a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	3714      	adds	r7, #20
 800cf60:	46bd      	mov	sp, r7
 800cf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf66:	4770      	bx	lr

0800cf68 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b084      	sub	sp, #16
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
 800cf70:	460b      	mov	r3, r1
 800cf72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf74:	2300      	movs	r3, #0
 800cf76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf78:	2300      	movs	r3, #0
 800cf7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf82:	78fa      	ldrb	r2, [r7, #3]
 800cf84:	4611      	mov	r1, r2
 800cf86:	4618      	mov	r0, r3
 800cf88:	f7f9 fd44 	bl	8006a14 <HAL_PCD_SetAddress>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf90:	7bfb      	ldrb	r3, [r7, #15]
 800cf92:	4618      	mov	r0, r3
 800cf94:	f000 f874 	bl	800d080 <USBD_Get_USB_Status>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf9c:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3710      	adds	r7, #16
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}

0800cfa6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cfa6:	b580      	push	{r7, lr}
 800cfa8:	b086      	sub	sp, #24
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	60f8      	str	r0, [r7, #12]
 800cfae:	607a      	str	r2, [r7, #4]
 800cfb0:	603b      	str	r3, [r7, #0]
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfba:	2300      	movs	r3, #0
 800cfbc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cfc4:	7af9      	ldrb	r1, [r7, #11]
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	687a      	ldr	r2, [r7, #4]
 800cfca:	f7f9 fe4e 	bl	8006c6a <HAL_PCD_EP_Transmit>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfd2:	7dfb      	ldrb	r3, [r7, #23]
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f000 f853 	bl	800d080 <USBD_Get_USB_Status>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cfde:	7dbb      	ldrb	r3, [r7, #22]
}
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	3718      	adds	r7, #24
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	bd80      	pop	{r7, pc}

0800cfe8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b086      	sub	sp, #24
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	60f8      	str	r0, [r7, #12]
 800cff0:	607a      	str	r2, [r7, #4]
 800cff2:	603b      	str	r3, [r7, #0]
 800cff4:	460b      	mov	r3, r1
 800cff6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cff8:	2300      	movs	r3, #0
 800cffa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cffc:	2300      	movs	r3, #0
 800cffe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d006:	7af9      	ldrb	r1, [r7, #11]
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	687a      	ldr	r2, [r7, #4]
 800d00c:	f7f9 fdda 	bl	8006bc4 <HAL_PCD_EP_Receive>
 800d010:	4603      	mov	r3, r0
 800d012:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d014:	7dfb      	ldrb	r3, [r7, #23]
 800d016:	4618      	mov	r0, r3
 800d018:	f000 f832 	bl	800d080 <USBD_Get_USB_Status>
 800d01c:	4603      	mov	r3, r0
 800d01e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d020:	7dbb      	ldrb	r3, [r7, #22]
}
 800d022:	4618      	mov	r0, r3
 800d024:	3718      	adds	r7, #24
 800d026:	46bd      	mov	sp, r7
 800d028:	bd80      	pop	{r7, pc}

0800d02a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d02a:	b580      	push	{r7, lr}
 800d02c:	b082      	sub	sp, #8
 800d02e:	af00      	add	r7, sp, #0
 800d030:	6078      	str	r0, [r7, #4]
 800d032:	460b      	mov	r3, r1
 800d034:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d03c:	78fa      	ldrb	r2, [r7, #3]
 800d03e:	4611      	mov	r1, r2
 800d040:	4618      	mov	r0, r3
 800d042:	f7f9 fdfa 	bl	8006c3a <HAL_PCD_EP_GetRxCount>
 800d046:	4603      	mov	r3, r0
}
 800d048:	4618      	mov	r0, r3
 800d04a:	3708      	adds	r7, #8
 800d04c:	46bd      	mov	sp, r7
 800d04e:	bd80      	pop	{r7, pc}

0800d050 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d050:	b480      	push	{r7}
 800d052:	b083      	sub	sp, #12
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d058:	4b03      	ldr	r3, [pc, #12]	@ (800d068 <USBD_static_malloc+0x18>)
}
 800d05a:	4618      	mov	r0, r3
 800d05c:	370c      	adds	r7, #12
 800d05e:	46bd      	mov	sp, r7
 800d060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d064:	4770      	bx	lr
 800d066:	bf00      	nop
 800d068:	200016a8 	.word	0x200016a8

0800d06c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d06c:	b480      	push	{r7}
 800d06e:	b083      	sub	sp, #12
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]

}
 800d074:	bf00      	nop
 800d076:	370c      	adds	r7, #12
 800d078:	46bd      	mov	sp, r7
 800d07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07e:	4770      	bx	lr

0800d080 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d080:	b480      	push	{r7}
 800d082:	b085      	sub	sp, #20
 800d084:	af00      	add	r7, sp, #0
 800d086:	4603      	mov	r3, r0
 800d088:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d08a:	2300      	movs	r3, #0
 800d08c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d08e:	79fb      	ldrb	r3, [r7, #7]
 800d090:	2b03      	cmp	r3, #3
 800d092:	d817      	bhi.n	800d0c4 <USBD_Get_USB_Status+0x44>
 800d094:	a201      	add	r2, pc, #4	@ (adr r2, 800d09c <USBD_Get_USB_Status+0x1c>)
 800d096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d09a:	bf00      	nop
 800d09c:	0800d0ad 	.word	0x0800d0ad
 800d0a0:	0800d0b3 	.word	0x0800d0b3
 800d0a4:	0800d0b9 	.word	0x0800d0b9
 800d0a8:	0800d0bf 	.word	0x0800d0bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	73fb      	strb	r3, [r7, #15]
    break;
 800d0b0:	e00b      	b.n	800d0ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d0b2:	2303      	movs	r3, #3
 800d0b4:	73fb      	strb	r3, [r7, #15]
    break;
 800d0b6:	e008      	b.n	800d0ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	73fb      	strb	r3, [r7, #15]
    break;
 800d0bc:	e005      	b.n	800d0ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d0be:	2303      	movs	r3, #3
 800d0c0:	73fb      	strb	r3, [r7, #15]
    break;
 800d0c2:	e002      	b.n	800d0ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d0c4:	2303      	movs	r3, #3
 800d0c6:	73fb      	strb	r3, [r7, #15]
    break;
 800d0c8:	bf00      	nop
  }
  return usb_status;
 800d0ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3714      	adds	r7, #20
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr

0800d0d8 <memset>:
 800d0d8:	4402      	add	r2, r0
 800d0da:	4603      	mov	r3, r0
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d100      	bne.n	800d0e2 <memset+0xa>
 800d0e0:	4770      	bx	lr
 800d0e2:	f803 1b01 	strb.w	r1, [r3], #1
 800d0e6:	e7f9      	b.n	800d0dc <memset+0x4>

0800d0e8 <__libc_init_array>:
 800d0e8:	b570      	push	{r4, r5, r6, lr}
 800d0ea:	4d0d      	ldr	r5, [pc, #52]	@ (800d120 <__libc_init_array+0x38>)
 800d0ec:	4c0d      	ldr	r4, [pc, #52]	@ (800d124 <__libc_init_array+0x3c>)
 800d0ee:	1b64      	subs	r4, r4, r5
 800d0f0:	10a4      	asrs	r4, r4, #2
 800d0f2:	2600      	movs	r6, #0
 800d0f4:	42a6      	cmp	r6, r4
 800d0f6:	d109      	bne.n	800d10c <__libc_init_array+0x24>
 800d0f8:	4d0b      	ldr	r5, [pc, #44]	@ (800d128 <__libc_init_array+0x40>)
 800d0fa:	4c0c      	ldr	r4, [pc, #48]	@ (800d12c <__libc_init_array+0x44>)
 800d0fc:	f000 fa84 	bl	800d608 <_init>
 800d100:	1b64      	subs	r4, r4, r5
 800d102:	10a4      	asrs	r4, r4, #2
 800d104:	2600      	movs	r6, #0
 800d106:	42a6      	cmp	r6, r4
 800d108:	d105      	bne.n	800d116 <__libc_init_array+0x2e>
 800d10a:	bd70      	pop	{r4, r5, r6, pc}
 800d10c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d110:	4798      	blx	r3
 800d112:	3601      	adds	r6, #1
 800d114:	e7ee      	b.n	800d0f4 <__libc_init_array+0xc>
 800d116:	f855 3b04 	ldr.w	r3, [r5], #4
 800d11a:	4798      	blx	r3
 800d11c:	3601      	adds	r6, #1
 800d11e:	e7f2      	b.n	800d106 <__libc_init_array+0x1e>
 800d120:	0800d700 	.word	0x0800d700
 800d124:	0800d700 	.word	0x0800d700
 800d128:	0800d700 	.word	0x0800d700
 800d12c:	0800d704 	.word	0x0800d704

0800d130 <atan2>:
 800d130:	f000 b802 	b.w	800d138 <__ieee754_atan2>
 800d134:	0000      	movs	r0, r0
	...

0800d138 <__ieee754_atan2>:
 800d138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d13c:	ec57 6b11 	vmov	r6, r7, d1
 800d140:	4273      	negs	r3, r6
 800d142:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800d2c0 <__ieee754_atan2+0x188>
 800d146:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800d14a:	4333      	orrs	r3, r6
 800d14c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d150:	4543      	cmp	r3, r8
 800d152:	ec51 0b10 	vmov	r0, r1, d0
 800d156:	4635      	mov	r5, r6
 800d158:	d809      	bhi.n	800d16e <__ieee754_atan2+0x36>
 800d15a:	4244      	negs	r4, r0
 800d15c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d160:	4304      	orrs	r4, r0
 800d162:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d166:	4544      	cmp	r4, r8
 800d168:	468e      	mov	lr, r1
 800d16a:	4681      	mov	r9, r0
 800d16c:	d907      	bls.n	800d17e <__ieee754_atan2+0x46>
 800d16e:	4632      	mov	r2, r6
 800d170:	463b      	mov	r3, r7
 800d172:	f7f3 f837 	bl	80001e4 <__adddf3>
 800d176:	ec41 0b10 	vmov	d0, r0, r1
 800d17a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d17e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800d182:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800d186:	4334      	orrs	r4, r6
 800d188:	d103      	bne.n	800d192 <__ieee754_atan2+0x5a>
 800d18a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d18e:	f000 b89b 	b.w	800d2c8 <atan>
 800d192:	17bc      	asrs	r4, r7, #30
 800d194:	f004 0402 	and.w	r4, r4, #2
 800d198:	ea53 0909 	orrs.w	r9, r3, r9
 800d19c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d1a0:	d107      	bne.n	800d1b2 <__ieee754_atan2+0x7a>
 800d1a2:	2c02      	cmp	r4, #2
 800d1a4:	d05f      	beq.n	800d266 <__ieee754_atan2+0x12e>
 800d1a6:	2c03      	cmp	r4, #3
 800d1a8:	d1e5      	bne.n	800d176 <__ieee754_atan2+0x3e>
 800d1aa:	a143      	add	r1, pc, #268	@ (adr r1, 800d2b8 <__ieee754_atan2+0x180>)
 800d1ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1b0:	e7e1      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d1b2:	4315      	orrs	r5, r2
 800d1b4:	d106      	bne.n	800d1c4 <__ieee754_atan2+0x8c>
 800d1b6:	f1be 0f00 	cmp.w	lr, #0
 800d1ba:	db5f      	blt.n	800d27c <__ieee754_atan2+0x144>
 800d1bc:	a136      	add	r1, pc, #216	@ (adr r1, 800d298 <__ieee754_atan2+0x160>)
 800d1be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1c2:	e7d8      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d1c4:	4542      	cmp	r2, r8
 800d1c6:	d10f      	bne.n	800d1e8 <__ieee754_atan2+0xb0>
 800d1c8:	4293      	cmp	r3, r2
 800d1ca:	f104 34ff 	add.w	r4, r4, #4294967295
 800d1ce:	d107      	bne.n	800d1e0 <__ieee754_atan2+0xa8>
 800d1d0:	2c02      	cmp	r4, #2
 800d1d2:	d84c      	bhi.n	800d26e <__ieee754_atan2+0x136>
 800d1d4:	4b36      	ldr	r3, [pc, #216]	@ (800d2b0 <__ieee754_atan2+0x178>)
 800d1d6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d1da:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d1de:	e7ca      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d1e0:	2c02      	cmp	r4, #2
 800d1e2:	d848      	bhi.n	800d276 <__ieee754_atan2+0x13e>
 800d1e4:	4b33      	ldr	r3, [pc, #204]	@ (800d2b4 <__ieee754_atan2+0x17c>)
 800d1e6:	e7f6      	b.n	800d1d6 <__ieee754_atan2+0x9e>
 800d1e8:	4543      	cmp	r3, r8
 800d1ea:	d0e4      	beq.n	800d1b6 <__ieee754_atan2+0x7e>
 800d1ec:	1a9b      	subs	r3, r3, r2
 800d1ee:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800d1f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d1f6:	da1e      	bge.n	800d236 <__ieee754_atan2+0xfe>
 800d1f8:	2f00      	cmp	r7, #0
 800d1fa:	da01      	bge.n	800d200 <__ieee754_atan2+0xc8>
 800d1fc:	323c      	adds	r2, #60	@ 0x3c
 800d1fe:	db1e      	blt.n	800d23e <__ieee754_atan2+0x106>
 800d200:	4632      	mov	r2, r6
 800d202:	463b      	mov	r3, r7
 800d204:	f7f3 face 	bl	80007a4 <__aeabi_ddiv>
 800d208:	ec41 0b10 	vmov	d0, r0, r1
 800d20c:	f000 f9f4 	bl	800d5f8 <fabs>
 800d210:	f000 f85a 	bl	800d2c8 <atan>
 800d214:	ec51 0b10 	vmov	r0, r1, d0
 800d218:	2c01      	cmp	r4, #1
 800d21a:	d013      	beq.n	800d244 <__ieee754_atan2+0x10c>
 800d21c:	2c02      	cmp	r4, #2
 800d21e:	d015      	beq.n	800d24c <__ieee754_atan2+0x114>
 800d220:	2c00      	cmp	r4, #0
 800d222:	d0a8      	beq.n	800d176 <__ieee754_atan2+0x3e>
 800d224:	a318      	add	r3, pc, #96	@ (adr r3, 800d288 <__ieee754_atan2+0x150>)
 800d226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22a:	f7f2 ffd9 	bl	80001e0 <__aeabi_dsub>
 800d22e:	a318      	add	r3, pc, #96	@ (adr r3, 800d290 <__ieee754_atan2+0x158>)
 800d230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d234:	e014      	b.n	800d260 <__ieee754_atan2+0x128>
 800d236:	a118      	add	r1, pc, #96	@ (adr r1, 800d298 <__ieee754_atan2+0x160>)
 800d238:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d23c:	e7ec      	b.n	800d218 <__ieee754_atan2+0xe0>
 800d23e:	2000      	movs	r0, #0
 800d240:	2100      	movs	r1, #0
 800d242:	e7e9      	b.n	800d218 <__ieee754_atan2+0xe0>
 800d244:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d248:	4619      	mov	r1, r3
 800d24a:	e794      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d24c:	a30e      	add	r3, pc, #56	@ (adr r3, 800d288 <__ieee754_atan2+0x150>)
 800d24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d252:	f7f2 ffc5 	bl	80001e0 <__aeabi_dsub>
 800d256:	4602      	mov	r2, r0
 800d258:	460b      	mov	r3, r1
 800d25a:	a10d      	add	r1, pc, #52	@ (adr r1, 800d290 <__ieee754_atan2+0x158>)
 800d25c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d260:	f7f2 ffbe 	bl	80001e0 <__aeabi_dsub>
 800d264:	e787      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d266:	a10a      	add	r1, pc, #40	@ (adr r1, 800d290 <__ieee754_atan2+0x158>)
 800d268:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d26c:	e783      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d26e:	a10c      	add	r1, pc, #48	@ (adr r1, 800d2a0 <__ieee754_atan2+0x168>)
 800d270:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d274:	e77f      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d276:	2000      	movs	r0, #0
 800d278:	2100      	movs	r1, #0
 800d27a:	e77c      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d27c:	a10a      	add	r1, pc, #40	@ (adr r1, 800d2a8 <__ieee754_atan2+0x170>)
 800d27e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d282:	e778      	b.n	800d176 <__ieee754_atan2+0x3e>
 800d284:	f3af 8000 	nop.w
 800d288:	33145c07 	.word	0x33145c07
 800d28c:	3ca1a626 	.word	0x3ca1a626
 800d290:	54442d18 	.word	0x54442d18
 800d294:	400921fb 	.word	0x400921fb
 800d298:	54442d18 	.word	0x54442d18
 800d29c:	3ff921fb 	.word	0x3ff921fb
 800d2a0:	54442d18 	.word	0x54442d18
 800d2a4:	3fe921fb 	.word	0x3fe921fb
 800d2a8:	54442d18 	.word	0x54442d18
 800d2ac:	bff921fb 	.word	0xbff921fb
 800d2b0:	0800d6a0 	.word	0x0800d6a0
 800d2b4:	0800d688 	.word	0x0800d688
 800d2b8:	54442d18 	.word	0x54442d18
 800d2bc:	c00921fb 	.word	0xc00921fb
 800d2c0:	7ff00000 	.word	0x7ff00000
 800d2c4:	00000000 	.word	0x00000000

0800d2c8 <atan>:
 800d2c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2cc:	ec55 4b10 	vmov	r4, r5, d0
 800d2d0:	4bbf      	ldr	r3, [pc, #764]	@ (800d5d0 <atan+0x308>)
 800d2d2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d2d6:	429e      	cmp	r6, r3
 800d2d8:	46ab      	mov	fp, r5
 800d2da:	d918      	bls.n	800d30e <atan+0x46>
 800d2dc:	4bbd      	ldr	r3, [pc, #756]	@ (800d5d4 <atan+0x30c>)
 800d2de:	429e      	cmp	r6, r3
 800d2e0:	d801      	bhi.n	800d2e6 <atan+0x1e>
 800d2e2:	d109      	bne.n	800d2f8 <atan+0x30>
 800d2e4:	b144      	cbz	r4, 800d2f8 <atan+0x30>
 800d2e6:	4622      	mov	r2, r4
 800d2e8:	462b      	mov	r3, r5
 800d2ea:	4620      	mov	r0, r4
 800d2ec:	4629      	mov	r1, r5
 800d2ee:	f7f2 ff79 	bl	80001e4 <__adddf3>
 800d2f2:	4604      	mov	r4, r0
 800d2f4:	460d      	mov	r5, r1
 800d2f6:	e006      	b.n	800d306 <atan+0x3e>
 800d2f8:	f1bb 0f00 	cmp.w	fp, #0
 800d2fc:	f340 812b 	ble.w	800d556 <atan+0x28e>
 800d300:	a597      	add	r5, pc, #604	@ (adr r5, 800d560 <atan+0x298>)
 800d302:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d306:	ec45 4b10 	vmov	d0, r4, r5
 800d30a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d30e:	4bb2      	ldr	r3, [pc, #712]	@ (800d5d8 <atan+0x310>)
 800d310:	429e      	cmp	r6, r3
 800d312:	d813      	bhi.n	800d33c <atan+0x74>
 800d314:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d318:	429e      	cmp	r6, r3
 800d31a:	d80c      	bhi.n	800d336 <atan+0x6e>
 800d31c:	a392      	add	r3, pc, #584	@ (adr r3, 800d568 <atan+0x2a0>)
 800d31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d322:	4620      	mov	r0, r4
 800d324:	4629      	mov	r1, r5
 800d326:	f7f2 ff5d 	bl	80001e4 <__adddf3>
 800d32a:	4bac      	ldr	r3, [pc, #688]	@ (800d5dc <atan+0x314>)
 800d32c:	2200      	movs	r2, #0
 800d32e:	f7f3 fb9f 	bl	8000a70 <__aeabi_dcmpgt>
 800d332:	2800      	cmp	r0, #0
 800d334:	d1e7      	bne.n	800d306 <atan+0x3e>
 800d336:	f04f 3aff 	mov.w	sl, #4294967295
 800d33a:	e029      	b.n	800d390 <atan+0xc8>
 800d33c:	f000 f95c 	bl	800d5f8 <fabs>
 800d340:	4ba7      	ldr	r3, [pc, #668]	@ (800d5e0 <atan+0x318>)
 800d342:	429e      	cmp	r6, r3
 800d344:	ec55 4b10 	vmov	r4, r5, d0
 800d348:	f200 80bc 	bhi.w	800d4c4 <atan+0x1fc>
 800d34c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d350:	429e      	cmp	r6, r3
 800d352:	f200 809e 	bhi.w	800d492 <atan+0x1ca>
 800d356:	4622      	mov	r2, r4
 800d358:	462b      	mov	r3, r5
 800d35a:	4620      	mov	r0, r4
 800d35c:	4629      	mov	r1, r5
 800d35e:	f7f2 ff41 	bl	80001e4 <__adddf3>
 800d362:	4b9e      	ldr	r3, [pc, #632]	@ (800d5dc <atan+0x314>)
 800d364:	2200      	movs	r2, #0
 800d366:	f7f2 ff3b 	bl	80001e0 <__aeabi_dsub>
 800d36a:	2200      	movs	r2, #0
 800d36c:	4606      	mov	r6, r0
 800d36e:	460f      	mov	r7, r1
 800d370:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d374:	4620      	mov	r0, r4
 800d376:	4629      	mov	r1, r5
 800d378:	f7f2 ff34 	bl	80001e4 <__adddf3>
 800d37c:	4602      	mov	r2, r0
 800d37e:	460b      	mov	r3, r1
 800d380:	4630      	mov	r0, r6
 800d382:	4639      	mov	r1, r7
 800d384:	f7f3 fa0e 	bl	80007a4 <__aeabi_ddiv>
 800d388:	f04f 0a00 	mov.w	sl, #0
 800d38c:	4604      	mov	r4, r0
 800d38e:	460d      	mov	r5, r1
 800d390:	4622      	mov	r2, r4
 800d392:	462b      	mov	r3, r5
 800d394:	4620      	mov	r0, r4
 800d396:	4629      	mov	r1, r5
 800d398:	f7f3 f8da 	bl	8000550 <__aeabi_dmul>
 800d39c:	4602      	mov	r2, r0
 800d39e:	460b      	mov	r3, r1
 800d3a0:	4680      	mov	r8, r0
 800d3a2:	4689      	mov	r9, r1
 800d3a4:	f7f3 f8d4 	bl	8000550 <__aeabi_dmul>
 800d3a8:	a371      	add	r3, pc, #452	@ (adr r3, 800d570 <atan+0x2a8>)
 800d3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ae:	4606      	mov	r6, r0
 800d3b0:	460f      	mov	r7, r1
 800d3b2:	f7f3 f8cd 	bl	8000550 <__aeabi_dmul>
 800d3b6:	a370      	add	r3, pc, #448	@ (adr r3, 800d578 <atan+0x2b0>)
 800d3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3bc:	f7f2 ff12 	bl	80001e4 <__adddf3>
 800d3c0:	4632      	mov	r2, r6
 800d3c2:	463b      	mov	r3, r7
 800d3c4:	f7f3 f8c4 	bl	8000550 <__aeabi_dmul>
 800d3c8:	a36d      	add	r3, pc, #436	@ (adr r3, 800d580 <atan+0x2b8>)
 800d3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ce:	f7f2 ff09 	bl	80001e4 <__adddf3>
 800d3d2:	4632      	mov	r2, r6
 800d3d4:	463b      	mov	r3, r7
 800d3d6:	f7f3 f8bb 	bl	8000550 <__aeabi_dmul>
 800d3da:	a36b      	add	r3, pc, #428	@ (adr r3, 800d588 <atan+0x2c0>)
 800d3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e0:	f7f2 ff00 	bl	80001e4 <__adddf3>
 800d3e4:	4632      	mov	r2, r6
 800d3e6:	463b      	mov	r3, r7
 800d3e8:	f7f3 f8b2 	bl	8000550 <__aeabi_dmul>
 800d3ec:	a368      	add	r3, pc, #416	@ (adr r3, 800d590 <atan+0x2c8>)
 800d3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f2:	f7f2 fef7 	bl	80001e4 <__adddf3>
 800d3f6:	4632      	mov	r2, r6
 800d3f8:	463b      	mov	r3, r7
 800d3fa:	f7f3 f8a9 	bl	8000550 <__aeabi_dmul>
 800d3fe:	a366      	add	r3, pc, #408	@ (adr r3, 800d598 <atan+0x2d0>)
 800d400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d404:	f7f2 feee 	bl	80001e4 <__adddf3>
 800d408:	4642      	mov	r2, r8
 800d40a:	464b      	mov	r3, r9
 800d40c:	f7f3 f8a0 	bl	8000550 <__aeabi_dmul>
 800d410:	a363      	add	r3, pc, #396	@ (adr r3, 800d5a0 <atan+0x2d8>)
 800d412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d416:	4680      	mov	r8, r0
 800d418:	4689      	mov	r9, r1
 800d41a:	4630      	mov	r0, r6
 800d41c:	4639      	mov	r1, r7
 800d41e:	f7f3 f897 	bl	8000550 <__aeabi_dmul>
 800d422:	a361      	add	r3, pc, #388	@ (adr r3, 800d5a8 <atan+0x2e0>)
 800d424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d428:	f7f2 feda 	bl	80001e0 <__aeabi_dsub>
 800d42c:	4632      	mov	r2, r6
 800d42e:	463b      	mov	r3, r7
 800d430:	f7f3 f88e 	bl	8000550 <__aeabi_dmul>
 800d434:	a35e      	add	r3, pc, #376	@ (adr r3, 800d5b0 <atan+0x2e8>)
 800d436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43a:	f7f2 fed1 	bl	80001e0 <__aeabi_dsub>
 800d43e:	4632      	mov	r2, r6
 800d440:	463b      	mov	r3, r7
 800d442:	f7f3 f885 	bl	8000550 <__aeabi_dmul>
 800d446:	a35c      	add	r3, pc, #368	@ (adr r3, 800d5b8 <atan+0x2f0>)
 800d448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44c:	f7f2 fec8 	bl	80001e0 <__aeabi_dsub>
 800d450:	4632      	mov	r2, r6
 800d452:	463b      	mov	r3, r7
 800d454:	f7f3 f87c 	bl	8000550 <__aeabi_dmul>
 800d458:	a359      	add	r3, pc, #356	@ (adr r3, 800d5c0 <atan+0x2f8>)
 800d45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d45e:	f7f2 febf 	bl	80001e0 <__aeabi_dsub>
 800d462:	4632      	mov	r2, r6
 800d464:	463b      	mov	r3, r7
 800d466:	f7f3 f873 	bl	8000550 <__aeabi_dmul>
 800d46a:	4602      	mov	r2, r0
 800d46c:	460b      	mov	r3, r1
 800d46e:	4640      	mov	r0, r8
 800d470:	4649      	mov	r1, r9
 800d472:	f7f2 feb7 	bl	80001e4 <__adddf3>
 800d476:	4622      	mov	r2, r4
 800d478:	462b      	mov	r3, r5
 800d47a:	f7f3 f869 	bl	8000550 <__aeabi_dmul>
 800d47e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d482:	4602      	mov	r2, r0
 800d484:	460b      	mov	r3, r1
 800d486:	d148      	bne.n	800d51a <atan+0x252>
 800d488:	4620      	mov	r0, r4
 800d48a:	4629      	mov	r1, r5
 800d48c:	f7f2 fea8 	bl	80001e0 <__aeabi_dsub>
 800d490:	e72f      	b.n	800d2f2 <atan+0x2a>
 800d492:	4b52      	ldr	r3, [pc, #328]	@ (800d5dc <atan+0x314>)
 800d494:	2200      	movs	r2, #0
 800d496:	4620      	mov	r0, r4
 800d498:	4629      	mov	r1, r5
 800d49a:	f7f2 fea1 	bl	80001e0 <__aeabi_dsub>
 800d49e:	4b4f      	ldr	r3, [pc, #316]	@ (800d5dc <atan+0x314>)
 800d4a0:	4606      	mov	r6, r0
 800d4a2:	460f      	mov	r7, r1
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	4620      	mov	r0, r4
 800d4a8:	4629      	mov	r1, r5
 800d4aa:	f7f2 fe9b 	bl	80001e4 <__adddf3>
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	4630      	mov	r0, r6
 800d4b4:	4639      	mov	r1, r7
 800d4b6:	f7f3 f975 	bl	80007a4 <__aeabi_ddiv>
 800d4ba:	f04f 0a01 	mov.w	sl, #1
 800d4be:	4604      	mov	r4, r0
 800d4c0:	460d      	mov	r5, r1
 800d4c2:	e765      	b.n	800d390 <atan+0xc8>
 800d4c4:	4b47      	ldr	r3, [pc, #284]	@ (800d5e4 <atan+0x31c>)
 800d4c6:	429e      	cmp	r6, r3
 800d4c8:	d21c      	bcs.n	800d504 <atan+0x23c>
 800d4ca:	4b47      	ldr	r3, [pc, #284]	@ (800d5e8 <atan+0x320>)
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	4620      	mov	r0, r4
 800d4d0:	4629      	mov	r1, r5
 800d4d2:	f7f2 fe85 	bl	80001e0 <__aeabi_dsub>
 800d4d6:	4b44      	ldr	r3, [pc, #272]	@ (800d5e8 <atan+0x320>)
 800d4d8:	4606      	mov	r6, r0
 800d4da:	460f      	mov	r7, r1
 800d4dc:	2200      	movs	r2, #0
 800d4de:	4620      	mov	r0, r4
 800d4e0:	4629      	mov	r1, r5
 800d4e2:	f7f3 f835 	bl	8000550 <__aeabi_dmul>
 800d4e6:	4b3d      	ldr	r3, [pc, #244]	@ (800d5dc <atan+0x314>)
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	f7f2 fe7b 	bl	80001e4 <__adddf3>
 800d4ee:	4602      	mov	r2, r0
 800d4f0:	460b      	mov	r3, r1
 800d4f2:	4630      	mov	r0, r6
 800d4f4:	4639      	mov	r1, r7
 800d4f6:	f7f3 f955 	bl	80007a4 <__aeabi_ddiv>
 800d4fa:	f04f 0a02 	mov.w	sl, #2
 800d4fe:	4604      	mov	r4, r0
 800d500:	460d      	mov	r5, r1
 800d502:	e745      	b.n	800d390 <atan+0xc8>
 800d504:	4622      	mov	r2, r4
 800d506:	462b      	mov	r3, r5
 800d508:	4938      	ldr	r1, [pc, #224]	@ (800d5ec <atan+0x324>)
 800d50a:	2000      	movs	r0, #0
 800d50c:	f7f3 f94a 	bl	80007a4 <__aeabi_ddiv>
 800d510:	f04f 0a03 	mov.w	sl, #3
 800d514:	4604      	mov	r4, r0
 800d516:	460d      	mov	r5, r1
 800d518:	e73a      	b.n	800d390 <atan+0xc8>
 800d51a:	4b35      	ldr	r3, [pc, #212]	@ (800d5f0 <atan+0x328>)
 800d51c:	4e35      	ldr	r6, [pc, #212]	@ (800d5f4 <atan+0x32c>)
 800d51e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d526:	f7f2 fe5b 	bl	80001e0 <__aeabi_dsub>
 800d52a:	4622      	mov	r2, r4
 800d52c:	462b      	mov	r3, r5
 800d52e:	f7f2 fe57 	bl	80001e0 <__aeabi_dsub>
 800d532:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d536:	4602      	mov	r2, r0
 800d538:	460b      	mov	r3, r1
 800d53a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d53e:	f7f2 fe4f 	bl	80001e0 <__aeabi_dsub>
 800d542:	f1bb 0f00 	cmp.w	fp, #0
 800d546:	4604      	mov	r4, r0
 800d548:	460d      	mov	r5, r1
 800d54a:	f6bf aedc 	bge.w	800d306 <atan+0x3e>
 800d54e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d552:	461d      	mov	r5, r3
 800d554:	e6d7      	b.n	800d306 <atan+0x3e>
 800d556:	a51c      	add	r5, pc, #112	@ (adr r5, 800d5c8 <atan+0x300>)
 800d558:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d55c:	e6d3      	b.n	800d306 <atan+0x3e>
 800d55e:	bf00      	nop
 800d560:	54442d18 	.word	0x54442d18
 800d564:	3ff921fb 	.word	0x3ff921fb
 800d568:	8800759c 	.word	0x8800759c
 800d56c:	7e37e43c 	.word	0x7e37e43c
 800d570:	e322da11 	.word	0xe322da11
 800d574:	3f90ad3a 	.word	0x3f90ad3a
 800d578:	24760deb 	.word	0x24760deb
 800d57c:	3fa97b4b 	.word	0x3fa97b4b
 800d580:	a0d03d51 	.word	0xa0d03d51
 800d584:	3fb10d66 	.word	0x3fb10d66
 800d588:	c54c206e 	.word	0xc54c206e
 800d58c:	3fb745cd 	.word	0x3fb745cd
 800d590:	920083ff 	.word	0x920083ff
 800d594:	3fc24924 	.word	0x3fc24924
 800d598:	5555550d 	.word	0x5555550d
 800d59c:	3fd55555 	.word	0x3fd55555
 800d5a0:	2c6a6c2f 	.word	0x2c6a6c2f
 800d5a4:	bfa2b444 	.word	0xbfa2b444
 800d5a8:	52defd9a 	.word	0x52defd9a
 800d5ac:	3fadde2d 	.word	0x3fadde2d
 800d5b0:	af749a6d 	.word	0xaf749a6d
 800d5b4:	3fb3b0f2 	.word	0x3fb3b0f2
 800d5b8:	fe231671 	.word	0xfe231671
 800d5bc:	3fbc71c6 	.word	0x3fbc71c6
 800d5c0:	9998ebc4 	.word	0x9998ebc4
 800d5c4:	3fc99999 	.word	0x3fc99999
 800d5c8:	54442d18 	.word	0x54442d18
 800d5cc:	bff921fb 	.word	0xbff921fb
 800d5d0:	440fffff 	.word	0x440fffff
 800d5d4:	7ff00000 	.word	0x7ff00000
 800d5d8:	3fdbffff 	.word	0x3fdbffff
 800d5dc:	3ff00000 	.word	0x3ff00000
 800d5e0:	3ff2ffff 	.word	0x3ff2ffff
 800d5e4:	40038000 	.word	0x40038000
 800d5e8:	3ff80000 	.word	0x3ff80000
 800d5ec:	bff00000 	.word	0xbff00000
 800d5f0:	0800d6b8 	.word	0x0800d6b8
 800d5f4:	0800d6d8 	.word	0x0800d6d8

0800d5f8 <fabs>:
 800d5f8:	ec51 0b10 	vmov	r0, r1, d0
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d602:	ec43 2b10 	vmov	d0, r2, r3
 800d606:	4770      	bx	lr

0800d608 <_init>:
 800d608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d60a:	bf00      	nop
 800d60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d60e:	bc08      	pop	{r3}
 800d610:	469e      	mov	lr, r3
 800d612:	4770      	bx	lr

0800d614 <_fini>:
 800d614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d616:	bf00      	nop
 800d618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d61a:	bc08      	pop	{r3}
 800d61c:	469e      	mov	lr, r3
 800d61e:	4770      	bx	lr
