{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721162833725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721162833726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 17:47:13 2024 " "Processing started: Tue Jul 16 17:47:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721162833726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721162833726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calc -c calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off calc -c calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721162833727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721162833900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc-behav " "Found design unit 1: calc-behav" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834259 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162834259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg6-behav " "Found design unit 1: reg6-behav" {  } { { "reg6.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/reg6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834260 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "reg6.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/reg6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162834260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_6b-behavioral " "Found design unit 1: mux2x1_6b-behavioral" {  } { { "mux2x1_6b.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/mux2x1_6b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834261 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_6b " "Found entity 1: mux2x1_6b" {  } { { "mux2x1_6b.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/mux2x1_6b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162834261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behavioral " "Found design unit 1: somador-behavioral" {  } { { "somador.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834261 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/somador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721162834261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721162834261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calc " "Elaborating entity \"calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721162834372 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "a 5 6 calc.vhd(51) " "VHDL Incomplete Partial Association warning at calc.vhd(51): port or argument \"a\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 51 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834387 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 5 6 calc.vhd(51) " "VHDL Incomplete Partial Association warning at calc.vhd(51): port or argument \"b\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 51 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834387 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "d 5 6 calc.vhd(51) " "VHDL Incomplete Partial Association warning at calc.vhd(51): port or argument \"d\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 51 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834387 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "a 5 6 calc.vhd(52) " "VHDL Incomplete Partial Association warning at calc.vhd(52): port or argument \"a\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 52 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834388 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 5 6 calc.vhd(52) " "VHDL Incomplete Partial Association warning at calc.vhd(52): port or argument \"b\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 52 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834388 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "d 5 6 calc.vhd(52) " "VHDL Incomplete Partial Association warning at calc.vhd(52): port or argument \"d\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 52 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834388 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "a 5 6 calc.vhd(53) " "VHDL Incomplete Partial Association warning at calc.vhd(53): port or argument \"a\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 53 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834389 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 5 6 calc.vhd(53) " "VHDL Incomplete Partial Association warning at calc.vhd(53): port or argument \"b\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 53 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834389 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "d 5 6 calc.vhd(53) " "VHDL Incomplete Partial Association warning at calc.vhd(53): port or argument \"d\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 53 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834389 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "a 5 6 calc.vhd(54) " "VHDL Incomplete Partial Association warning at calc.vhd(54): port or argument \"a\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 54 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834389 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 5 6 calc.vhd(54) " "VHDL Incomplete Partial Association warning at calc.vhd(54): port or argument \"b\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 54 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834389 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "d 5 6 calc.vhd(54) " "VHDL Incomplete Partial Association warning at calc.vhd(54): port or argument \"d\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 54 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834389 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "a 5 6 calc.vhd(55) " "VHDL Incomplete Partial Association warning at calc.vhd(55): port or argument \"a\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 55 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834390 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 5 6 calc.vhd(55) " "VHDL Incomplete Partial Association warning at calc.vhd(55): port or argument \"b\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 55 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834390 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "d 5 6 calc.vhd(55) " "VHDL Incomplete Partial Association warning at calc.vhd(55): port or argument \"d\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 55 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834390 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "a 5 6 calc.vhd(56) " "VHDL Incomplete Partial Association warning at calc.vhd(56): port or argument \"a\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 56 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834390 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 5 6 calc.vhd(56) " "VHDL Incomplete Partial Association warning at calc.vhd(56): port or argument \"b\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 56 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834391 "|calc"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "d 5 6 calc.vhd(56) " "VHDL Incomplete Partial Association warning at calc.vhd(56): port or argument \"d\" has 5/6 unassociated elements" {  } { { "calc.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 56 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1721162834391 "|calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_6b mux2x1_6b:m0 " "Elaborating entity \"mux2x1_6b\" for hierarchy \"mux2x1_6b:m0\"" {  } { { "calc.vhd" "m0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721162834504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:u0 " "Elaborating entity \"somador\" for hierarchy \"somador:u0\"" {  } { { "calc.vhd" "u0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721162834516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 reg6:r0 " "Elaborating entity \"reg6\" for hierarchy \"reg6:r0\"" {  } { { "calc.vhd" "r0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/calc2/calc.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721162834522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721162835546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721162835546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721162836383 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721162836383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721162836383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721162836383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721162836397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 17:47:16 2024 " "Processing ended: Tue Jul 16 17:47:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721162836397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721162836397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721162836397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721162836397 ""}
