
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 8.1.02 EDK_I.20.4
* DO NOT EDIT.
*
* Copyright (c) 2005 Xilinx, Inc.  All rights reserved. 
* 
* Description: Driver parameters
*
*******************************************************************/

#define XPAR_PLB_V46_PPC405_0_BASEADDR 0x000000D0
#define XPAR_PLB_V46_PPC405_0_HIGHADDR 0x000000D7
#define XPAR_PLB_V46_0_BASEADDR 0x000000C0
#define XPAR_PLB_V46_0_HIGHADDR 0x000000C7
#define XPAR_VGA_DCR_BASEADDR 0x00000080
#define XPAR_VGA_DCR_HIGHADDR 0x00000081

/******************************************************************/

#define XPAR_PLB_BRAM_IF_CNTLR_0_BASEADDR 0xFFFF0000
#define XPAR_PLB_BRAM_IF_CNTLR_0_HIGHADDR 0xFFFFFFFF

/******************************************************************/

#define XPAR_XDDR_NUM_INSTANCES 1
#define XPAR_DDR_SDRAM_32MX64_ECC_BASEADDR 0xFFFFFFFF
#define XPAR_DDR_SDRAM_32MX64_ECC_HIGHADDR 0x00000000
#define XPAR_DDR_SDRAM_32MX64_DEVICE_ID 0
#define XPAR_DDR_SDRAM_32MX64_INCLUDE_ECC_INTR 0

/******************************************************************/

#define XPAR_DDR_SDRAM_32MX64_MEM0_BASEADDR 0x00000000
#define XPAR_DDR_SDRAM_32MX64_MEM0_HIGHADDR 0x1FFFFFFF

/******************************************************************/

#define XPAR_XEMAC_NUM_INSTANCES 1
#define XPAR_ETHERNET_MAC_BASEADDR 0xD0000000
#define XPAR_ETHERNET_MAC_HIGHADDR 0xD000FFFF
#define XPAR_ETHERNET_MAC_DEVICE_ID 0
#define XPAR_ETHERNET_MAC_ERR_COUNT_EXIST 1
#define XPAR_ETHERNET_MAC_DMA_PRESENT 1
#define XPAR_ETHERNET_MAC_MII_EXIST 1

/******************************************************************/

#define XPAR_XOPBARB_NUM_INSTANCES 1
#define XPAR_OPB_V20_0_BASEADDR 0xFFFFFFFF
#define XPAR_OPB_V20_0_HIGHADDR 0x00000000
#define XPAR_OPB_V20_0_DEVICE_ID 0
#define XPAR_OPB_V20_0_NUM_MASTERS 2

/******************************************************************/

#define XPAR_XUARTNS550_NUM_INSTANCES 2
#define XPAR_XUARTNS550_CLOCK_HZ 100000000
#define XPAR_RS232_UART_0_BASEADDR 0xE0000000
#define XPAR_RS232_UART_0_HIGHADDR 0xE0001FFF
#define XPAR_RS232_UART_0_DEVICE_ID 0
#define XPAR_RS232_UART_1_BASEADDR 0xE0002000
#define XPAR_RS232_UART_1_HIGHADDR 0xE0003FFF
#define XPAR_RS232_UART_1_DEVICE_ID 1

/******************************************************************/

#define XPAR_XGPIO_NUM_INSTANCES 2
#define XPAR_LCD_OPTIONAL_BASEADDR 0xE0010000
#define XPAR_LCD_OPTIONAL_HIGHADDR 0xE00101FF
#define XPAR_LCD_OPTIONAL_DEVICE_ID 0
#define XPAR_LCD_OPTIONAL_INTERRUPT_PRESENT 0
#define XPAR_LCD_OPTIONAL_IS_DUAL 0
#define XPAR_LEDS_8BIT_BASEADDR 0xE0010200
#define XPAR_LEDS_8BIT_HIGHADDR 0xE00103FF
#define XPAR_LEDS_8BIT_DEVICE_ID 1
#define XPAR_LEDS_8BIT_INTERRUPT_PRESENT 0
#define XPAR_LEDS_8BIT_IS_DUAL 0

/******************************************************************/

#define XPAR_XIIC_NUM_INSTANCES 1
#define XPAR_IIC_BUS_BASEADDR 0xE0020000
#define XPAR_IIC_BUS_HIGHADDR 0xE00201FF
#define XPAR_IIC_BUS_DEVICE_ID 0
#define XPAR_IIC_BUS_TEN_BIT_ADR 0
#define XPAR_IIC_BUS_GPO_WIDTH 1

/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 12
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
#define XPAR_XINTC_NUM_INSTANCES 1
#define XPAR_OPB_INTC_0_BASEADDR 0xE0020200
#define XPAR_OPB_INTC_0_HIGHADDR 0xE002021F
#define XPAR_OPB_INTC_0_DEVICE_ID 0
#define XPAR_OPB_INTC_0_KIND_OF_INTR 0x00000000

/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0xE0020200
#define XPAR_INTC_SINGLE_HIGHADDR 0xE002021F
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID
#define XPAR_RS232_UART_0_IP2INTC_IRPT_MASK 0X000001
#define XPAR_OPB_INTC_0_RS232_UART_0_IP2INTC_IRPT_INTR 0
#define XPAR_RS232_UART_1_IP2INTC_IRPT_MASK 0X000002
#define XPAR_OPB_INTC_0_RS232_UART_1_IP2INTC_IRPT_INTR 1
#define XPAR_IIC_BUS_IP2INTC_IRPT_MASK 0X000004
#define XPAR_OPB_INTC_0_IIC_BUS_IP2INTC_IRPT_INTR 2
#define XPAR_SYSACE_COMPACTFLASH_SYSACE_IRQ_MASK 0X000008
#define XPAR_OPB_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR 3
#define XPAR_SPI_EEPROM_IP2INTC_IRPT_MASK 0X000010
#define XPAR_OPB_INTC_0_SPI_EEPROM_IP2INTC_IRPT_INTR 4
#define XPAR_ETHERNET_MAC_IP2INTC_IRPT_MASK 0X000020
#define XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR 5
#define XPAR_SYSTEM_PCI_SBR_INT_MASK 0X000040
#define XPAR_OPB_INTC_0_SYSTEM_PCI_SBR_INT_INTR 6
#define XPAR_SYSTEM_PCI_INTD_MASK 0X000080
#define XPAR_OPB_INTC_0_SYSTEM_PCI_INTD_INTR 7
#define XPAR_SYSTEM_PCI_INTC_MASK 0X000100
#define XPAR_OPB_INTC_0_SYSTEM_PCI_INTC_INTR 8
#define XPAR_SYSTEM_PCI_INTB_MASK 0X000200
#define XPAR_OPB_INTC_0_SYSTEM_PCI_INTB_INTR 9
#define XPAR_SYSTEM_PCI_INTA_MASK 0X000400
#define XPAR_OPB_INTC_0_SYSTEM_PCI_INTA_INTR 10
#define XPAR_OPB_PCI_1_IP2INTC_IRPT_MASK 0X000800
#define XPAR_OPB_INTC_0_OPB_PCI_1_IP2INTC_IRPT_INTR 11

/******************************************************************/

#define XPAR_XPCI_NUM_INSTANCES 1
#define XPAR_OPB_PCI_1_DEVICE_ID 0
#define XPAR_OPB_PCI_1_BASEADDR 0xEC000000
#define XPAR_OPB_PCI_1_HIGHADDR 0xEC0001FF
#define XPAR_OPB_PCI_1_PCIBAR_0 0X00000000
#define XPAR_OPB_PCI_1_PCIBAR_LEN_0 27
#define XPAR_OPB_PCI_1_PCIBAR2IPIFBAR_0 0X00000000
#define XPAR_OPB_PCI_1_PCIBAR_ENDIAN_TRANSLATE_EN_0 0
#define XPAR_OPB_PCI_1_PCI_PREFETCH_0 1
#define XPAR_OPB_PCI_1_PCI_SPACETYPE_0 1
#define XPAR_OPB_PCI_1_PCIBAR_1 0xffffffff
#define XPAR_OPB_PCI_1_PCIBAR_LEN_1 20
#define XPAR_OPB_PCI_1_PCIBAR2IPIFBAR_1 0x00000000
#define XPAR_OPB_PCI_1_PCIBAR_ENDIAN_TRANSLATE_EN_1 0
#define XPAR_OPB_PCI_1_PCI_PREFETCH_1 1
#define XPAR_OPB_PCI_1_PCI_SPACETYPE_1 1
#define XPAR_OPB_PCI_1_PCIBAR_2 0xffffffff
#define XPAR_OPB_PCI_1_PCIBAR_LEN_2 20
#define XPAR_OPB_PCI_1_PCIBAR2IPIFBAR_2 0x00000000
#define XPAR_OPB_PCI_1_PCIBAR_ENDIAN_TRANSLATE_EN_2 0
#define XPAR_OPB_PCI_1_PCI_PREFETCH_2 1
#define XPAR_OPB_PCI_1_PCI_SPACETYPE_2 1
#define XPAR_OPB_PCI_1_IPIFBAR_0 0X20000000
#define XPAR_OPB_PCI_1_IPIF_HIGHADDR_0 0X2FFFFFFF
#define XPAR_OPB_PCI_1_IPIFBAR2PCIBAR_0 0X20000000
#define XPAR_OPB_PCI_1_IPIFBAR_ENDIAN_TRANSLATE_EN_0 0
#define XPAR_OPB_PCI_1_IPIF_PREFETCH_0 1
#define XPAR_OPB_PCI_1_IPIF_SPACETYPE_0 1
#define XPAR_OPB_PCI_1_IPIFBAR_1 0X30000000
#define XPAR_OPB_PCI_1_IPIF_HIGHADDR_1 0X37FFFFFF
#define XPAR_OPB_PCI_1_IPIFBAR2PCIBAR_1 0X30000000
#define XPAR_OPB_PCI_1_IPIFBAR_ENDIAN_TRANSLATE_EN_1 0
#define XPAR_OPB_PCI_1_IPIF_PREFETCH_1 1
#define XPAR_OPB_PCI_1_IPIF_SPACETYPE_1 1
#define XPAR_OPB_PCI_1_IPIFBAR_2 0X38000000
#define XPAR_OPB_PCI_1_IPIF_HIGHADDR_2 0X3BFFFFFF
#define XPAR_OPB_PCI_1_IPIFBAR2PCIBAR_2 0X00000000
#define XPAR_OPB_PCI_1_IPIFBAR_ENDIAN_TRANSLATE_EN_2 0
#define XPAR_OPB_PCI_1_IPIF_PREFETCH_2 1
#define XPAR_OPB_PCI_1_IPIF_SPACETYPE_2 0
#define XPAR_OPB_PCI_1_IPIFBAR_3 0X3E000000
#define XPAR_OPB_PCI_1_IPIF_HIGHADDR_3 0X3E000FFF
#define XPAR_OPB_PCI_1_IPIFBAR2PCIBAR_3 0X70000000
#define XPAR_OPB_PCI_1_IPIFBAR_ENDIAN_TRANSLATE_EN_3 0
#define XPAR_OPB_PCI_1_IPIF_PREFETCH_3 1
#define XPAR_OPB_PCI_1_IPIF_SPACETYPE_3 1
#define XPAR_OPB_PCI_1_IPIFBAR_4 0xffffffff
#define XPAR_OPB_PCI_1_IPIF_HIGHADDR_4 0x00000000
#define XPAR_OPB_PCI_1_IPIFBAR2PCIBAR_4 0xffffffff
#define XPAR_OPB_PCI_1_IPIFBAR_ENDIAN_TRANSLATE_EN_4 0
#define XPAR_OPB_PCI_1_IPIF_PREFETCH_4 1
#define XPAR_OPB_PCI_1_IPIF_SPACETYPE_4 1
#define XPAR_OPB_PCI_1_IPIFBAR_5 0xffffffff
#define XPAR_OPB_PCI_1_IPIF_HIGHADDR_5 0x00000000
#define XPAR_OPB_PCI_1_IPIFBAR2PCIBAR_5 0xffffffff
#define XPAR_OPB_PCI_1_IPIFBAR_ENDIAN_TRANSLATE_EN_5 0
#define XPAR_OPB_PCI_1_IPIF_PREFETCH_5 1
#define XPAR_OPB_PCI_1_IPIF_SPACETYPE_5 1
#define XPAR_OPB_PCI_1_DMA_BASEADDR 0xED000000
#define XPAR_OPB_PCI_1_DMA_HIGHADDR 0xED00007F
#define XPAR_OPB_PCI_1_DMA_CHAN_TYPE 0
#define XPAR_OPB_PCI_1_DMA_LENGTH_WIDTH 13
#define XPAR_OPB_PCI_1_BRIDGE_IDSEL_ADDR_BIT 16
#define XPAR_OPB_PCI_1_IPIFBAR_NUM 4
#define XPAR_OPB_PCI_1_INCLUDE_BAROFFSET_REG 0
#define XPAR_OPB_PCI_1_INCLUDE_DEVNUM_REG 0

/******************************************************************/

#define XPAR_XSPI_NUM_INSTANCES 1
#define XPAR_SPI_EEPROM_BASEADDR 0xE0030000
#define XPAR_SPI_EEPROM_HIGHADDR 0xE003007F
#define XPAR_SPI_EEPROM_DEVICE_ID 0
#define XPAR_SPI_EEPROM_FIFO_EXIST 1
#define XPAR_SPI_EEPROM_SPI_SLAVE_ONLY 0
#define XPAR_SPI_EEPROM_NUM_SS_BITS 1

/******************************************************************/

#define XPAR_XSYSACE_MEM_WIDTH 16
#define XPAR_XSYSACE_NUM_INSTANCES 1
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0xE0030100
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0xE003017F
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 16

/******************************************************************/

#define XPAR_CPU_PPC440_CORE_CLOCK_FREQ_HZ 781250

/******************************************************************/


/******************************************************************/

/* Linux Redefines */

/******************************************************************/

#define XPAR_UARTNS550_0_BASEADDR (XPAR_RS232_UART_0_BASEADDR+0x1000)
#define XPAR_UARTNS550_0_HIGHADDR XPAR_RS232_UART_0_HIGHADDR
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_XUARTNS550_CLOCK_HZ
#define XPAR_UARTNS550_0_DEVICE_ID XPAR_RS232_UART_0_DEVICE_ID
#define XPAR_UARTNS550_1_BASEADDR (XPAR_RS232_UART_1_BASEADDR+0x1000)
#define XPAR_UARTNS550_1_HIGHADDR XPAR_RS232_UART_1_HIGHADDR
#define XPAR_UARTNS550_1_CLOCK_FREQ_HZ XPAR_XUARTNS550_CLOCK_HZ
#define XPAR_UARTNS550_1_DEVICE_ID XPAR_RS232_UART_1_DEVICE_ID

/******************************************************************/

#define XPAR_INTC_0_BASEADDR XPAR_OPB_INTC_0_BASEADDR
#define XPAR_INTC_0_HIGHADDR XPAR_OPB_INTC_0_HIGHADDR
#define XPAR_INTC_0_KIND_OF_INTR XPAR_OPB_INTC_0_KIND_OF_INTR
#define XPAR_INTC_0_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID

/******************************************************************/

#define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_OPB_INTC_0_RS232_UART_0_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_1_VEC_ID XPAR_OPB_INTC_0_RS232_UART_1_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_OPB_INTC_0_IIC_BUS_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_OPB_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR
#define XPAR_INTC_0_SPI_0_VEC_ID XPAR_OPB_INTC_0_SPI_EEPROM_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_EMAC_0_VEC_ID XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_PCI_0_VEC_ID_A XPAR_OPB_INTC_0_OPB_PCI_1_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_PCI_0_VEC_ID_B XPAR_OPB_INTC_0_OPB_PCI_1_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_PCI_0_VEC_ID_C XPAR_OPB_INTC_0_OPB_PCI_1_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_PCI_0_VEC_ID_D XPAR_OPB_INTC_0_OPB_PCI_1_IP2INTC_IRPT_INTR

/******************************************************************/

#define XPAR_PLB_CLOCK_FREQ_HZ 100000000
#define XPAR_CORE_CLOCK_FREQ_HZ XPAR_CPU_PPC440_CORE_CLOCK_FREQ_HZ
#define XPAR_DDR_0_SIZE 0x04000000

/******************************************************************/

#define XPAR_PCI_0_CLOCK_FREQ_HZ    0

/******************************************************************/


