# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:35 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:24:35 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:35 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:24:36 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:36 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:24:36 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:36 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:24:36 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:36 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:24:36 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:36 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:24:36 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:36 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:24:36 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:37 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:24:37 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:37 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:24:37 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:37 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:24:37 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:38 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:24:38 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:38 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:24:39 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:39 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:24:39 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:39 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:24:39 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:39 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:24:39 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:39 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:24:39 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:40 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:24:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:40 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:24:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:40 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:24:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:40 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:24:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:40 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:24:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:40 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:24:41 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:41 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:24:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:41 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:24:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:41 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU
# 	CameronCPU_testbench
# End time: 18:24:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:41 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:24:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:41 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:24:42 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:42 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:24:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:42 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# ** Error: ./EX_stage.sv(10): (vlog-2730) Undefined variable: 'flags'.
# ** Error (suppressible): ./EX_stage.sv(13): (vlog-2388) 'flags' already declared in this scope (EX_stage).
# End time: 18:24:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX_stage.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:21 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:25:21 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:21 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:25:21 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:21 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:25:22 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:22 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:25:22 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:22 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:25:22 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:22 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:25:22 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:22 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:25:22 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:23 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:25:23 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:23 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:25:23 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:23 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:25:23 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:23 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:25:23 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:23 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:25:24 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:24 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:25:24 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:24 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:25:24 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:24 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:25:24 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:24 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:25:24 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:24 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:25:25 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:25 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:25:25 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:25 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:25:25 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:25 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:25:25 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:25 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:25:26 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:26 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:25:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:26 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:25:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:26 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:25:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:26 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU
# 	CameronCPU_testbench
# End time: 18:25:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:26 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:25:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:27 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:25:27 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:27 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:25:27 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:27 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:25:27 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:27 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:25:27 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:28 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:25:28 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:28 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:25:28 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:25:29 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfthw7g78".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthw7g78
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
add wave -position end  sim:/CameronCPU_testbench/dut/pc/PCout
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:32:12 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:12 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:32:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:32:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:32:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:32:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:32:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:32:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:32:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:14 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:15 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:15 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:15 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:15 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:15 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:15 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:15 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:32:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:16 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:32:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:16 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 18:32:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:16 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:32:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:16 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:32:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:16 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:32:17 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:32:17 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:32:17 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:32:17 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:32:17 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:32:19 on Dec 01,2020, Elapsed time: 0:06:50
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:32:19 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# ** Error: (vsim-3033) ./CameronCPU.sv(145): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# ** Error: (vsim-3033) ./CameronCPU.sv(202): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Loading work.EX_stage
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'EX_stage' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# ** Error: (vsim-3033) ./CameronCPU.sv(249): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Loading work.MEM_stage
# Loading work.datamem
# ** Error: (vsim-3033) ./CameronCPU.sv(292): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:33:29 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:33:29 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:33:29 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:33:30 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:33:30 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:33:30 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:33:30 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:33:31 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:33:31 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:33:31 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:33:31 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:33:31 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:33:32 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:33:32 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:33:32 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:33:32 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:33:33 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:33:33 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:33:33 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:33:33 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:33:33 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:33:34 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:33:34 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:33:34 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 18:33:34 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:33:34 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:33:35 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:33:35 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:33:35 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:33:35 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:33:35 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:33:36 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:32:19 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# ** Error: (vsim-3033) ./CameronCPU.sv(145): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# ** Error: (vsim-3033) ./CameronCPU.sv(202): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# ** Error: (vsim-3033) ./CameronCPU.sv(249): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Loading work.MEM_stage
# Loading work.datamem
# ** Error: (vsim-3033) ./CameronCPU.sv(292): Instantiation of 'pipeline_registers' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut File: ./CameronCPU.sv
#         Searched libraries:
#             C:/Users/wutzk/Desktop/EE469_Labs/Lab4/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 43
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:15 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:34:16 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:16 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:34:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:16 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:34:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:16 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:34:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:16 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:34:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:17 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:34:17 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:17 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:34:17 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:17 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:34:18 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:18 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:34:18 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:18 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:34:18 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:18 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:34:19 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:19 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:34:19 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:19 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:34:19 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:20 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:34:20 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:20 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:34:20 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:21 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:34:21 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:21 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:34:21 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:22 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:34:22 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:22 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:34:22 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:22 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:34:22 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:22 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:34:23 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:23 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:34:23 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:23 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:34:23 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:23 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:34:23 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:23 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 18:34:24 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:24 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:34:25 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:25 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:34:25 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:25 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:34:25 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:26 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:34:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:26 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:34:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:26 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:34:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:26 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:34:26 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:26 on Dec 01,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 18:34:27 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:32:19 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DaRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/ALUinRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DbRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/ALUoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/MOVoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/negativeEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/zeroEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/overflowEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/carry_outEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/cbzFlagEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(286): Variable '/CameronCPU_testbench/dut/wrBoutMEM', driven via a port connection, is multiply driven. See ./CameronCPU.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/memStage File: ./MEM_stage.sv
# ** Warning: Design size of 11099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft5bv7t5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5bv7t5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
add wave -position end  sim:/CameronCPU_testbench/dut/ALUout
add wave -position end  sim:/CameronCPU_testbench/dut/ALUoutEX
add wave -position end  sim:/CameronCPU_testbench/dut/ALUoutMEM
add wave -position end  sim:/CameronCPU_testbench/dut/ALUoutRF
add wave -position end  sim:/CameronCPU_testbench/dut/ALUoutWB
add wave -position end  sim:/CameronCPU_testbench/dut/Da
add wave -position end  sim:/CameronCPU_testbench/dut/DaEX
add wave -position end  sim:/CameronCPU_testbench/dut/DaMEM
add wave -position end  sim:/CameronCPU_testbench/dut/DaRF
add wave -position end  sim:/CameronCPU_testbench/dut/DaWB
add wave -position end  sim:/CameronCPU_testbench/dut/ALUin
add wave -position end  sim:/CameronCPU_testbench/dut/ALUinEX
add wave -position end  sim:/CameronCPU_testbench/dut/ALUinMEM
add wave -position end  sim:/CameronCPU_testbench/dut/ALUinRF
add wave -position end  sim:/CameronCPU_testbench/dut/ALUinWB
add wave -position 2  sim:/CameronCPU_testbench/dut/ifStage/pc/PCout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test1.do
add wave -position end  sim:/CameronCPU_testbench/dut/Dw
add wave -position end  sim:/CameronCPU_testbench/dut/DwEX
add wave -position end  sim:/CameronCPU_testbench/dut/DwMEM
add wave -position end  sim:/CameronCPU_testbench/dut/DwRF
add wave -position end  sim:/CameronCPU_testbench/dut/DwWB
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test1.do
add wave -position end  sim:/CameronCPU_testbench/dut/rfStage/imm12
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test1.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:39:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:39:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:39:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:39:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:39:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:39:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:39:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:39:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:39:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:39:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:45 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:45 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:45 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:45 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:45 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:45 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:45 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:39:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:46 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:39:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:46 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:39:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:46 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:39:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:46 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:39:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:46 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:39:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:46 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:39:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:46 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 18:39:47 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:47 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:39:47 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:47 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:39:47 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:48 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:39:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:48 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:39:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:48 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:39:49 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:49 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:39:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:49 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:39:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:49 on Dec 01,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 18:39:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:39:50 on Dec 01,2020, Elapsed time: 0:07:31
# Errors: 9, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:39:51 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DaRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/ALUinRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DbRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/ALUoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/MOVoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/negativeEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/zeroEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/overflowEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/carry_outEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/cbzFlagEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(286): Variable '/CameronCPU_testbench/dut/wrBoutMEM', driven via a port connection, is multiply driven. See ./CameronCPU.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/memStage File: ./MEM_stage.sv
# ** Warning: Design size of 11099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftvrj3hq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvrj3hq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test1.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:11 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:54:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:11 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:54:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:11 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:54:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:11 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:54:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:11 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:54:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:11 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:54:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:12 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:54:12 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:12 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:54:12 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:12 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:54:12 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:12 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:54:12 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:12 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:54:13 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:54:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:54:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:54:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:54:13 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:13 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:54:14 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:14 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:54:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:14 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:54:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:14 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:54:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:14 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:54:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:14 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:54:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:14 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:54:14 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:14 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:54:15 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:15 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:54:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:15 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 18:54:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:15 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:54:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:15 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:54:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:15 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:54:15 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:15 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:54:16 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:16 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:54:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:16 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:54:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:16 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:54:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:16 on Dec 01,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 18:54:16 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:54:19 on Dec 01,2020, Elapsed time: 0:14:28
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:54:19 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DaRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/ALUinRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DbRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/ALUoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/MOVoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/negativeEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/zeroEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/overflowEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/carry_outEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/cbzFlagEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(286): Variable '/CameronCPU_testbench/dut/wrBoutMEM', driven via a port connection, is multiply driven. See ./CameronCPU.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/memStage File: ./MEM_stage.sv
# ** Warning: Design size of 11099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft5ifh33".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5ifh33
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab4/wave_test1.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:40 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:57:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:40 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:57:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:40 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:57:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:40 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:57:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:40 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:57:40 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:41 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:57:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:41 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:57:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:41 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:57:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:41 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:57:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:41 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:57:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:41 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:57:41 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:41 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:57:42 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:42 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:57:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:42 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:57:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:42 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:57:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:42 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:57:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:42 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:57:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:42 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:57:43 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:43 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:57:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:43 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:57:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:43 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:57:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:43 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:57:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:43 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:57:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:43 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:57:44 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:44 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 18:57:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:44 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:57:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:44 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:57:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:44 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:57:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:44 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:57:45 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:45 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:57:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:45 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:57:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:45 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:57:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:45 on Dec 01,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 18:57:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:57:48 on Dec 01,2020, Elapsed time: 0:03:29
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:57:48 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DaRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/ALUinRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DbRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/ALUoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/MOVoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/negativeEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/zeroEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/overflowEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/carry_outEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/cbzFlagEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(286): Variable '/CameronCPU_testbench/dut/wrBoutMEM', driven via a port connection, is multiply driven. See ./CameronCPU.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/memStage File: ./MEM_stage.sv
# ** Warning: Design size of 11099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfta1vmbs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta1vmbs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:06 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 18:58:06 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:06 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 18:58:06 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:06 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:58:07 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:07 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:58:07 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:07 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:58:07 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:07 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 18:58:07 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:07 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 18:58:07 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:07 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 18:58:07 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:07 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 18:58:07 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:08 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 18:58:08 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:08 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 18:58:08 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:08 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:58:08 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:08 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:58:08 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:08 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:58:08 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:08 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 18:58:09 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:09 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:58:09 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:09 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:58:09 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:09 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:58:09 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:09 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 18:58:09 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:09 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 18:58:09 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:09 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:58:09 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:09 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 18:58:10 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:10 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 18:58:10 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:10 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 18:58:10 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:10 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 18:58:10 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:10 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 18:58:10 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:10 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 18:58:10 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:10 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 18:58:10 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:11 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 18:58:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:11 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 18:58:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:11 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 18:58:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:11 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 18:58:11 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:11 on Dec 01,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 18:58:12 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:58:15 on Dec 01,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 18:58:15 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DaRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/ALUinRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(193): Variable '/CameronCPU_testbench/dut/DbRF', driven via a port connection, is multiply driven. See ./CameronCPU.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage File: ./RF_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/ALUoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/MOVoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/negativeEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/zeroEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/overflowEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/carry_outEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/cbzFlagEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(286): Variable '/CameronCPU_testbench/dut/wrBoutMEM', driven via a port connection, is multiply driven. See ./CameronCPU.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/memStage File: ./MEM_stage.sv
# ** Warning: Design size of 11099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftzgiwmh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzgiwmh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:47 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:05:48 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:48 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:05:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:48 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:05:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:48 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:05:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:48 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:05:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:48 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:05:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:48 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:05:48 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:48 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:05:49 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:05:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 19:05:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 19:05:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 19:05:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 19:05:49 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 19:05:50 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 19:05:50 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:05:50 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:05:50 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:05:50 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 19:05:50 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 19:05:50 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:05:51 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:51 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 19:05:51 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:51 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 19:05:51 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:51 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 19:05:51 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:51 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 19:05:51 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:51 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 19:05:51 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:51 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 19:05:51 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:52 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 19:05:52 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:52 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 19:05:52 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:52 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 19:05:52 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:52 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 19:05:52 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:52 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 19:05:52 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:52 on Dec 01,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 19:05:53 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:06:03 on Dec 01,2020, Elapsed time: 0:07:48
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 19:06:03 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/ALUoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/MOVoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/negativeEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/zeroEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/overflowEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/carry_outEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/cbzFlagEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(286): Variable '/CameronCPU_testbench/dut/wrBoutMEM', driven via a port connection, is multiply driven. See ./CameronCPU.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/memStage File: ./MEM_stage.sv
# ** Warning: Design size of 11099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfts0sic5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts0sic5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:42 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:06:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:42 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:06:43 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:06:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:06:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:06:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:06:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:06:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:06:43 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:43 on Dec 01,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:06:44 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 19:06:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 19:06:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 19:06:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 19:06:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 19:06:44 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:44 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 19:06:45 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:45 on Dec 01,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:06:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:45 on Dec 01,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:06:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:45 on Dec 01,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:06:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:45 on Dec 01,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 19:06:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:45 on Dec 01,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 19:06:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:45 on Dec 01,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:06:45 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:45 on Dec 01,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 19:06:46 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:46 on Dec 01,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 19:06:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:46 on Dec 01,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 19:06:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:46 on Dec 01,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 19:06:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:46 on Dec 01,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 19:06:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:46 on Dec 01,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 19:06:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:46 on Dec 01,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 19:06:46 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:46 on Dec 01,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 19:06:47 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:47 on Dec 01,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 19:06:47 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:47 on Dec 01,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 19:06:47 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:47 on Dec 01,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 19:06:47 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:47 on Dec 01,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 19:06:47 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:51 on Dec 01,2020, Elapsed time: 0:00:48
# Errors: 0, Warnings: 11
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 19:06:51 on Dec 01,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/ALUoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/MOVoutEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/negativeEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/zeroEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/overflowEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/carry_outEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(240): Variable '/CameronCPU_testbench/dut/cbzFlagEX', driven via a port connection, is multiply driven. See ./CameronCPU.sv(202).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/exStage File: ./EX_stage.sv
# ** Warning: (vsim-3839) ./CameronCPU.sv(286): Variable '/CameronCPU_testbench/dut/wrBoutMEM', driven via a port connection, is multiply driven. See ./CameronCPU.sv(249).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/memStage File: ./MEM_stage.sv
# ** Warning: Design size of 11099 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfth8myzy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth8myzy
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(346)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 346
