<!--
**JacoboJin/JacoboJin** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

<div align="center">
  
  <!-- dynamic typing effect -->
  <div>
    <a href="https://blog.sunguoqi.com/">
      <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&pause=1000&width=435&lines=console.log(%22Hello%2C%20World%22);Have a Nice Day!&center=true&size=27" />
    </a>
  </div>

  <!-- knock code pictures -->
  <picture>
    <source media="(prefers-color-scheme: dark)" srcset="https://cdn.jsdelivr.net/gh/sun0225SUN/sun0225SUN/assets/images/coding.gif" />
    <source media="(prefers-color-scheme: light)" srcset="https://cdn.jsdelivr.net/gh/sun0225SUN/sun0225SUN/assets/images/developer.svg" height="225px" />
    <img src="https://cdn.jsdelivr.net/gh/sun0225SUN/sun0225SUN/assets/images/coding.gif" />
  </picture>

  <!-- for beauty -->
  <div>&nbsp;</div>

</div>

# Hey! Nice to meet you here ðŸ‘‹

**Welcome to my Github Page!**

I'm Jayce, Digital IC designer from China, currently living in Shanghai.

- ðŸ”­ Iâ€™m currently working on lowpower and digital IC design.
- ðŸŒ± Iâ€™m currently learning low power tech and cpu architecture.
- ðŸ˜„ Hobbies: ðŸ“·Photography / ðŸŽ¶Music / ðŸ¸Badminton
- ðŸ“« How to reach me: jayce_jin_ch@outlook.com
- --> to be continued.



### Things I Code with
<!-- Code SHIELDS -->
![Verilog][Verilog-shield]
![SystemVerilog][SystemVerilog-shield]
![Python][python-shield]
![C/C++][C/C++-shield]
![Matlab][Matlab-shield]

### Github Stats
![Jacobo's GitHub stats](https://github-readme-stats.vercel.app/api?username=JacoboJin)

<!-- links -->
[Verilog-shield]:https://img.shields.io/badge/Verilog-blue?style=for-the-bage&color=blue
[SystemVerilog-shield]:https://img.shields.io/badge/SystemVerilog-purple?style=for-the-bage&color=purple
[Python-shield]:https://img.shields.io/badge/Python-orange?style=for-the-bage&color=orange
[C/C++-shield]:https://img.shields.io/badge/C%2FC%2B%2B-red?style=for-the-bage&logoColor=red&color=red
[Matlab-shield]:https://img.shields.io/badge/Matlab-pink?style=for-the-bage
