vendor_name = ModelSim
source_file = 1, C:/Users/USER/Documents/quartus/test FPGA/uart_tx.v
source_file = 1, C:/Users/USER/Documents/quartus/test FPGA/uart_rx.v
source_file = 1, C:/Users/USER/Documents/quartus/test FPGA/invert_uart_transceiver_test.v
source_file = 1, C:/Users/USER/Documents/quartus/test FPGA/tb_invert_uart_transceiver_test.v
source_file = 1, C:/Users/USER/Documents/quartus/test FPGA/binary_to_7seg.v
source_file = 1, C:/Users/USER/Documents/quartus/test FPGA/db/UART_test.cbx.xml
design_name = invert_uart_transceiver_test
instance = comp, \txd~output , txd~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[0]~output , rx_data[0]~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[1]~output , rx_data[1]~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[2]~output , rx_data[2]~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[3]~output , rx_data[3]~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[4]~output , rx_data[4]~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[5]~output , rx_data[5]~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[6]~output , rx_data[6]~output, invert_uart_transceiver_test, 1
instance = comp, \rx_data[7]~output , rx_data[7]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[0]~output , leds[0]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[1]~output , leds[1]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[2]~output , leds[2]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[3]~output , leds[3]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[4]~output , leds[4]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[5]~output , leds[5]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[6]~output , leds[6]~output, invert_uart_transceiver_test, 1
instance = comp, \leds[7]~output , leds[7]~output, invert_uart_transceiver_test, 1
instance = comp, \seg[0]~output , seg[0]~output, invert_uart_transceiver_test, 1
instance = comp, \seg[1]~output , seg[1]~output, invert_uart_transceiver_test, 1
instance = comp, \seg[2]~output , seg[2]~output, invert_uart_transceiver_test, 1
instance = comp, \seg[3]~output , seg[3]~output, invert_uart_transceiver_test, 1
instance = comp, \seg[4]~output , seg[4]~output, invert_uart_transceiver_test, 1
instance = comp, \seg[5]~output , seg[5]~output, invert_uart_transceiver_test, 1
instance = comp, \seg[6]~output , seg[6]~output, invert_uart_transceiver_test, 1
instance = comp, \clk~input , clk~input, invert_uart_transceiver_test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, invert_uart_transceiver_test, 1
instance = comp, \key1_n~input , key1_n~input, invert_uart_transceiver_test, 1
instance = comp, \key1_sync[0]~0 , key1_sync[0]~0, invert_uart_transceiver_test, 1
instance = comp, \key1_sync[0] , key1_sync[0], invert_uart_transceiver_test, 1
instance = comp, \key1_sync[1]~feeder , key1_sync[1]~feeder, invert_uart_transceiver_test, 1
instance = comp, \key1_sync[1] , key1_sync[1], invert_uart_transceiver_test, 1
instance = comp, \key1_sync[2] , key1_sync[2], invert_uart_transceiver_test, 1
instance = comp, \Equal0~0 , Equal0~0, invert_uart_transceiver_test, 1
instance = comp, \rst_n~input , rst_n~input, invert_uart_transceiver_test, 1
instance = comp, \transmitter|always0~0 , transmitter|always0~0, invert_uart_transceiver_test, 1
instance = comp, \Add0~0 , Add0~0, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[0] , baud_cnt[0], invert_uart_transceiver_test, 1
instance = comp, \Add0~2 , Add0~2, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt~0 , baud_cnt~0, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[1] , baud_cnt[1], invert_uart_transceiver_test, 1
instance = comp, \Add0~4 , Add0~4, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[2] , baud_cnt[2], invert_uart_transceiver_test, 1
instance = comp, \Add0~6 , Add0~6, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[3] , baud_cnt[3], invert_uart_transceiver_test, 1
instance = comp, \Add0~8 , Add0~8, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt~4 , baud_cnt~4, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[4] , baud_cnt[4], invert_uart_transceiver_test, 1
instance = comp, \Add0~10 , Add0~10, invert_uart_transceiver_test, 1
instance = comp, \Add0~12 , Add0~12, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[6]~feeder , baud_cnt[6]~feeder, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[6] , baud_cnt[6], invert_uart_transceiver_test, 1
instance = comp, \Equal1~2 , Equal1~2, invert_uart_transceiver_test, 1
instance = comp, \Equal1~1 , Equal1~1, invert_uart_transceiver_test, 1
instance = comp, \Equal1~3 , Equal1~3, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt~3 , baud_cnt~3, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[5] , baud_cnt[5], invert_uart_transceiver_test, 1
instance = comp, \Add0~14 , Add0~14, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt~2 , baud_cnt~2, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[7] , baud_cnt[7], invert_uart_transceiver_test, 1
instance = comp, \Equal1~4 , Equal1~4, invert_uart_transceiver_test, 1
instance = comp, \Add0~16 , Add0~16, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt~1 , baud_cnt~1, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[8] , baud_cnt[8], invert_uart_transceiver_test, 1
instance = comp, \Add0~18 , Add0~18, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[9] , baud_cnt[9], invert_uart_transceiver_test, 1
instance = comp, \Add0~20 , Add0~20, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[10] , baud_cnt[10], invert_uart_transceiver_test, 1
instance = comp, \Add0~22 , Add0~22, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[11]~feeder , baud_cnt[11]~feeder, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[11] , baud_cnt[11], invert_uart_transceiver_test, 1
instance = comp, \Add0~24 , Add0~24, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[12] , baud_cnt[12], invert_uart_transceiver_test, 1
instance = comp, \Add0~26 , Add0~26, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[13] , baud_cnt[13], invert_uart_transceiver_test, 1
instance = comp, \Add0~28 , Add0~28, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[14] , baud_cnt[14], invert_uart_transceiver_test, 1
instance = comp, \Add0~30 , Add0~30, invert_uart_transceiver_test, 1
instance = comp, \baud_cnt[15] , baud_cnt[15], invert_uart_transceiver_test, 1
instance = comp, \Equal1~0 , Equal1~0, invert_uart_transceiver_test, 1
instance = comp, \Equal2~0 , Equal2~0, invert_uart_transceiver_test, 1
instance = comp, \Equal2~1 , Equal2~1, invert_uart_transceiver_test, 1
instance = comp, \Equal2~2 , Equal2~2, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[0]~0 , transmitter|shift_reg[0]~0, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[0]~2 , transmitter|bit_index[0]~2, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[0] , transmitter|bit_index[0], invert_uart_transceiver_test, 1
instance = comp, \transmitter|Add0~0 , transmitter|Add0~0, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[2]~1 , transmitter|bit_index[2]~1, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[2] , transmitter|bit_index[2], invert_uart_transceiver_test, 1
instance = comp, \transmitter|Add0~1 , transmitter|Add0~1, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[3]~3 , transmitter|bit_index[3]~3, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[3] , transmitter|bit_index[3], invert_uart_transceiver_test, 1
instance = comp, \transmitter|Equal1~0 , transmitter|Equal1~0, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[1]~0 , transmitter|bit_index[1]~0, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[1]~4 , transmitter|bit_index[1]~4, invert_uart_transceiver_test, 1
instance = comp, \transmitter|bit_index[1] , transmitter|bit_index[1], invert_uart_transceiver_test, 1
instance = comp, \transmitter|Equal0~0 , transmitter|Equal0~0, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[8] , transmitter|shift_reg[8], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~8 , transmitter|shift_reg~8, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[7] , transmitter|shift_reg[7], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~7 , transmitter|shift_reg~7, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[6] , transmitter|shift_reg[6], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~6 , transmitter|shift_reg~6, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[5] , transmitter|shift_reg[5], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~5 , transmitter|shift_reg~5, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[4] , transmitter|shift_reg[4], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~4 , transmitter|shift_reg~4, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[3] , transmitter|shift_reg[3], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~3 , transmitter|shift_reg~3, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[2] , transmitter|shift_reg[2], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~2 , transmitter|shift_reg~2, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[1] , transmitter|shift_reg[1], invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg~1 , transmitter|shift_reg~1, invert_uart_transceiver_test, 1
instance = comp, \transmitter|shift_reg[0] , transmitter|shift_reg[0], invert_uart_transceiver_test, 1
instance = comp, \transmitter|tx~0 , transmitter|tx~0, invert_uart_transceiver_test, 1
instance = comp, \transmitter|tx , transmitter|tx, invert_uart_transceiver_test, 1
instance = comp, \rxd~input , rxd~input, invert_uart_transceiver_test, 1
instance = comp, \receiver|rx_sync~0 , receiver|rx_sync~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|rx_sync , receiver|rx_sync, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector7~0 , receiver|Selector7~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|bit_index[1]~0 , receiver|bit_index[1]~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|bit_index[0] , receiver|bit_index[0], invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector5~0 , receiver|Selector5~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|bit_index[2] , receiver|bit_index[2], invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector1~1 , receiver|Selector1~1, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector4~0 , receiver|Selector4~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|bit_index[3] , receiver|bit_index[3], invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector1~2 , receiver|Selector1~2, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector0~0 , receiver|Selector0~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector3~0 , receiver|Selector3~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|state.STOP , receiver|state.STOP, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector0~1 , receiver|Selector0~1, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector0~2 , receiver|Selector0~2, invert_uart_transceiver_test, 1
instance = comp, \receiver|state.00 , receiver|state.00, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector2~0 , receiver|Selector2~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector1~3 , receiver|Selector1~3, invert_uart_transceiver_test, 1
instance = comp, \receiver|state.START , receiver|state.START, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector2~1 , receiver|Selector2~1, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector2~2 , receiver|Selector2~2, invert_uart_transceiver_test, 1
instance = comp, \receiver|state.DATA , receiver|state.DATA, invert_uart_transceiver_test, 1
instance = comp, \receiver|Selector6~0 , receiver|Selector6~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|bit_index[1] , receiver|bit_index[1], invert_uart_transceiver_test, 1
instance = comp, \receiver|Decoder0~1 , receiver|Decoder0~1, invert_uart_transceiver_test, 1
instance = comp, \receiver|Decoder0~0 , receiver|Decoder0~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[0]~0 , receiver|shift_reg[0]~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[0] , receiver|shift_reg[0], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[0]~0 , receiver|data[0]~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[0] , receiver|data[0], invert_uart_transceiver_test, 1
instance = comp, \receiver|Decoder0~2 , receiver|Decoder0~2, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[1]~1 , receiver|shift_reg[1]~1, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[1] , receiver|shift_reg[1], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[1]~feeder , receiver|data[1]~feeder, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[1] , receiver|data[1], invert_uart_transceiver_test, 1
instance = comp, \receiver|Decoder0~3 , receiver|Decoder0~3, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[2]~2 , receiver|shift_reg[2]~2, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[2] , receiver|shift_reg[2], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[2]~feeder , receiver|data[2]~feeder, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[2] , receiver|data[2], invert_uart_transceiver_test, 1
instance = comp, \receiver|Add0~0 , receiver|Add0~0, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[3]~3 , receiver|shift_reg[3]~3, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[3] , receiver|shift_reg[3], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[3]~feeder , receiver|data[3]~feeder, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[3] , receiver|data[3], invert_uart_transceiver_test, 1
instance = comp, \receiver|Decoder0~4 , receiver|Decoder0~4, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[4]~4 , receiver|shift_reg[4]~4, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[4] , receiver|shift_reg[4], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[4]~feeder , receiver|data[4]~feeder, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[4] , receiver|data[4], invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[5]~5 , receiver|shift_reg[5]~5, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[5] , receiver|shift_reg[5], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[5]~feeder , receiver|data[5]~feeder, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[5] , receiver|data[5], invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[6]~6 , receiver|shift_reg[6]~6, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[6] , receiver|shift_reg[6], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[6]~feeder , receiver|data[6]~feeder, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[6] , receiver|data[6], invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[7]~7 , receiver|shift_reg[7]~7, invert_uart_transceiver_test, 1
instance = comp, \receiver|shift_reg[7] , receiver|shift_reg[7], invert_uart_transceiver_test, 1
instance = comp, \receiver|data[7]~feeder , receiver|data[7]~feeder, invert_uart_transceiver_test, 1
instance = comp, \receiver|data[7] , receiver|data[7], invert_uart_transceiver_test, 1
instance = comp, \seg_decoder|WideOr6~0 , seg_decoder|WideOr6~0, invert_uart_transceiver_test, 1
instance = comp, \seg_decoder|WideOr5~0 , seg_decoder|WideOr5~0, invert_uart_transceiver_test, 1
instance = comp, \seg_decoder|WideOr4~0 , seg_decoder|WideOr4~0, invert_uart_transceiver_test, 1
instance = comp, \seg_decoder|WideOr3~0 , seg_decoder|WideOr3~0, invert_uart_transceiver_test, 1
instance = comp, \seg_decoder|WideOr2~0 , seg_decoder|WideOr2~0, invert_uart_transceiver_test, 1
instance = comp, \seg_decoder|WideOr1~0 , seg_decoder|WideOr1~0, invert_uart_transceiver_test, 1
instance = comp, \seg_decoder|WideOr0~0 , seg_decoder|WideOr0~0, invert_uart_transceiver_test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
