<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-01_button_counter/impl/gwsynthesis/04-01_button_counter.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-01_button_counter/src/04-01_button_counter.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 16 13:59:53 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>pmod[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>pmod_1_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pmod[1]</td>
<td>100.000(MHz)</td>
<td>674.277(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>pmod[1]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pmod[1]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.517</td>
<td>led_1_s1/Q</td>
<td>led_3_s2/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.448</td>
</tr>
<tr>
<td>2</td>
<td>8.517</td>
<td>led_1_s1/Q</td>
<td>led_2_s1/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.448</td>
</tr>
<tr>
<td>3</td>
<td>9.008</td>
<td>led_0_s1/Q</td>
<td>led_1_s1/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>4</td>
<td>9.352</td>
<td>led_0_s1/Q</td>
<td>led_0_s1/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>led_0_s1/Q</td>
<td>led_0_s1/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>led_2_s1/Q</td>
<td>led_2_s1/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>led_2_s1/Q</td>
<td>led_3_s2/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>4</td>
<td>0.559</td>
<td>led_1_s1/Q</td>
<td>led_1_s1/D</td>
<td>pmod[1]:[F]</td>
<td>pmod[1]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.001</td>
<td>2.001</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pmod[1]</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>2</td>
<td>1.001</td>
<td>2.001</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pmod[1]</td>
<td>led_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>1.001</td>
<td>2.001</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pmod[1]</td>
<td>led_3_s2</td>
</tr>
<tr>
<td>4</td>
<td>1.001</td>
<td>2.001</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pmod[1]</td>
<td>led_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.239</td>
<td>4.239</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pmod[1]</td>
<td>led_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.239</td>
<td>4.239</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pmod[1]</td>
<td>led_3_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.239</td>
<td>4.239</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pmod[1]</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.239</td>
<td>4.239</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pmod[1]</td>
<td>led_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>led_1_s1/CLK</td>
</tr>
<tr>
<td>11.326</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R31C53[0][B]</td>
<td style=" font-weight:bold;">led_1_s1/Q</td>
</tr>
<tr>
<td>11.993</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td>n9_s0/I1</td>
</tr>
<tr>
<td>12.542</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td style=" background: #97FFFF;">n9_s0/F</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td style=" font-weight:bold;">led_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>17.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td>led_3_s2/CLK</td>
</tr>
<tr>
<td>21.059</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C53[0][B]</td>
<td>led_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 37.913%; route: 0.667, 46.066%; tC2Q: 0.232, 16.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>led_1_s1/CLK</td>
</tr>
<tr>
<td>11.326</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R31C53[0][B]</td>
<td style=" font-weight:bold;">led_1_s1/Q</td>
</tr>
<tr>
<td>11.993</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>n10_s0/I1</td>
</tr>
<tr>
<td>12.542</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td style=" background: #97FFFF;">n10_s0/F</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td style=" font-weight:bold;">led_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>17.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>21.059</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 37.913%; route: 0.667, 46.066%; tC2Q: 0.232, 16.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>led_0_s1/CLK</td>
</tr>
<tr>
<td>11.326</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">led_0_s1/Q</td>
</tr>
<tr>
<td>11.502</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>n11_s0/I0</td>
</tr>
<tr>
<td>12.051</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td style=" background: #97FFFF;">n11_s0/F</td>
</tr>
<tr>
<td>12.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td style=" font-weight:bold;">led_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>17.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>led_1_s1/CLK</td>
</tr>
<tr>
<td>21.059</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 57.374%; route: 0.176, 18.381%; tC2Q: 0.232, 24.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>led_0_s1/CLK</td>
</tr>
<tr>
<td>11.326</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">led_0_s1/Q</td>
</tr>
<tr>
<td>11.336</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>n12_s2/I0</td>
</tr>
<tr>
<td>11.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td style=" background: #97FFFF;">n12_s2/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">led_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>17.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>led_0_s1/CLK</td>
</tr>
<tr>
<td>21.059</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 60.538%; route: 0.010, 1.605%; tC2Q: 0.232, 37.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 42.919%; route: 3.479, 57.081%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>led_0_s1/CLK</td>
</tr>
<tr>
<td>9.677</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">led_0_s1/Q</td>
</tr>
<tr>
<td>9.681</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>n12_s2/I0</td>
</tr>
<tr>
<td>9.913</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td style=" background: #97FFFF;">n12_s2/F</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">led_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>led_0_s1/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>9.677</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R26C53[0][A]</td>
<td style=" font-weight:bold;">led_2_s1/Q</td>
</tr>
<tr>
<td>9.681</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>n10_s0/I2</td>
</tr>
<tr>
<td>9.913</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td style=" background: #97FFFF;">n10_s0/F</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td style=" font-weight:bold;">led_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>9.676</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C53[0][A]</td>
<td style=" font-weight:bold;">led_2_s1/Q</td>
</tr>
<tr>
<td>9.805</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td>n9_s0/I2</td>
</tr>
<tr>
<td>10.037</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td style=" background: #97FFFF;">n9_s0/F</td>
</tr>
<tr>
<td>10.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td style=" font-weight:bold;">led_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C53[0][B]</td>
<td>led_3_s2/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C53[0][B]</td>
<td>led_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pmod[1]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>led_1_s1/CLK</td>
</tr>
<tr>
<td>9.677</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R31C53[0][B]</td>
<td style=" font-weight:bold;">led_1_s1/Q</td>
</tr>
<tr>
<td>9.681</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>n11_s0/I1</td>
</tr>
<tr>
<td>10.045</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td style=" background: #97FFFF;">n11_s0/F</td>
</tr>
<tr>
<td>10.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td style=" font-weight:bold;">led_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>IOB52[B]</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>led_1_s1/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.897%; route: 0.004, 0.644%; tC2Q: 0.202, 35.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 47.817%; route: 2.335, 52.183%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>7.475</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>7.475</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>7.475</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>7.475</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>9.475</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pmod[1]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>11.094</td>
<td>3.479</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pmod[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pmod_1_ibuf/I</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>pmod_1_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5</td>
<td>led_d[0]</td>
<td>8.595</td>
<td>0.676</td>
</tr>
<tr>
<td>4</td>
<td>led_d[1]</td>
<td>8.517</td>
<td>0.667</td>
</tr>
<tr>
<td>3</td>
<td>led_d[2]</td>
<td>9.186</td>
<td>1.231</td>
</tr>
<tr>
<td>2</td>
<td>led_d[3]</td>
<td>9.156</td>
<td>1.151</td>
</tr>
<tr>
<td>1</td>
<td>n11_4</td>
<td>9.008</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>n12_6</td>
<td>9.352</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>n9_4</td>
<td>8.517</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>n10_4</td>
<td>8.517</td>
<td>0.000</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C53</td>
<td>40.28%</td>
</tr>
<tr>
<td>R31C53</td>
<td>40.28%</td>
</tr>
<tr>
<td>R18C52</td>
<td>2.78%</td>
</tr>
<tr>
<td>R31C56</td>
<td>2.78%</td>
</tr>
<tr>
<td>R2C52</td>
<td>2.78%</td>
</tr>
<tr>
<td>R10C52</td>
<td>2.78%</td>
</tr>
<tr>
<td>R30C53</td>
<td>2.78%</td>
</tr>
<tr>
<td>R26C52</td>
<td>2.78%</td>
</tr>
<tr>
<td>R28C53</td>
<td>2.78%</td>
</tr>
<tr>
<td>R35C56</td>
<td>2.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
