<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="logibone_blob_tracking.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blob_detection_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="blob_detection_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logibone_blob_tracking.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logibone_blob_tracking.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="logibone_blob_tracking.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="logibone_blob_tracking.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logibone_blob_tracking.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="logibone_blob_tracking.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logibone_blob_tracking.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="logibone_blob_tracking.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="logibone_blob_tracking.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="logibone_blob_tracking.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="logibone_blob_tracking.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="logibone_blob_tracking.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="logibone_blob_tracking.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logibone_blob_tracking.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="logibone_blob_tracking.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="logibone_blob_tracking.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="logibone_blob_tracking.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="logibone_blob_tracking.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="logibone_blob_tracking.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="logibone_blob_tracking.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logibone_blob_tracking.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="logibone_blob_tracking.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="logibone_blob_tracking.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logibone_blob_tracking_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="logibone_blob_tracking_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logibone_blob_tracking_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logibone_blob_tracking_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logibone_blob_tracking_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="logibone_blob_tracking_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_blob_tracking_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_blob_tracking_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="logibone_blob_tracking_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="logibone_blob_tracking_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_blob_tracking_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logibone_blob_tracking_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="logibone_blob_tracking_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="logibone_blob_tracking_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logibone_blob_tracking_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="smal_stack.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="smal_stack.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="smal_stack.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="small_fifo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="small_fifo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="small_fifo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="small_stack.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="small_stack.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="small_stack.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sobel3x3_pipeline_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sobel3x3_pipeline_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sobel3x3_pipeline_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sobel3x3_pipeline_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sobel3x3_pixel_pipeline_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1363646636" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1363646636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363970123" xil_pn:in_ck="-1235240546373569362" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1363970123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/bus_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/addr_latches_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/fifo_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/latch_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/peripheral_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/conf_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/i2c_conf.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/yuv_register_rom.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_detection.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_manager.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/block3X3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/block3X3_pixel_pipeline.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/erode3x3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/filter_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/sobel3x3_pixel_pipeline.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/image_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/line_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/neighbours.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/pixel_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/synced_binarization.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/i2c_master.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/interface_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/muxed_addr_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/yuv_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/dpram_NxN.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/primitive_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/dp_fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/edge_triggered_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_delay.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/reset_generator.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/simple_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/small_fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/small_stack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/up_down_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/utils_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/camera_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/libv.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/pgm.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/pgm_writer.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/virtual_camera.vhd"/>
      <outfile xil_pn:name="../../../hw/testbench/blob_detection_tb.vhd"/>
      <outfile xil_pn:name="../../../hw/testbench/sobel3x3_pipeline_tb.vhd"/>
      <outfile xil_pn:name="logibone_blob_tracking.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1363970093" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9038420105678284648" xil_pn:start_ts="1363970093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363970093" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3237436699065512986" xil_pn:start_ts="1363970093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363646680" xil_pn:in_ck="2088049057168484748" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1976772551655947281" xil_pn:start_ts="1363646680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1363970123" xil_pn:in_ck="-1235240546373569362" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1363970123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/bus_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/addr_latches_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/fifo_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/latch_peripheral.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/bus/peripheral/peripheral_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/conf_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/i2c_conf.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/conf/yuv_register_rom.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_detection.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_manager.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/blob/blob_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/block3X3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/block3X3_pixel_pipeline.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/erode3x3.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/filter_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/filter/sobel3x3_pixel_pipeline.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/image_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/line_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/neighbours.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/pixel_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/image/synced_binarization.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/i2c_master.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/interface_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/muxed_addr_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/interface/yuv_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/dpram_NxN.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/primitive/primitive_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/dp_fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/edge_triggered_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_delay.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/generic_latch.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/reset_generator.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/simple_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/small_fifo.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/small_stack.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/up_down_counter.vhd"/>
      <outfile xil_pn:name="../../../hw/rtl/utils/utils_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/camera_pack.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/libv.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/pgm.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/pgm_writer.vhd"/>
      <outfile xil_pn:name="../../../hw/simulation/camera/virtual_camera.vhd"/>
      <outfile xil_pn:name="../../../hw/testbench/blob_detection_tb.vhd"/>
      <outfile xil_pn:name="../../../hw/testbench/sobel3x3_pipeline_tb.vhd"/>
      <outfile xil_pn:name="logibone_blob_tracking.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1363970126" xil_pn:in_ck="-1235240546373569362" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4313580237744140304" xil_pn:start_ts="1363970123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blob_detection_tb_beh.prj"/>
      <outfile xil_pn:name="blob_detection_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1363970126" xil_pn:in_ck="-2925181402123211943" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3242375774910632163" xil_pn:start_ts="1363970126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blob_detection_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1363629750" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1363629750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363687285" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7802845963051722432" xil_pn:start_ts="1363687285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363687285" xil_pn:in_ck="2088049057168484748" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1976772551655947281" xil_pn:start_ts="1363687285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1363687285" xil_pn:in_ck="-4881357408278203013" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1363687285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363687285" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8659130146277413442" xil_pn:start_ts="1363687285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363687285" xil_pn:in_ck="-4881357408278203013" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1363687285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363687285" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4165494824837449031" xil_pn:start_ts="1363687285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363976208" xil_pn:in_ck="-4202093717878502421" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-445643325706268536" xil_pn:start_ts="1363976186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="logibone_blob_tracking.lso"/>
      <outfile xil_pn:name="logibone_blob_tracking.ngc"/>
      <outfile xil_pn:name="logibone_blob_tracking.ngr"/>
      <outfile xil_pn:name="logibone_blob_tracking.prj"/>
      <outfile xil_pn:name="logibone_blob_tracking.stx"/>
      <outfile xil_pn:name="logibone_blob_tracking.syr"/>
      <outfile xil_pn:name="logibone_blob_tracking.xst"/>
      <outfile xil_pn:name="logibone_blob_tracking_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1363629998" xil_pn:in_ck="-4318555112219717397" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3464509263865191479" xil_pn:start_ts="1363629998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363976216" xil_pn:in_ck="-8906355506245145328" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4932302782947148134" xil_pn:start_ts="1363976208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="logibone_blob_tracking.bld"/>
      <outfile xil_pn:name="logibone_blob_tracking.ngd"/>
      <outfile xil_pn:name="logibone_blob_tracking_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1363976251" xil_pn:in_ck="3319952227147383889" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1363976216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="logibone_blob_tracking.pcf"/>
      <outfile xil_pn:name="logibone_blob_tracking_map.map"/>
      <outfile xil_pn:name="logibone_blob_tracking_map.mrp"/>
      <outfile xil_pn:name="logibone_blob_tracking_map.ncd"/>
      <outfile xil_pn:name="logibone_blob_tracking_map.ngm"/>
      <outfile xil_pn:name="logibone_blob_tracking_map.xrpt"/>
      <outfile xil_pn:name="logibone_blob_tracking_summary.xml"/>
      <outfile xil_pn:name="logibone_blob_tracking_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1363976284" xil_pn:in_ck="74197875084572714" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1363976251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="logibone_blob_tracking.ncd"/>
      <outfile xil_pn:name="logibone_blob_tracking.pad"/>
      <outfile xil_pn:name="logibone_blob_tracking.par"/>
      <outfile xil_pn:name="logibone_blob_tracking.ptwx"/>
      <outfile xil_pn:name="logibone_blob_tracking.unroutes"/>
      <outfile xil_pn:name="logibone_blob_tracking.xpi"/>
      <outfile xil_pn:name="logibone_blob_tracking_pad.csv"/>
      <outfile xil_pn:name="logibone_blob_tracking_pad.txt"/>
      <outfile xil_pn:name="logibone_blob_tracking_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1363976298" xil_pn:in_ck="6225595878671996226" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1363976284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="logibone_blob_tracking.bgn"/>
      <outfile xil_pn:name="logibone_blob_tracking.bit"/>
      <outfile xil_pn:name="logibone_blob_tracking.drc"/>
      <outfile xil_pn:name="logibone_blob_tracking.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1363976284" xil_pn:in_ck="-5685934167935482163" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1363976278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="logibone_blob_tracking.twr"/>
      <outfile xil_pn:name="logibone_blob_tracking.twx"/>
    </transform>
  </transforms>

</generated_project>
