/* Generated by Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:10.1-97.10" *)
(* top =  1  *)
(* dynports =  1  *)
(* hdlname = "adc_pipe_encoder" *)
module adc_pipe_encoder(clock_i, reset_i, d_stage_i, d_last_stage_i, d_o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  (* unused_bits = "0" *)
  wire _17_;
  (* unused_bits = "0" *)
  wire _18_;
  (* unused_bits = "0" *)
  wire _19_;
  (* unused_bits = "0" *)
  wire _20_;
  (* unused_bits = "0" *)
  wire _21_;
  (* unused_bits = "0" *)
  wire _22_;
  (* unused_bits = "0" *)
  wire _23_;
  (* unused_bits = "0" *)
  wire _24_;
  wire _25_;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:16.16-16.23" *)
  input clock_i;
  wire clock_i;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:19.105-19.119" *)
  input d_last_stage_i;
  wire d_last_stage_i;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:21.32-21.35" *)
  output [2:0] d_o;
  wire [2:0] d_o;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:18.105-18.114" *)
  input [3:0] d_stage_i;
  wire [3:0] d_stage_i;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35" *)
  wire \pipeStage_sreg[1][0] ;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35" *)
  wire \pipeStage_sreg[1][1] ;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35" *)
  wire \pipeStage_sreg[1][2] ;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35" *)
  wire \pipeStage_sreg[2][1] ;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:28.21-28.35" *)
  wire \pipeStage_sreg[2][2] ;
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:17.16-17.23" *)
  input reset_i;
  wire reset_i;
  sg13g2_inv_1 _26_ (
    .A(clock_i),
    .Y(_00_)
  );
  sg13g2_xnor2_1 _27_ (
    .A(\pipeStage_sreg[1][0] ),
    .B(d_last_stage_i),
    .Y(_09_)
  );
  sg13g2_nor2_1 _28_ (
    .A(reset_i),
    .B(_09_),
    .Y(_01_)
  );
  sg13g2_nand2_1 _29_ (
    .A(\pipeStage_sreg[1][0] ),
    .B(d_last_stage_i),
    .Y(_10_)
  );
  sg13g2_xor2_1 _30_ (
    .A(\pipeStage_sreg[1][1] ),
    .B(_10_),
    .X(_11_)
  );
  sg13g2_nor2_1 _31_ (
    .A(reset_i),
    .B(_11_),
    .Y(_02_)
  );
  sg13g2_nand3_1 _32_ (
    .A(\pipeStage_sreg[1][0] ),
    .B(d_last_stage_i),
    .C(\pipeStage_sreg[1][1] ),
    .Y(_12_)
  );
  sg13g2_xor2_1 _33_ (
    .A(\pipeStage_sreg[1][2] ),
    .B(_12_),
    .X(_13_)
  );
  sg13g2_nor2_1 _34_ (
    .A(reset_i),
    .B(_13_),
    .Y(_03_)
  );
  sg13g2_nor2b_1 _35_ (
    .A(reset_i),
    .B_N(d_stage_i[0]),
    .Y(_04_)
  );
  sg13g2_xnor2_1 _36_ (
    .A(\pipeStage_sreg[2][1] ),
    .B(d_stage_i[1]),
    .Y(_14_)
  );
  sg13g2_nor2_1 _37_ (
    .A(reset_i),
    .B(_14_),
    .Y(_05_)
  );
  sg13g2_nand2_1 _38_ (
    .A(\pipeStage_sreg[2][1] ),
    .B(d_stage_i[1]),
    .Y(_15_)
  );
  sg13g2_xor2_1 _39_ (
    .A(\pipeStage_sreg[2][2] ),
    .B(_15_),
    .X(_16_)
  );
  sg13g2_nor2_1 _40_ (
    .A(reset_i),
    .B(_16_),
    .Y(_06_)
  );
  sg13g2_nor2b_1 _41_ (
    .A(reset_i),
    .B_N(d_stage_i[2]),
    .Y(_07_)
  );
  sg13g2_nor2b_1 _42_ (
    .A(reset_i),
    .B_N(d_stage_i[3]),
    .Y(_08_)
  );
  sg13g2_tiehi _43_ (
    .L_HI(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[0][0]$_SDFF_PP0_  (
    .CLK(clock_i),
    .D(_01_),
    .Q(d_o[0]),
    .Q_N(_24_),
    .RESET_B(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[0][1]$_SDFF_PP0_  (
    .CLK(clock_i),
    .D(_02_),
    .Q(d_o[1]),
    .Q_N(_23_),
    .RESET_B(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[0][2]$_SDFF_PP0_  (
    .CLK(clock_i),
    .D(_03_),
    .Q(d_o[2]),
    .Q_N(_22_),
    .RESET_B(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:77.1-92.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[1][0]$_SDFF_NP0_  (
    .CLK(_00_),
    .D(_04_),
    .Q(\pipeStage_sreg[1][0] ),
    .Q_N(_21_),
    .RESET_B(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:77.1-92.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[1][1]$_SDFF_NP0_  (
    .CLK(_00_),
    .D(_05_),
    .Q(\pipeStage_sreg[1][1] ),
    .Q_N(_20_),
    .RESET_B(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:77.1-92.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[1][2]$_SDFF_NP0_  (
    .CLK(_00_),
    .D(_06_),
    .Q(\pipeStage_sreg[1][2] ),
    .Q_N(_19_),
    .RESET_B(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[2][1]$_SDFF_PP0_  (
    .CLK(clock_i),
    .D(_07_),
    .Q(\pipeStage_sreg[2][1] ),
    .Q_N(_18_),
    .RESET_B(_25_)
  );
  (* src = "/foss/designs/sg13g2_pipeadc_3b/orfs/flow/../../verilog/rtl/adc_pipe_encoder.v:59.1-74.4" *)
  sg13g2_dfrbp_1 \pipeStage_sreg[2][2]$_SDFF_PP0_  (
    .CLK(clock_i),
    .D(_08_),
    .Q(\pipeStage_sreg[2][2] ),
    .Q_N(_17_),
    .RESET_B(_25_)
  );
endmodule
