
1_GPIOInputOutput.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003290  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08003430  08003430  00013430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003508  08003508  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003508  08003508  00013508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003510  08003510  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003510  08003510  00013510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003514  08003514  00013514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003518  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000070  08003588  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08003588  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb90  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002571  00000000  00000000  0002fc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df8  00000000  00000000  000321a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce0  00000000  00000000  00032fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019997  00000000  00000000  00033c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a26  00000000  00000000  0004d617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b63c  00000000  00000000  0005f03d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fa679  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040a4  00000000  00000000  000fa6cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003418 	.word	0x08003418

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003418 	.word	0x08003418

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <adc_init_start>:

uint32_t pa5_adc_read(void){
	return HAL_ADC_GetValue(&hadc1);
};

void adc_init_start(void){
 8000584:	b580      	push	{r7, lr}
 8000586:	b08c      	sub	sp, #48	; 0x30
 8000588:	af00      	add	r7, sp, #0
	//configure pc0 as analog pin
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 031c 	add.w	r3, r7, #28
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]
	ADC_ChannelConfTypeDef sConfig = {0};
 800059a:	f107 030c 	add.w	r3, r7, #12
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	605a      	str	r2, [r3, #4]
 80005a4:	609a      	str	r2, [r3, #8]
 80005a6:	60da      	str	r2, [r3, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005a8:	2300      	movs	r3, #0
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	4b2c      	ldr	r3, [pc, #176]	; (8000660 <adc_init_start+0xdc>)
 80005ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b0:	4a2b      	ldr	r2, [pc, #172]	; (8000660 <adc_init_start+0xdc>)
 80005b2:	f043 0301 	orr.w	r3, r3, #1
 80005b6:	6313      	str	r3, [r2, #48]	; 0x30
 80005b8:	4b29      	ldr	r3, [pc, #164]	; (8000660 <adc_init_start+0xdc>)
 80005ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitStruct.Pin = ADC_PIN;
 80005c4:	2320      	movs	r3, #32
 80005c6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005c8:	2303      	movs	r3, #3
 80005ca:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d0:	f107 031c 	add.w	r3, r7, #28
 80005d4:	4619      	mov	r1, r3
 80005d6:	4823      	ldr	r0, [pc, #140]	; (8000664 <adc_init_start+0xe0>)
 80005d8:	f001 f86e 	bl	80016b8 <HAL_GPIO_Init>

	//configure ADC module for continuous conversion
	__HAL_RCC_ADC1_CLK_ENABLE();
 80005dc:	2300      	movs	r3, #0
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	4b1f      	ldr	r3, [pc, #124]	; (8000660 <adc_init_start+0xdc>)
 80005e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005e4:	4a1e      	ldr	r2, [pc, #120]	; (8000660 <adc_init_start+0xdc>)
 80005e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005ea:	6453      	str	r3, [r2, #68]	; 0x44
 80005ec:	4b1c      	ldr	r3, [pc, #112]	; (8000660 <adc_init_start+0xdc>)
 80005ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]

	hadc1.Instance = ADC1;
 80005f8:	4b1b      	ldr	r3, [pc, #108]	; (8000668 <adc_init_start+0xe4>)
 80005fa:	4a1c      	ldr	r2, [pc, #112]	; (800066c <adc_init_start+0xe8>)
 80005fc:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005fe:	4b1a      	ldr	r3, [pc, #104]	; (8000668 <adc_init_start+0xe4>)
 8000600:	2200      	movs	r2, #0
 8000602:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000604:	4b18      	ldr	r3, [pc, #96]	; (8000668 <adc_init_start+0xe4>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800060a:	4b17      	ldr	r3, [pc, #92]	; (8000668 <adc_init_start+0xe4>)
 800060c:	2201      	movs	r2, #1
 800060e:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000610:	4b15      	ldr	r3, [pc, #84]	; (8000668 <adc_init_start+0xe4>)
 8000612:	2200      	movs	r2, #0
 8000614:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000618:	4b13      	ldr	r3, [pc, #76]	; (8000668 <adc_init_start+0xe4>)
 800061a:	2200      	movs	r2, #0
 800061c:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800061e:	4b12      	ldr	r3, [pc, #72]	; (8000668 <adc_init_start+0xe4>)
 8000620:	4a13      	ldr	r2, [pc, #76]	; (8000670 <adc_init_start+0xec>)
 8000622:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.NbrOfConversion = 1;
 8000624:	4b10      	ldr	r3, [pc, #64]	; (8000668 <adc_init_start+0xe4>)
 8000626:	2201      	movs	r2, #1
 8000628:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800062a:	4b0f      	ldr	r3, [pc, #60]	; (8000668 <adc_init_start+0xe4>)
 800062c:	2200      	movs	r2, #0
 800062e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <adc_init_start+0xe4>)
 8000634:	2201      	movs	r2, #1
 8000636:	615a      	str	r2, [r3, #20]

	HAL_ADC_Init(&hadc1);
 8000638:	480b      	ldr	r0, [pc, #44]	; (8000668 <adc_init_start+0xe4>)
 800063a:	f000 fc0b 	bl	8000e54 <HAL_ADC_Init>

	sConfig.Channel = ADC_CHANNEL_0;
 800063e:	2300      	movs	r3, #0
 8000640:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = 1;
 8000642:	2301      	movs	r3, #1
 8000644:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000646:	2307      	movs	r3, #7
 8000648:	617b      	str	r3, [r7, #20]

	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800064a:	f107 030c 	add.w	r3, r7, #12
 800064e:	4619      	mov	r1, r3
 8000650:	4805      	ldr	r0, [pc, #20]	; (8000668 <adc_init_start+0xe4>)
 8000652:	f000 fd01 	bl	8001058 <HAL_ADC_ConfigChannel>
}
 8000656:	bf00      	nop
 8000658:	3730      	adds	r7, #48	; 0x30
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40023800 	.word	0x40023800
 8000664:	40020000 	.word	0x40020000
 8000668:	2000008c 	.word	0x2000008c
 800066c:	40012000 	.word	0x40012000
 8000670:	0f000001 	.word	0x0f000001

08000674 <adc_continuous_conv_init>:

uint32_t pa0_adc_single_conversion_read(void){
	return HAL_ADC_GetValue(&hadc2);
};

static void adc_continuous_conv_init(void){
 8000674:	b580      	push	{r7, lr}
 8000676:	b08c      	sub	sp, #48	; 0x30
 8000678:	af00      	add	r7, sp, #0
	//configure pc0 as analog pin
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
 8000688:	611a      	str	r2, [r3, #16]
	ADC_ChannelConfTypeDef sConfig = {0};
 800068a:	f107 030c 	add.w	r3, r7, #12
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000698:	2300      	movs	r3, #0
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	4b2c      	ldr	r3, [pc, #176]	; (8000750 <adc_continuous_conv_init+0xdc>)
 800069e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a0:	4a2b      	ldr	r2, [pc, #172]	; (8000750 <adc_continuous_conv_init+0xdc>)
 80006a2:	f043 0301 	orr.w	r3, r3, #1
 80006a6:	6313      	str	r3, [r2, #48]	; 0x30
 80006a8:	4b29      	ldr	r3, [pc, #164]	; (8000750 <adc_continuous_conv_init+0xdc>)
 80006aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ac:	f003 0301 	and.w	r3, r3, #1
 80006b0:	60bb      	str	r3, [r7, #8]
 80006b2:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006b4:	2301      	movs	r3, #1
 80006b6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006b8:	2303      	movs	r3, #3
 80006ba:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c0:	f107 031c 	add.w	r3, r7, #28
 80006c4:	4619      	mov	r1, r3
 80006c6:	4823      	ldr	r0, [pc, #140]	; (8000754 <adc_continuous_conv_init+0xe0>)
 80006c8:	f000 fff6 	bl	80016b8 <HAL_GPIO_Init>

	//configure ADC module for continuous conversion
	__HAL_RCC_ADC1_CLK_ENABLE();
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <adc_continuous_conv_init+0xdc>)
 80006d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006d4:	4a1e      	ldr	r2, [pc, #120]	; (8000750 <adc_continuous_conv_init+0xdc>)
 80006d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006da:	6453      	str	r3, [r2, #68]	; 0x44
 80006dc:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <adc_continuous_conv_init+0xdc>)
 80006de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]

	hadc2.Instance = ADC1;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	; (8000758 <adc_continuous_conv_init+0xe4>)
 80006ea:	4a1c      	ldr	r2, [pc, #112]	; (800075c <adc_continuous_conv_init+0xe8>)
 80006ec:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80006ee:	4b1a      	ldr	r3, [pc, #104]	; (8000758 <adc_continuous_conv_init+0xe4>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006f4:	4b18      	ldr	r3, [pc, #96]	; (8000758 <adc_continuous_conv_init+0xe4>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
	hadc2.Init.ContinuousConvMode = DISABLE;
 80006fa:	4b17      	ldr	r3, [pc, #92]	; (8000758 <adc_continuous_conv_init+0xe4>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	761a      	strb	r2, [r3, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000700:	4b15      	ldr	r3, [pc, #84]	; (8000758 <adc_continuous_conv_init+0xe4>)
 8000702:	2200      	movs	r2, #0
 8000704:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000708:	4b13      	ldr	r3, [pc, #76]	; (8000758 <adc_continuous_conv_init+0xe4>)
 800070a:	2200      	movs	r2, #0
 800070c:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800070e:	4b12      	ldr	r3, [pc, #72]	; (8000758 <adc_continuous_conv_init+0xe4>)
 8000710:	4a13      	ldr	r2, [pc, #76]	; (8000760 <adc_continuous_conv_init+0xec>)
 8000712:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.NbrOfConversion = 1;
 8000714:	4b10      	ldr	r3, [pc, #64]	; (8000758 <adc_continuous_conv_init+0xe4>)
 8000716:	2201      	movs	r2, #1
 8000718:	61da      	str	r2, [r3, #28]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 800071a:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <adc_continuous_conv_init+0xe4>)
 800071c:	2200      	movs	r2, #0
 800071e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000722:	4b0d      	ldr	r3, [pc, #52]	; (8000758 <adc_continuous_conv_init+0xe4>)
 8000724:	2201      	movs	r2, #1
 8000726:	615a      	str	r2, [r3, #20]

	HAL_ADC_Init(&hadc2);
 8000728:	480b      	ldr	r0, [pc, #44]	; (8000758 <adc_continuous_conv_init+0xe4>)
 800072a:	f000 fb93 	bl	8000e54 <HAL_ADC_Init>

	sConfig.Channel = ADC_CHANNEL_0;
 800072e:	2300      	movs	r3, #0
 8000730:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = 1;
 8000732:	2301      	movs	r3, #1
 8000734:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000736:	2307      	movs	r3, #7
 8000738:	617b      	str	r3, [r7, #20]

	HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800073a:	f107 030c 	add.w	r3, r7, #12
 800073e:	4619      	mov	r1, r3
 8000740:	4805      	ldr	r0, [pc, #20]	; (8000758 <adc_continuous_conv_init+0xe4>)
 8000742:	f000 fc89 	bl	8001058 <HAL_ADC_ConfigChannel>
}
 8000746:	bf00      	nop
 8000748:	3730      	adds	r7, #48	; 0x30
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40023800 	.word	0x40023800
 8000754:	40020000 	.word	0x40020000
 8000758:	20000160 	.word	0x20000160
 800075c:	40012000 	.word	0x40012000
 8000760:	0f000001 	.word	0x0f000001

08000764 <adc_single_conversion_init_start>:

void adc_single_conversion_init_start(void){
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
	adc_continuous_conv_init();
 8000768:	f7ff ff84 	bl	8000674 <adc_continuous_conv_init>
	HAL_ADC_Start(&hadc2);
 800076c:	4802      	ldr	r0, [pc, #8]	; (8000778 <adc_single_conversion_init_start+0x14>)
 800076e:	f000 fbbf 	bl	8000ef0 <HAL_ADC_Start>
};
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000160 	.word	0x20000160

0800077c <gpio_pc13_interrupt_init>:
#include "stm32f4xx_hal.h"
#include "../Inc/exti.h"
#include "../Inc/led.h"
#include "../Inc/uart.h"

void gpio_pc13_interrupt_init (void){
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	4b26      	ldr	r3, [pc, #152]	; (8000830 <gpio_pc13_interrupt_init+0xb4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a25      	ldr	r2, [pc, #148]	; (8000830 <gpio_pc13_interrupt_init+0xb4>)
 800079c:	f043 0304 	orr.w	r3, r3, #4
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b23      	ldr	r3, [pc, #140]	; (8000830 <gpio_pc13_interrupt_init+0xb4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0304 	and.w	r3, r3, #4
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	4b1f      	ldr	r3, [pc, #124]	; (8000830 <gpio_pc13_interrupt_init+0xb4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a1e      	ldr	r2, [pc, #120]	; (8000830 <gpio_pc13_interrupt_init+0xb4>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b1c      	ldr	r3, [pc, #112]	; (8000830 <gpio_pc13_interrupt_init+0xb4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]

	GPIO_InitStruct.Pin = BTN_PIN;
 80007ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007ce:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007d0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007d4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007da:	2300      	movs	r3, #0
 80007dc:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(BTN_PORT, &GPIO_InitStruct);
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	4619      	mov	r1, r3
 80007e4:	4813      	ldr	r0, [pc, #76]	; (8000834 <gpio_pc13_interrupt_init+0xb8>)
 80007e6:	f000 ff67 	bl	80016b8 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2100      	movs	r1, #0
 80007ee:	2028      	movs	r0, #40	; 0x28
 80007f0:	f000 ff2b 	bl	800164a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007f4:	2028      	movs	r0, #40	; 0x28
 80007f6:	f000 ff44 	bl	8001682 <HAL_NVIC_EnableIRQ>

	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007fa:	2301      	movs	r3, #1
 80007fc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007fe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000802:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	2300      	movs	r3, #0
 800080a:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800080c:	f107 030c 	add.w	r3, r7, #12
 8000810:	4619      	mov	r1, r3
 8000812:	4809      	ldr	r0, [pc, #36]	; (8000838 <gpio_pc13_interrupt_init+0xbc>)
 8000814:	f000 ff50 	bl	80016b8 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8000818:	2200      	movs	r2, #0
 800081a:	2103      	movs	r1, #3
 800081c:	2006      	movs	r0, #6
 800081e:	f000 ff14 	bl	800164a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000822:	2006      	movs	r0, #6
 8000824:	f000 ff2d 	bl	8001682 <HAL_NVIC_EnableIRQ>


}
 8000828:	bf00      	nop
 800082a:	3720      	adds	r7, #32
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40023800 	.word	0x40023800
 8000834:	40020800 	.word	0x40020800
 8000838:	40020000 	.word	0x40020000

0800083c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13){
 8000846:	88fb      	ldrh	r3, [r7, #6]
 8000848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800084c:	d106      	bne.n	800085c <HAL_GPIO_EXTI_Callback+0x20>
		HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 800084e:	2120      	movs	r1, #32
 8000850:	4807      	ldr	r0, [pc, #28]	; (8000870 <HAL_GPIO_EXTI_Callback+0x34>)
 8000852:	f001 f8b5 	bl	80019c0 <HAL_GPIO_TogglePin>
		printf("Button 13 Pressed \n\r");
 8000856:	4807      	ldr	r0, [pc, #28]	; (8000874 <HAL_GPIO_EXTI_Callback+0x38>)
 8000858:	f001 fe50 	bl	80024fc <iprintf>
	};
	if (GPIO_Pin == GPIO_PIN_0) {
 800085c:	88fb      	ldrh	r3, [r7, #6]
 800085e:	2b01      	cmp	r3, #1
 8000860:	d102      	bne.n	8000868 <HAL_GPIO_EXTI_Callback+0x2c>
		printf("Button 0 Pressed \n\r");
 8000862:	4805      	ldr	r0, [pc, #20]	; (8000878 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000864:	f001 fe4a 	bl	80024fc <iprintf>
	};
}
 8000868:	bf00      	nop
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40020000 	.word	0x40020000
 8000874:	08003430 	.word	0x08003430
 8000878:	08003448 	.word	0x08003448

0800087c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(BTN_PIN);
 8000880:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000884:	f001 f8b6 	bl	80019f4 <HAL_GPIO_EXTI_IRQHandler>
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}

0800088c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void){
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000890:	2001      	movs	r0, #1
 8000892:	f001 f8af 	bl	80019f4 <HAL_GPIO_EXTI_IRQHandler>
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <pa5_led_init>:
#include "../Inc/led.h"

#include "stm32f4xx_hal.h"

void pa5_led_init(void){
 800089c:	b580      	push	{r7, lr}
 800089e:	b086      	sub	sp, #24
 80008a0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008b0:	2300      	movs	r3, #0
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <pa5_led_init+0x54>)
 80008b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b8:	4a0d      	ldr	r2, [pc, #52]	; (80008f0 <pa5_led_init+0x54>)
 80008ba:	f043 0301 	orr.w	r3, r3, #1
 80008be:	6313      	str	r3, [r2, #48]	; 0x30
 80008c0:	4b0b      	ldr	r3, [pc, #44]	; (80008f0 <pa5_led_init+0x54>)
 80008c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	603b      	str	r3, [r7, #0]
 80008ca:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = LED_PIN;
 80008cc:	2320      	movs	r3, #32
 80008ce:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_PORT, &GPIO_InitStruct);
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4619      	mov	r1, r3
 80008e0:	4804      	ldr	r0, [pc, #16]	; (80008f4 <pa5_led_init+0x58>)
 80008e2:	f000 fee9 	bl	80016b8 <HAL_GPIO_Init>
}
 80008e6:	bf00      	nop
 80008e8:	3718      	adds	r7, #24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800
 80008f4:	40020000 	.word	0x40020000

080008f8 <TIM3_IRQHandler>:
	HAL_NVIC_EnableIRQ(TIMx_IRQn);

	HAL_TIM_Base_Start_IT(&TimHandle);
}

void TIMx_IRQHandler(void){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&TimHandle);
 80008fc:	4802      	ldr	r0, [pc, #8]	; (8000908 <TIM3_IRQHandler+0x10>)
 80008fe:	f001 f8c5 	bl	8001a8c <HAL_TIM_IRQHandler>
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	200000d4 	.word	0x200000d4

0800090c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	//Do something when timer interrupt called
}
 8000914:	bf00      	nop
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr

08000920 <uart_init>:
#include <stdint.h>
#include "stm32f4xx_hal.h"

UART_HandleTypeDef huart2;

void uart_init(void) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000926:	f107 030c 	add.w	r3, r7, #12
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	4b25      	ldr	r3, [pc, #148]	; (80009d0 <uart_init+0xb0>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a24      	ldr	r2, [pc, #144]	; (80009d0 <uart_init+0xb0>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b22      	ldr	r3, [pc, #136]	; (80009d0 <uart_init+0xb0>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_USART2_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b1e      	ldr	r3, [pc, #120]	; (80009d0 <uart_init+0xb0>)
 8000958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095a:	4a1d      	ldr	r2, [pc, #116]	; (80009d0 <uart_init+0xb0>)
 800095c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000960:	6413      	str	r3, [r2, #64]	; 0x40
 8000962:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <uart_init+0xb0>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 800096e:	230c      	movs	r3, #12
 8000970:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000972:	2302      	movs	r3, #2
 8000974:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000976:	2307      	movs	r3, #7
 8000978:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097e:	2303      	movs	r3, #3
 8000980:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	4619      	mov	r1, r3
 8000988:	4812      	ldr	r0, [pc, #72]	; (80009d4 <uart_init+0xb4>)
 800098a:	f000 fe95 	bl	80016b8 <HAL_GPIO_Init>

	huart2.Instance = USART2;
 800098e:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <uart_init+0xb8>)
 8000990:	4a12      	ldr	r2, [pc, #72]	; (80009dc <uart_init+0xbc>)
 8000992:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000994:	4b10      	ldr	r3, [pc, #64]	; (80009d8 <uart_init+0xb8>)
 8000996:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800099a:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800099c:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <uart_init+0xb8>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80009a2:	4b0d      	ldr	r3, [pc, #52]	; (80009d8 <uart_init+0xb8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <uart_init+0xb8>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80009ae:	4b0a      	ldr	r3, [pc, #40]	; (80009d8 <uart_init+0xb8>)
 80009b0:	220c      	movs	r2, #12
 80009b2:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b4:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <uart_init+0xb8>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009ba:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <uart_init+0xb8>)
 80009bc:	2200      	movs	r2, #0
 80009be:	61da      	str	r2, [r3, #28]

	HAL_UART_Init(&huart2);
 80009c0:	4805      	ldr	r0, [pc, #20]	; (80009d8 <uart_init+0xb8>)
 80009c2:	f001 f9a7 	bl	8001d14 <HAL_UART_Init>
}
 80009c6:	bf00      	nop
 80009c8:	3720      	adds	r7, #32
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40020000 	.word	0x40020000
 80009d8:	2000011c 	.word	0x2000011c
 80009dc:	40004400 	.word	0x40004400

080009e0 <uart_putchar>:

int uart_putchar(int ch) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80009e8:	1d39      	adds	r1, r7, #4
 80009ea:	f04f 33ff 	mov.w	r3, #4294967295
 80009ee:	2201      	movs	r2, #1
 80009f0:	4803      	ldr	r0, [pc, #12]	; (8000a00 <uart_putchar+0x20>)
 80009f2:	f001 f9dc 	bl	8001dae <HAL_UART_Transmit>
    return ch;
 80009f6:	687b      	ldr	r3, [r7, #4]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	2000011c 	.word	0x2000011c

08000a04 <_write>:

int _write(int file, char* ptr, int len) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]
 8000a14:	e009      	b.n	8000a2a <_write+0x26>
        uart_putchar(*ptr++);
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	1c5a      	adds	r2, r3, #1
 8000a1a:	60ba      	str	r2, [r7, #8]
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff ffde 	bl	80009e0 <uart_putchar>
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	3301      	adds	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
 8000a2a:	697a      	ldr	r2, [r7, #20]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	dbf1      	blt.n	8000a16 <_write+0x12>
    }

    return len;
 8000a32:	687b      	ldr	r3, [r7, #4]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <main>:
#include "../Peripherals/Inc/adc_single_conversion.h"

ADC_HandleTypeDef hadc2;
uint32_t sensor_value;

int main(void){
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0

	HAL_Init();
 8000a40:	f000 f972 	bl	8000d28 <HAL_Init>
	uart_init();
 8000a44:	f7ff ff6c 	bl	8000920 <uart_init>
//	tim_timebase_init();
	adc_single_conversion_init_start();
 8000a48:	f7ff fe8c 	bl	8000764 <adc_single_conversion_init_start>
	gpio_pc13_interrupt_init();
 8000a4c:	f7ff fe96 	bl	800077c <gpio_pc13_interrupt_init>
	adc_init_start();
 8000a50:	f7ff fd98 	bl	8000584 <adc_init_start>
	pa5_led_init();
 8000a54:	f7ff ff22 	bl	800089c <pa5_led_init>
    {
//    	HAL_ADC_Start(&hadc2);
//    	HAL_ADC_PollForConversion(&hadc2, 1);
//    	value = pa0_adc_single_conversion_read();
//    	printf("%" PRIu32 ": number \n", value);
    	printf("hello! \n\r");
 8000a58:	4803      	ldr	r0, [pc, #12]	; (8000a68 <main+0x2c>)
 8000a5a:	f001 fd4f 	bl	80024fc <iprintf>
    	HAL_Delay(3000);
 8000a5e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a62:	f000 f9d3 	bl	8000e0c <HAL_Delay>
    	printf("hello! \n\r");
 8000a66:	e7f7      	b.n	8000a58 <main+0x1c>
 8000a68:	0800345c 	.word	0x0800345c

08000a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <HAL_MspInit+0x4c>)
 8000a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a7a:	4a0f      	ldr	r2, [pc, #60]	; (8000ab8 <HAL_MspInit+0x4c>)
 8000a7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a80:	6453      	str	r3, [r2, #68]	; 0x44
 8000a82:	4b0d      	ldr	r3, [pc, #52]	; (8000ab8 <HAL_MspInit+0x4c>)
 8000a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	603b      	str	r3, [r7, #0]
 8000a92:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <HAL_MspInit+0x4c>)
 8000a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a96:	4a08      	ldr	r2, [pc, #32]	; (8000ab8 <HAL_MspInit+0x4c>)
 8000a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a9e:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <HAL_MspInit+0x4c>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa6:	603b      	str	r3, [r7, #0]
 8000aa8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000aaa:	2007      	movs	r0, #7
 8000aac:	f000 fdc2 	bl	8001634 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40023800 	.word	0x40023800

08000abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08a      	sub	sp, #40	; 0x28
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a19      	ldr	r2, [pc, #100]	; (8000b40 <HAL_UART_MspInit+0x84>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d12b      	bne.n	8000b36 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	4b18      	ldr	r3, [pc, #96]	; (8000b44 <HAL_UART_MspInit+0x88>)
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae6:	4a17      	ldr	r2, [pc, #92]	; (8000b44 <HAL_UART_MspInit+0x88>)
 8000ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aec:	6413      	str	r3, [r2, #64]	; 0x40
 8000aee:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <HAL_UART_MspInit+0x88>)
 8000af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <HAL_UART_MspInit+0x88>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	4a10      	ldr	r2, [pc, #64]	; (8000b44 <HAL_UART_MspInit+0x88>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <HAL_UART_MspInit+0x88>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b16:	230c      	movs	r3, #12
 8000b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b22:	2300      	movs	r3, #0
 8000b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b26:	2307      	movs	r3, #7
 8000b28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2a:	f107 0314 	add.w	r3, r7, #20
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4805      	ldr	r0, [pc, #20]	; (8000b48 <HAL_UART_MspInit+0x8c>)
 8000b32:	f000 fdc1 	bl	80016b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b36:	bf00      	nop
 8000b38:	3728      	adds	r7, #40	; 0x28
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40004400 	.word	0x40004400
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40020000 	.word	0x40020000

08000b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <NMI_Handler+0x4>

08000b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b56:	e7fe      	b.n	8000b56 <HardFault_Handler+0x4>

08000b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <MemManage_Handler+0x4>

08000b5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b62:	e7fe      	b.n	8000b62 <BusFault_Handler+0x4>

08000b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <UsageFault_Handler+0x4>

08000b6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b98:	f000 f918 	bl	8000dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bac:	2300      	movs	r3, #0
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	e00a      	b.n	8000bc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bb2:	f3af 8000 	nop.w
 8000bb6:	4601      	mov	r1, r0
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	1c5a      	adds	r2, r3, #1
 8000bbc:	60ba      	str	r2, [r7, #8]
 8000bbe:	b2ca      	uxtb	r2, r1
 8000bc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	697a      	ldr	r2, [r7, #20]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	dbf0      	blt.n	8000bb2 <_read+0x12>
  }

  return len;
 8000bd0:	687b      	ldr	r3, [r7, #4]
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3718      	adds	r7, #24
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <_close>:
  }
  return len;
}

int _close(int file)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	b083      	sub	sp, #12
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000be2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	b083      	sub	sp, #12
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
 8000bfa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c02:	605a      	str	r2, [r3, #4]
  return 0;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <_isatty>:

int _isatty(int file)
{
 8000c12:	b480      	push	{r7}
 8000c14:	b083      	sub	sp, #12
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c1a:	2301      	movs	r3, #1
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
	...

08000c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c4c:	4a14      	ldr	r2, [pc, #80]	; (8000ca0 <_sbrk+0x5c>)
 8000c4e:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <_sbrk+0x60>)
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c58:	4b13      	ldr	r3, [pc, #76]	; (8000ca8 <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d102      	bne.n	8000c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c60:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <_sbrk+0x64>)
 8000c62:	4a12      	ldr	r2, [pc, #72]	; (8000cac <_sbrk+0x68>)
 8000c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c66:	4b10      	ldr	r3, [pc, #64]	; (8000ca8 <_sbrk+0x64>)
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d207      	bcs.n	8000c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c74:	f001 fc10 	bl	8002498 <__errno>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c82:	e009      	b.n	8000c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <_sbrk+0x64>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	; (8000ca8 <_sbrk+0x64>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	4a05      	ldr	r2, [pc, #20]	; (8000ca8 <_sbrk+0x64>)
 8000c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c96:	68fb      	ldr	r3, [r7, #12]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20018000 	.word	0x20018000
 8000ca4:	00000400 	.word	0x00000400
 8000ca8:	200001a8 	.word	0x200001a8
 8000cac:	200001c0 	.word	0x200001c0

08000cb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb4:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <SystemInit+0x20>)
 8000cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cba:	4a05      	ldr	r2, [pc, #20]	; (8000cd0 <SystemInit+0x20>)
 8000cbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cd8:	480d      	ldr	r0, [pc, #52]	; (8000d10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cda:	490e      	ldr	r1, [pc, #56]	; (8000d14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cdc:	4a0e      	ldr	r2, [pc, #56]	; (8000d18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce0:	e002      	b.n	8000ce8 <LoopCopyDataInit>

08000ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce6:	3304      	adds	r3, #4

08000ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cec:	d3f9      	bcc.n	8000ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cee:	4a0b      	ldr	r2, [pc, #44]	; (8000d1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cf0:	4c0b      	ldr	r4, [pc, #44]	; (8000d20 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf4:	e001      	b.n	8000cfa <LoopFillZerobss>

08000cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf8:	3204      	adds	r2, #4

08000cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cfc:	d3fb      	bcc.n	8000cf6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cfe:	f7ff ffd7 	bl	8000cb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d02:	f001 fbcf 	bl	80024a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d06:	f7ff fe99 	bl	8000a3c <main>
  bx  lr    
 8000d0a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d0c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d18:	08003518 	.word	0x08003518
  ldr r2, =_sbss
 8000d1c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d20:	200001c0 	.word	0x200001c0

08000d24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d2c:	4b0e      	ldr	r3, [pc, #56]	; (8000d68 <HAL_Init+0x40>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a0d      	ldr	r2, [pc, #52]	; (8000d68 <HAL_Init+0x40>)
 8000d32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d38:	4b0b      	ldr	r3, [pc, #44]	; (8000d68 <HAL_Init+0x40>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a0a      	ldr	r2, [pc, #40]	; (8000d68 <HAL_Init+0x40>)
 8000d3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <HAL_Init+0x40>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a07      	ldr	r2, [pc, #28]	; (8000d68 <HAL_Init+0x40>)
 8000d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d50:	2003      	movs	r0, #3
 8000d52:	f000 fc6f 	bl	8001634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d56:	2000      	movs	r0, #0
 8000d58:	f000 f808 	bl	8000d6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d5c:	f7ff fe86 	bl	8000a6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40023c00 	.word	0x40023c00

08000d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d74:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <HAL_InitTick+0x54>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <HAL_InitTick+0x58>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 fc87 	bl	800169e <HAL_SYSTICK_Config>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e00e      	b.n	8000db8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2b0f      	cmp	r3, #15
 8000d9e:	d80a      	bhi.n	8000db6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da0:	2200      	movs	r2, #0
 8000da2:	6879      	ldr	r1, [r7, #4]
 8000da4:	f04f 30ff 	mov.w	r0, #4294967295
 8000da8:	f000 fc4f 	bl	800164a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dac:	4a06      	ldr	r2, [pc, #24]	; (8000dc8 <HAL_InitTick+0x5c>)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000db2:	2300      	movs	r3, #0
 8000db4:	e000      	b.n	8000db8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	20000008 	.word	0x20000008
 8000dc8:	20000004 	.word	0x20000004

08000dcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dd0:	4b06      	ldr	r3, [pc, #24]	; (8000dec <HAL_IncTick+0x20>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <HAL_IncTick+0x24>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4413      	add	r3, r2
 8000ddc:	4a04      	ldr	r2, [pc, #16]	; (8000df0 <HAL_IncTick+0x24>)
 8000dde:	6013      	str	r3, [r2, #0]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008
 8000df0:	200001ac 	.word	0x200001ac

08000df4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return uwTick;
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <HAL_GetTick+0x14>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	200001ac 	.word	0x200001ac

08000e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e14:	f7ff ffee 	bl	8000df4 <HAL_GetTick>
 8000e18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e24:	d005      	beq.n	8000e32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e26:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <HAL_Delay+0x44>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	4413      	add	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e32:	bf00      	nop
 8000e34:	f7ff ffde 	bl	8000df4 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d8f7      	bhi.n	8000e34 <HAL_Delay+0x28>
  {
  }
}
 8000e44:	bf00      	nop
 8000e46:	bf00      	nop
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000008 	.word	0x20000008

08000e54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if(hadc == NULL)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e033      	b.n	8000ed2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d109      	bne.n	8000e86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f000 f831 	bl	8000eda <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	f003 0310 	and.w	r3, r3, #16
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d118      	bne.n	8000ec4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e9a:	f023 0302 	bic.w	r3, r3, #2
 8000e9e:	f043 0202 	orr.w	r2, r3, #2
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f000 f9f8 	bl	800129c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb6:	f023 0303 	bic.w	r3, r3, #3
 8000eba:	f043 0201 	orr.w	r2, r3, #1
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	641a      	str	r2, [r3, #64]	; 0x40
 8000ec2:	e001      	b.n	8000ec8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b083      	sub	sp, #12
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
	...

08000ef0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d101      	bne.n	8000f0a <HAL_ADC_Start+0x1a>
 8000f06:	2302      	movs	r3, #2
 8000f08:	e097      	b.n	800103a <HAL_ADC_Start+0x14a>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	f003 0301 	and.w	r3, r3, #1
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d018      	beq.n	8000f52 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	689a      	ldr	r2, [r3, #8]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f042 0201 	orr.w	r2, r2, #1
 8000f2e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f30:	4b45      	ldr	r3, [pc, #276]	; (8001048 <HAL_ADC_Start+0x158>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a45      	ldr	r2, [pc, #276]	; (800104c <HAL_ADC_Start+0x15c>)
 8000f36:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3a:	0c9a      	lsrs	r2, r3, #18
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	4413      	add	r3, r2
 8000f42:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000f44:	e002      	b.n	8000f4c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f9      	bne.n	8000f46 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d15f      	bne.n	8001020 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f64:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f68:	f023 0301 	bic.w	r3, r3, #1
 8000f6c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d007      	beq.n	8000f92 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f86:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f8a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f9e:	d106      	bne.n	8000fae <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa4:	f023 0206 	bic.w	r2, r3, #6
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	645a      	str	r2, [r3, #68]	; 0x44
 8000fac:	e002      	b.n	8000fb4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000fbc:	4b24      	ldr	r3, [pc, #144]	; (8001050 <HAL_ADC_Start+0x160>)
 8000fbe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000fc8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f003 031f 	and.w	r3, r3, #31
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d10f      	bne.n	8000ff6 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d129      	bne.n	8001038 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	689a      	ldr	r2, [r3, #8]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	e020      	b.n	8001038 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a16      	ldr	r2, [pc, #88]	; (8001054 <HAL_ADC_Start+0x164>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d11b      	bne.n	8001038 <HAL_ADC_Start+0x148>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d114      	bne.n	8001038 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	689a      	ldr	r2, [r3, #8]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	e00b      	b.n	8001038 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001024:	f043 0210 	orr.w	r2, r3, #16
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001030:	f043 0201 	orr.w	r2, r3, #1
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	20000000 	.word	0x20000000
 800104c:	431bde83 	.word	0x431bde83
 8001050:	40012300 	.word	0x40012300
 8001054:	40012000 	.word	0x40012000

08001058 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001062:	2300      	movs	r3, #0
 8001064:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800106c:	2b01      	cmp	r3, #1
 800106e:	d101      	bne.n	8001074 <HAL_ADC_ConfigChannel+0x1c>
 8001070:	2302      	movs	r3, #2
 8001072:	e105      	b.n	8001280 <HAL_ADC_ConfigChannel+0x228>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2201      	movs	r2, #1
 8001078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b09      	cmp	r3, #9
 8001082:	d925      	bls.n	80010d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	68d9      	ldr	r1, [r3, #12]
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	b29b      	uxth	r3, r3
 8001090:	461a      	mov	r2, r3
 8001092:	4613      	mov	r3, r2
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	4413      	add	r3, r2
 8001098:	3b1e      	subs	r3, #30
 800109a:	2207      	movs	r2, #7
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43da      	mvns	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	400a      	ands	r2, r1
 80010a8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	68d9      	ldr	r1, [r3, #12]
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	689a      	ldr	r2, [r3, #8]
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	4618      	mov	r0, r3
 80010bc:	4603      	mov	r3, r0
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	4403      	add	r3, r0
 80010c2:	3b1e      	subs	r3, #30
 80010c4:	409a      	lsls	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	430a      	orrs	r2, r1
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	e022      	b.n	8001116 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6919      	ldr	r1, [r3, #16]
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	461a      	mov	r2, r3
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	2207      	movs	r2, #7
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43da      	mvns	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	400a      	ands	r2, r1
 80010f2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	6919      	ldr	r1, [r3, #16]
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	689a      	ldr	r2, [r3, #8]
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	b29b      	uxth	r3, r3
 8001104:	4618      	mov	r0, r3
 8001106:	4603      	mov	r3, r0
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	4403      	add	r3, r0
 800110c:	409a      	lsls	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	430a      	orrs	r2, r1
 8001114:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b06      	cmp	r3, #6
 800111c:	d824      	bhi.n	8001168 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	4613      	mov	r3, r2
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	4413      	add	r3, r2
 800112e:	3b05      	subs	r3, #5
 8001130:	221f      	movs	r2, #31
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43da      	mvns	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	400a      	ands	r2, r1
 800113e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	b29b      	uxth	r3, r3
 800114c:	4618      	mov	r0, r3
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685a      	ldr	r2, [r3, #4]
 8001152:	4613      	mov	r3, r2
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	4413      	add	r3, r2
 8001158:	3b05      	subs	r3, #5
 800115a:	fa00 f203 	lsl.w	r2, r0, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	430a      	orrs	r2, r1
 8001164:	635a      	str	r2, [r3, #52]	; 0x34
 8001166:	e04c      	b.n	8001202 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b0c      	cmp	r3, #12
 800116e:	d824      	bhi.n	80011ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685a      	ldr	r2, [r3, #4]
 800117a:	4613      	mov	r3, r2
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	4413      	add	r3, r2
 8001180:	3b23      	subs	r3, #35	; 0x23
 8001182:	221f      	movs	r2, #31
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	43da      	mvns	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	400a      	ands	r2, r1
 8001190:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	b29b      	uxth	r3, r3
 800119e:	4618      	mov	r0, r3
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	4613      	mov	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4413      	add	r3, r2
 80011aa:	3b23      	subs	r3, #35	; 0x23
 80011ac:	fa00 f203 	lsl.w	r2, r0, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	430a      	orrs	r2, r1
 80011b6:	631a      	str	r2, [r3, #48]	; 0x30
 80011b8:	e023      	b.n	8001202 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	3b41      	subs	r3, #65	; 0x41
 80011cc:	221f      	movs	r2, #31
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	43da      	mvns	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	400a      	ands	r2, r1
 80011da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	4618      	mov	r0, r3
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	4613      	mov	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4413      	add	r3, r2
 80011f4:	3b41      	subs	r3, #65	; 0x41
 80011f6:	fa00 f203 	lsl.w	r2, r0, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	430a      	orrs	r2, r1
 8001200:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001202:	4b22      	ldr	r3, [pc, #136]	; (800128c <HAL_ADC_ConfigChannel+0x234>)
 8001204:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a21      	ldr	r2, [pc, #132]	; (8001290 <HAL_ADC_ConfigChannel+0x238>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d109      	bne.n	8001224 <HAL_ADC_ConfigChannel+0x1cc>
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b12      	cmp	r3, #18
 8001216:	d105      	bne.n	8001224 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a19      	ldr	r2, [pc, #100]	; (8001290 <HAL_ADC_ConfigChannel+0x238>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d123      	bne.n	8001276 <HAL_ADC_ConfigChannel+0x21e>
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b10      	cmp	r3, #16
 8001234:	d003      	beq.n	800123e <HAL_ADC_ConfigChannel+0x1e6>
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2b11      	cmp	r3, #17
 800123c:	d11b      	bne.n	8001276 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	605a      	str	r2, [r3, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b10      	cmp	r3, #16
 8001250:	d111      	bne.n	8001276 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <HAL_ADC_ConfigChannel+0x23c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a10      	ldr	r2, [pc, #64]	; (8001298 <HAL_ADC_ConfigChannel+0x240>)
 8001258:	fba2 2303 	umull	r2, r3, r2, r3
 800125c:	0c9a      	lsrs	r2, r3, #18
 800125e:	4613      	mov	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4413      	add	r3, r2
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001268:	e002      	b.n	8001270 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	3b01      	subs	r3, #1
 800126e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f9      	bne.n	800126a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	40012300 	.word	0x40012300
 8001290:	40012000 	.word	0x40012000
 8001294:	20000000 	.word	0x20000000
 8001298:	431bde83 	.word	0x431bde83

0800129c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012a4:	4b79      	ldr	r3, [pc, #484]	; (800148c <ADC_Init+0x1f0>)
 80012a6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	685a      	ldr	r2, [r3, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	431a      	orrs	r2, r3
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	685a      	ldr	r2, [r3, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80012d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	6859      	ldr	r1, [r3, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	691b      	ldr	r3, [r3, #16]
 80012dc:	021a      	lsls	r2, r3, #8
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	430a      	orrs	r2, r1
 80012e4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	685a      	ldr	r2, [r3, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80012f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	6859      	ldr	r1, [r3, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	430a      	orrs	r2, r1
 8001306:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001316:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	6899      	ldr	r1, [r3, #8]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	68da      	ldr	r2, [r3, #12]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	430a      	orrs	r2, r1
 8001328:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800132e:	4a58      	ldr	r2, [pc, #352]	; (8001490 <ADC_Init+0x1f4>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d022      	beq.n	800137a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	689a      	ldr	r2, [r3, #8]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001342:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	6899      	ldr	r1, [r3, #8]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	430a      	orrs	r2, r1
 8001354:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689a      	ldr	r2, [r3, #8]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001364:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	6899      	ldr	r1, [r3, #8]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	430a      	orrs	r2, r1
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	e00f      	b.n	800139a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689a      	ldr	r2, [r3, #8]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001388:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001398:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f022 0202 	bic.w	r2, r2, #2
 80013a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6899      	ldr	r1, [r3, #8]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	7e1b      	ldrb	r3, [r3, #24]
 80013b4:	005a      	lsls	r2, r3, #1
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	430a      	orrs	r2, r1
 80013bc:	609a      	str	r2, [r3, #8]

  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d01b      	beq.n	8001400 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013d6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80013e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	6859      	ldr	r1, [r3, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f2:	3b01      	subs	r3, #1
 80013f4:	035a      	lsls	r2, r3, #13
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	430a      	orrs	r2, r1
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	e007      	b.n	8001410 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	685a      	ldr	r2, [r3, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800140e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800141e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	3b01      	subs	r3, #1
 800142c:	051a      	lsls	r2, r3, #20
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	430a      	orrs	r2, r1
 8001434:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	689a      	ldr	r2, [r3, #8]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001444:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	6899      	ldr	r1, [r3, #8]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001452:	025a      	lsls	r2, r3, #9
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	430a      	orrs	r2, r1
 800145a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	689a      	ldr	r2, [r3, #8]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800146a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6899      	ldr	r1, [r3, #8]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	029a      	lsls	r2, r3, #10
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	430a      	orrs	r2, r1
 800147e:	609a      	str	r2, [r3, #8]
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	40012300 	.word	0x40012300
 8001490:	0f000001 	.word	0x0f000001

08001494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014c6:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	60d3      	str	r3, [r2, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014e0:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <__NVIC_GetPriorityGrouping+0x18>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	0a1b      	lsrs	r3, r3, #8
 80014e6:	f003 0307 	and.w	r3, r3, #7
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	db0b      	blt.n	8001522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	f003 021f 	and.w	r2, r3, #31
 8001510:	4907      	ldr	r1, [pc, #28]	; (8001530 <__NVIC_EnableIRQ+0x38>)
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	095b      	lsrs	r3, r3, #5
 8001518:	2001      	movs	r0, #1
 800151a:	fa00 f202 	lsl.w	r2, r0, r2
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000e100 	.word	0xe000e100

08001534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	6039      	str	r1, [r7, #0]
 800153e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001544:	2b00      	cmp	r3, #0
 8001546:	db0a      	blt.n	800155e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	b2da      	uxtb	r2, r3
 800154c:	490c      	ldr	r1, [pc, #48]	; (8001580 <__NVIC_SetPriority+0x4c>)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	0112      	lsls	r2, r2, #4
 8001554:	b2d2      	uxtb	r2, r2
 8001556:	440b      	add	r3, r1
 8001558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800155c:	e00a      	b.n	8001574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4908      	ldr	r1, [pc, #32]	; (8001584 <__NVIC_SetPriority+0x50>)
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	3b04      	subs	r3, #4
 800156c:	0112      	lsls	r2, r2, #4
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	440b      	add	r3, r1
 8001572:	761a      	strb	r2, [r3, #24]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	e000e100 	.word	0xe000e100
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001588:	b480      	push	{r7}
 800158a:	b089      	sub	sp, #36	; 0x24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	f1c3 0307 	rsb	r3, r3, #7
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	bf28      	it	cs
 80015a6:	2304      	movcs	r3, #4
 80015a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3304      	adds	r3, #4
 80015ae:	2b06      	cmp	r3, #6
 80015b0:	d902      	bls.n	80015b8 <NVIC_EncodePriority+0x30>
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	3b03      	subs	r3, #3
 80015b6:	e000      	b.n	80015ba <NVIC_EncodePriority+0x32>
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015bc:	f04f 32ff 	mov.w	r2, #4294967295
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43da      	mvns	r2, r3
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	401a      	ands	r2, r3
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015d0:	f04f 31ff 	mov.w	r1, #4294967295
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	43d9      	mvns	r1, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e0:	4313      	orrs	r3, r2
         );
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3724      	adds	r7, #36	; 0x24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
	...

080015f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3b01      	subs	r3, #1
 80015fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001600:	d301      	bcc.n	8001606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001602:	2301      	movs	r3, #1
 8001604:	e00f      	b.n	8001626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001606:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <SysTick_Config+0x40>)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3b01      	subs	r3, #1
 800160c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800160e:	210f      	movs	r1, #15
 8001610:	f04f 30ff 	mov.w	r0, #4294967295
 8001614:	f7ff ff8e 	bl	8001534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <SysTick_Config+0x40>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800161e:	4b04      	ldr	r3, [pc, #16]	; (8001630 <SysTick_Config+0x40>)
 8001620:	2207      	movs	r2, #7
 8001622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	e000e010 	.word	0xe000e010

08001634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff29 	bl	8001494 <__NVIC_SetPriorityGrouping>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800164a:	b580      	push	{r7, lr}
 800164c:	b086      	sub	sp, #24
 800164e:	af00      	add	r7, sp, #0
 8001650:	4603      	mov	r3, r0
 8001652:	60b9      	str	r1, [r7, #8]
 8001654:	607a      	str	r2, [r7, #4]
 8001656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800165c:	f7ff ff3e 	bl	80014dc <__NVIC_GetPriorityGrouping>
 8001660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	68b9      	ldr	r1, [r7, #8]
 8001666:	6978      	ldr	r0, [r7, #20]
 8001668:	f7ff ff8e 	bl	8001588 <NVIC_EncodePriority>
 800166c:	4602      	mov	r2, r0
 800166e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ff5d 	bl	8001534 <__NVIC_SetPriority>
}
 800167a:	bf00      	nop
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	4603      	mov	r3, r0
 800168a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800168c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff31 	bl	80014f8 <__NVIC_EnableIRQ>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff ffa2 	bl	80015f0 <SysTick_Config>
 80016ac:	4603      	mov	r3, r0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	; 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
 80016d2:	e159      	b.n	8001988 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016d4:	2201      	movs	r2, #1
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	f040 8148 	bne.w	8001982 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d005      	beq.n	800170a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001706:	2b02      	cmp	r3, #2
 8001708:	d130      	bne.n	800176c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	2203      	movs	r2, #3
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4013      	ands	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001740:	2201      	movs	r2, #1
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	091b      	lsrs	r3, r3, #4
 8001756:	f003 0201 	and.w	r2, r3, #1
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	2b03      	cmp	r3, #3
 8001776:	d017      	beq.n	80017a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	2203      	movs	r2, #3
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	4013      	ands	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d123      	bne.n	80017fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	08da      	lsrs	r2, r3, #3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3208      	adds	r2, #8
 80017bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	220f      	movs	r2, #15
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	691a      	ldr	r2, [r3, #16]
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	08da      	lsrs	r2, r3, #3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	3208      	adds	r2, #8
 80017f6:	69b9      	ldr	r1, [r7, #24]
 80017f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	2203      	movs	r2, #3
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0203 	and.w	r2, r3, #3
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 80a2 	beq.w	8001982 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	4b57      	ldr	r3, [pc, #348]	; (80019a0 <HAL_GPIO_Init+0x2e8>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001846:	4a56      	ldr	r2, [pc, #344]	; (80019a0 <HAL_GPIO_Init+0x2e8>)
 8001848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800184c:	6453      	str	r3, [r2, #68]	; 0x44
 800184e:	4b54      	ldr	r3, [pc, #336]	; (80019a0 <HAL_GPIO_Init+0x2e8>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001852:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800185a:	4a52      	ldr	r2, [pc, #328]	; (80019a4 <HAL_GPIO_Init+0x2ec>)
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	089b      	lsrs	r3, r3, #2
 8001860:	3302      	adds	r3, #2
 8001862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	f003 0303 	and.w	r3, r3, #3
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	220f      	movs	r2, #15
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4013      	ands	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a49      	ldr	r2, [pc, #292]	; (80019a8 <HAL_GPIO_Init+0x2f0>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d019      	beq.n	80018ba <HAL_GPIO_Init+0x202>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a48      	ldr	r2, [pc, #288]	; (80019ac <HAL_GPIO_Init+0x2f4>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d013      	beq.n	80018b6 <HAL_GPIO_Init+0x1fe>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a47      	ldr	r2, [pc, #284]	; (80019b0 <HAL_GPIO_Init+0x2f8>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d00d      	beq.n	80018b2 <HAL_GPIO_Init+0x1fa>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a46      	ldr	r2, [pc, #280]	; (80019b4 <HAL_GPIO_Init+0x2fc>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d007      	beq.n	80018ae <HAL_GPIO_Init+0x1f6>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a45      	ldr	r2, [pc, #276]	; (80019b8 <HAL_GPIO_Init+0x300>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d101      	bne.n	80018aa <HAL_GPIO_Init+0x1f2>
 80018a6:	2304      	movs	r3, #4
 80018a8:	e008      	b.n	80018bc <HAL_GPIO_Init+0x204>
 80018aa:	2307      	movs	r3, #7
 80018ac:	e006      	b.n	80018bc <HAL_GPIO_Init+0x204>
 80018ae:	2303      	movs	r3, #3
 80018b0:	e004      	b.n	80018bc <HAL_GPIO_Init+0x204>
 80018b2:	2302      	movs	r3, #2
 80018b4:	e002      	b.n	80018bc <HAL_GPIO_Init+0x204>
 80018b6:	2301      	movs	r3, #1
 80018b8:	e000      	b.n	80018bc <HAL_GPIO_Init+0x204>
 80018ba:	2300      	movs	r3, #0
 80018bc:	69fa      	ldr	r2, [r7, #28]
 80018be:	f002 0203 	and.w	r2, r2, #3
 80018c2:	0092      	lsls	r2, r2, #2
 80018c4:	4093      	lsls	r3, r2
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018cc:	4935      	ldr	r1, [pc, #212]	; (80019a4 <HAL_GPIO_Init+0x2ec>)
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	089b      	lsrs	r3, r3, #2
 80018d2:	3302      	adds	r3, #2
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018da:	4b38      	ldr	r3, [pc, #224]	; (80019bc <HAL_GPIO_Init+0x304>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	43db      	mvns	r3, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4013      	ands	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018fe:	4a2f      	ldr	r2, [pc, #188]	; (80019bc <HAL_GPIO_Init+0x304>)
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001904:	4b2d      	ldr	r3, [pc, #180]	; (80019bc <HAL_GPIO_Init+0x304>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	43db      	mvns	r3, r3
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4013      	ands	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d003      	beq.n	8001928 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	4313      	orrs	r3, r2
 8001926:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001928:	4a24      	ldr	r2, [pc, #144]	; (80019bc <HAL_GPIO_Init+0x304>)
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800192e:	4b23      	ldr	r3, [pc, #140]	; (80019bc <HAL_GPIO_Init+0x304>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	43db      	mvns	r3, r3
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4013      	ands	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001952:	4a1a      	ldr	r2, [pc, #104]	; (80019bc <HAL_GPIO_Init+0x304>)
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001958:	4b18      	ldr	r3, [pc, #96]	; (80019bc <HAL_GPIO_Init+0x304>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	43db      	mvns	r3, r3
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d003      	beq.n	800197c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	4313      	orrs	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800197c:	4a0f      	ldr	r2, [pc, #60]	; (80019bc <HAL_GPIO_Init+0x304>)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3301      	adds	r3, #1
 8001986:	61fb      	str	r3, [r7, #28]
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	2b0f      	cmp	r3, #15
 800198c:	f67f aea2 	bls.w	80016d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001990:	bf00      	nop
 8001992:	bf00      	nop
 8001994:	3724      	adds	r7, #36	; 0x24
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40013800 	.word	0x40013800
 80019a8:	40020000 	.word	0x40020000
 80019ac:	40020400 	.word	0x40020400
 80019b0:	40020800 	.word	0x40020800
 80019b4:	40020c00 	.word	0x40020c00
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40013c00 	.word	0x40013c00

080019c0 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019d2:	887a      	ldrh	r2, [r7, #2]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4013      	ands	r3, r2
 80019d8:	041a      	lsls	r2, r3, #16
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	43d9      	mvns	r1, r3
 80019de:	887b      	ldrh	r3, [r7, #2]
 80019e0:	400b      	ands	r3, r1
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	619a      	str	r2, [r3, #24]
}
 80019e8:	bf00      	nop
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80019fe:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a00:	695a      	ldr	r2, [r3, #20]
 8001a02:	88fb      	ldrh	r3, [r7, #6]
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d006      	beq.n	8001a18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a0a:	4a05      	ldr	r2, [pc, #20]	; (8001a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a0c:	88fb      	ldrh	r3, [r7, #6]
 8001a0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a10:	88fb      	ldrh	r3, [r7, #6]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe ff12 	bl	800083c <HAL_GPIO_EXTI_Callback>
  }
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40013c00 	.word	0x40013c00

08001a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a28:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000000 	.word	0x20000000

08001a3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a40:	f7ff fff0 	bl	8001a24 <HAL_RCC_GetHCLKFreq>
 8001a44:	4602      	mov	r2, r0
 8001a46:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	0a9b      	lsrs	r3, r3, #10
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	4903      	ldr	r1, [pc, #12]	; (8001a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a52:	5ccb      	ldrb	r3, [r1, r3]
 8001a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	08003468 	.word	0x08003468

08001a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a68:	f7ff ffdc 	bl	8001a24 <HAL_RCC_GetHCLKFreq>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	0b5b      	lsrs	r3, r3, #13
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	4903      	ldr	r1, [pc, #12]	; (8001a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a7a:	5ccb      	ldrb	r3, [r1, r3]
 8001a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40023800 	.word	0x40023800
 8001a88:	08003468 	.word	0x08003468

08001a8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d122      	bne.n	8001ae8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d11b      	bne.n	8001ae8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f06f 0202 	mvn.w	r2, #2
 8001ab8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d003      	beq.n	8001ad6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f8ee 	bl	8001cb0 <HAL_TIM_IC_CaptureCallback>
 8001ad4:	e005      	b.n	8001ae2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 f8e0 	bl	8001c9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 f8f1 	bl	8001cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d122      	bne.n	8001b3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d11b      	bne.n	8001b3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f06f 0204 	mvn.w	r2, #4
 8001b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2202      	movs	r2, #2
 8001b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 f8c4 	bl	8001cb0 <HAL_TIM_IC_CaptureCallback>
 8001b28:	e005      	b.n	8001b36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f000 f8b6 	bl	8001c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 f8c7 	bl	8001cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	2b08      	cmp	r3, #8
 8001b48:	d122      	bne.n	8001b90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	f003 0308 	and.w	r3, r3, #8
 8001b54:	2b08      	cmp	r3, #8
 8001b56:	d11b      	bne.n	8001b90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f06f 0208 	mvn.w	r2, #8
 8001b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2204      	movs	r2, #4
 8001b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f89a 	bl	8001cb0 <HAL_TIM_IC_CaptureCallback>
 8001b7c:	e005      	b.n	8001b8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f88c 	bl	8001c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f89d 	bl	8001cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	f003 0310 	and.w	r3, r3, #16
 8001b9a:	2b10      	cmp	r3, #16
 8001b9c:	d122      	bne.n	8001be4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	f003 0310 	and.w	r3, r3, #16
 8001ba8:	2b10      	cmp	r3, #16
 8001baa:	d11b      	bne.n	8001be4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f06f 0210 	mvn.w	r2, #16
 8001bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2208      	movs	r2, #8
 8001bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f870 	bl	8001cb0 <HAL_TIM_IC_CaptureCallback>
 8001bd0:	e005      	b.n	8001bde <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 f862 	bl	8001c9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f000 f873 	bl	8001cc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d10e      	bne.n	8001c10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d107      	bne.n	8001c10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f06f 0201 	mvn.w	r2, #1
 8001c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7fe fe7e 	bl	800090c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	691b      	ldr	r3, [r3, #16]
 8001c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c1a:	2b80      	cmp	r3, #128	; 0x80
 8001c1c:	d10e      	bne.n	8001c3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c28:	2b80      	cmp	r3, #128	; 0x80
 8001c2a:	d107      	bne.n	8001c3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f862 	bl	8001d00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c46:	2b40      	cmp	r3, #64	; 0x40
 8001c48:	d10e      	bne.n	8001c68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c54:	2b40      	cmp	r3, #64	; 0x40
 8001c56:	d107      	bne.n	8001c68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f838 	bl	8001cd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	f003 0320 	and.w	r3, r3, #32
 8001c72:	2b20      	cmp	r3, #32
 8001c74:	d10e      	bne.n	8001c94 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	f003 0320 	and.w	r3, r3, #32
 8001c80:	2b20      	cmp	r3, #32
 8001c82:	d107      	bne.n	8001c94 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f06f 0220 	mvn.w	r2, #32
 8001c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f82c 	bl	8001cec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e03f      	b.n	8001da6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d106      	bne.n	8001d40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7fe febe 	bl	8000abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2224      	movs	r2, #36	; 0x24
 8001d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68da      	ldr	r2, [r3, #12]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f929 	bl	8001fb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	691a      	ldr	r2, [r3, #16]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	695a      	ldr	r2, [r3, #20]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2220      	movs	r2, #32
 8001d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2220      	movs	r2, #32
 8001da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b08a      	sub	sp, #40	; 0x28
 8001db2:	af02      	add	r7, sp, #8
 8001db4:	60f8      	str	r0, [r7, #12]
 8001db6:	60b9      	str	r1, [r7, #8]
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b20      	cmp	r3, #32
 8001dcc:	d17c      	bne.n	8001ec8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <HAL_UART_Transmit+0x2c>
 8001dd4:	88fb      	ldrh	r3, [r7, #6]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e075      	b.n	8001eca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d101      	bne.n	8001dec <HAL_UART_Transmit+0x3e>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e06e      	b.n	8001eca <HAL_UART_Transmit+0x11c>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2221      	movs	r2, #33	; 0x21
 8001dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e02:	f7fe fff7 	bl	8000df4 <HAL_GetTick>
 8001e06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	88fa      	ldrh	r2, [r7, #6]
 8001e0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	88fa      	ldrh	r2, [r7, #6]
 8001e12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e1c:	d108      	bne.n	8001e30 <HAL_UART_Transmit+0x82>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	691b      	ldr	r3, [r3, #16]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d104      	bne.n	8001e30 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	e003      	b.n	8001e38 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001e40:	e02a      	b.n	8001e98 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2180      	movs	r1, #128	; 0x80
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f000 f840 	bl	8001ed2 <UART_WaitOnFlagUntilTimeout>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e036      	b.n	8001eca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10b      	bne.n	8001e7a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	3302      	adds	r3, #2
 8001e76:	61bb      	str	r3, [r7, #24]
 8001e78:	e007      	b.n	8001e8a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	3301      	adds	r3, #1
 8001e88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	3b01      	subs	r3, #1
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1cf      	bne.n	8001e42 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2140      	movs	r1, #64	; 0x40
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f000 f810 	bl	8001ed2 <UART_WaitOnFlagUntilTimeout>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e006      	b.n	8001eca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e000      	b.n	8001eca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001ec8:	2302      	movs	r3, #2
  }
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3720      	adds	r7, #32
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b090      	sub	sp, #64	; 0x40
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	603b      	str	r3, [r7, #0]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ee2:	e050      	b.n	8001f86 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ee4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eea:	d04c      	beq.n	8001f86 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001eec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d007      	beq.n	8001f02 <UART_WaitOnFlagUntilTimeout+0x30>
 8001ef2:	f7fe ff7f 	bl	8000df4 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d241      	bcs.n	8001f86 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	330c      	adds	r3, #12
 8001f08:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f0c:	e853 3f00 	ldrex	r3, [r3]
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	330c      	adds	r3, #12
 8001f20:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f22:	637a      	str	r2, [r7, #52]	; 0x34
 8001f24:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f26:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f2a:	e841 2300 	strex	r3, r2, [r1]
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1e5      	bne.n	8001f02 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	3314      	adds	r3, #20
 8001f3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	e853 3f00 	ldrex	r3, [r3]
 8001f44:	613b      	str	r3, [r7, #16]
   return(result);
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	f023 0301 	bic.w	r3, r3, #1
 8001f4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	3314      	adds	r3, #20
 8001f54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f56:	623a      	str	r2, [r7, #32]
 8001f58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f5a:	69f9      	ldr	r1, [r7, #28]
 8001f5c:	6a3a      	ldr	r2, [r7, #32]
 8001f5e:	e841 2300 	strex	r3, r2, [r1]
 8001f62:	61bb      	str	r3, [r7, #24]
   return(result);
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1e5      	bne.n	8001f36 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2220      	movs	r2, #32
 8001f76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e00f      	b.n	8001fa6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	68ba      	ldr	r2, [r7, #8]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	bf0c      	ite	eq
 8001f96:	2301      	moveq	r3, #1
 8001f98:	2300      	movne	r3, #0
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d09f      	beq.n	8001ee4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3740      	adds	r7, #64	; 0x40
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fb4:	b0c0      	sub	sp, #256	; 0x100
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	691b      	ldr	r3, [r3, #16]
 8001fc4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fcc:	68d9      	ldr	r1, [r3, #12]
 8001fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	ea40 0301 	orr.w	r3, r0, r1
 8001fd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002008:	f021 010c 	bic.w	r1, r1, #12
 800200c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002016:	430b      	orrs	r3, r1
 8002018:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800201a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800202a:	6999      	ldr	r1, [r3, #24]
 800202c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	ea40 0301 	orr.w	r3, r0, r1
 8002036:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	4b8f      	ldr	r3, [pc, #572]	; (800227c <UART_SetConfig+0x2cc>)
 8002040:	429a      	cmp	r2, r3
 8002042:	d005      	beq.n	8002050 <UART_SetConfig+0xa0>
 8002044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	4b8d      	ldr	r3, [pc, #564]	; (8002280 <UART_SetConfig+0x2d0>)
 800204c:	429a      	cmp	r2, r3
 800204e:	d104      	bne.n	800205a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002050:	f7ff fd08 	bl	8001a64 <HAL_RCC_GetPCLK2Freq>
 8002054:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002058:	e003      	b.n	8002062 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800205a:	f7ff fcef 	bl	8001a3c <HAL_RCC_GetPCLK1Freq>
 800205e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800206c:	f040 810c 	bne.w	8002288 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002070:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002074:	2200      	movs	r2, #0
 8002076:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800207a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800207e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002082:	4622      	mov	r2, r4
 8002084:	462b      	mov	r3, r5
 8002086:	1891      	adds	r1, r2, r2
 8002088:	65b9      	str	r1, [r7, #88]	; 0x58
 800208a:	415b      	adcs	r3, r3
 800208c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800208e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002092:	4621      	mov	r1, r4
 8002094:	eb12 0801 	adds.w	r8, r2, r1
 8002098:	4629      	mov	r1, r5
 800209a:	eb43 0901 	adc.w	r9, r3, r1
 800209e:	f04f 0200 	mov.w	r2, #0
 80020a2:	f04f 0300 	mov.w	r3, #0
 80020a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020b2:	4690      	mov	r8, r2
 80020b4:	4699      	mov	r9, r3
 80020b6:	4623      	mov	r3, r4
 80020b8:	eb18 0303 	adds.w	r3, r8, r3
 80020bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80020c0:	462b      	mov	r3, r5
 80020c2:	eb49 0303 	adc.w	r3, r9, r3
 80020c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80020ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80020d6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80020da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80020de:	460b      	mov	r3, r1
 80020e0:	18db      	adds	r3, r3, r3
 80020e2:	653b      	str	r3, [r7, #80]	; 0x50
 80020e4:	4613      	mov	r3, r2
 80020e6:	eb42 0303 	adc.w	r3, r2, r3
 80020ea:	657b      	str	r3, [r7, #84]	; 0x54
 80020ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80020f4:	f7fe f8c4 	bl	8000280 <__aeabi_uldivmod>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4b61      	ldr	r3, [pc, #388]	; (8002284 <UART_SetConfig+0x2d4>)
 80020fe:	fba3 2302 	umull	r2, r3, r3, r2
 8002102:	095b      	lsrs	r3, r3, #5
 8002104:	011c      	lsls	r4, r3, #4
 8002106:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800210a:	2200      	movs	r2, #0
 800210c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002110:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002114:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002118:	4642      	mov	r2, r8
 800211a:	464b      	mov	r3, r9
 800211c:	1891      	adds	r1, r2, r2
 800211e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002120:	415b      	adcs	r3, r3
 8002122:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002124:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002128:	4641      	mov	r1, r8
 800212a:	eb12 0a01 	adds.w	sl, r2, r1
 800212e:	4649      	mov	r1, r9
 8002130:	eb43 0b01 	adc.w	fp, r3, r1
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	f04f 0300 	mov.w	r3, #0
 800213c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002140:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002144:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002148:	4692      	mov	sl, r2
 800214a:	469b      	mov	fp, r3
 800214c:	4643      	mov	r3, r8
 800214e:	eb1a 0303 	adds.w	r3, sl, r3
 8002152:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002156:	464b      	mov	r3, r9
 8002158:	eb4b 0303 	adc.w	r3, fp, r3
 800215c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800216c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002170:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002174:	460b      	mov	r3, r1
 8002176:	18db      	adds	r3, r3, r3
 8002178:	643b      	str	r3, [r7, #64]	; 0x40
 800217a:	4613      	mov	r3, r2
 800217c:	eb42 0303 	adc.w	r3, r2, r3
 8002180:	647b      	str	r3, [r7, #68]	; 0x44
 8002182:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002186:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800218a:	f7fe f879 	bl	8000280 <__aeabi_uldivmod>
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	4611      	mov	r1, r2
 8002194:	4b3b      	ldr	r3, [pc, #236]	; (8002284 <UART_SetConfig+0x2d4>)
 8002196:	fba3 2301 	umull	r2, r3, r3, r1
 800219a:	095b      	lsrs	r3, r3, #5
 800219c:	2264      	movs	r2, #100	; 0x64
 800219e:	fb02 f303 	mul.w	r3, r2, r3
 80021a2:	1acb      	subs	r3, r1, r3
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80021aa:	4b36      	ldr	r3, [pc, #216]	; (8002284 <UART_SetConfig+0x2d4>)
 80021ac:	fba3 2302 	umull	r2, r3, r3, r2
 80021b0:	095b      	lsrs	r3, r3, #5
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021b8:	441c      	add	r4, r3
 80021ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021be:	2200      	movs	r2, #0
 80021c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021c4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80021c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80021cc:	4642      	mov	r2, r8
 80021ce:	464b      	mov	r3, r9
 80021d0:	1891      	adds	r1, r2, r2
 80021d2:	63b9      	str	r1, [r7, #56]	; 0x38
 80021d4:	415b      	adcs	r3, r3
 80021d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021dc:	4641      	mov	r1, r8
 80021de:	1851      	adds	r1, r2, r1
 80021e0:	6339      	str	r1, [r7, #48]	; 0x30
 80021e2:	4649      	mov	r1, r9
 80021e4:	414b      	adcs	r3, r1
 80021e6:	637b      	str	r3, [r7, #52]	; 0x34
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	f04f 0300 	mov.w	r3, #0
 80021f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80021f4:	4659      	mov	r1, fp
 80021f6:	00cb      	lsls	r3, r1, #3
 80021f8:	4651      	mov	r1, sl
 80021fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021fe:	4651      	mov	r1, sl
 8002200:	00ca      	lsls	r2, r1, #3
 8002202:	4610      	mov	r0, r2
 8002204:	4619      	mov	r1, r3
 8002206:	4603      	mov	r3, r0
 8002208:	4642      	mov	r2, r8
 800220a:	189b      	adds	r3, r3, r2
 800220c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002210:	464b      	mov	r3, r9
 8002212:	460a      	mov	r2, r1
 8002214:	eb42 0303 	adc.w	r3, r2, r3
 8002218:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800221c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002228:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800222c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002230:	460b      	mov	r3, r1
 8002232:	18db      	adds	r3, r3, r3
 8002234:	62bb      	str	r3, [r7, #40]	; 0x28
 8002236:	4613      	mov	r3, r2
 8002238:	eb42 0303 	adc.w	r3, r2, r3
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800223e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002242:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002246:	f7fe f81b 	bl	8000280 <__aeabi_uldivmod>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <UART_SetConfig+0x2d4>)
 8002250:	fba3 1302 	umull	r1, r3, r3, r2
 8002254:	095b      	lsrs	r3, r3, #5
 8002256:	2164      	movs	r1, #100	; 0x64
 8002258:	fb01 f303 	mul.w	r3, r1, r3
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	3332      	adds	r3, #50	; 0x32
 8002262:	4a08      	ldr	r2, [pc, #32]	; (8002284 <UART_SetConfig+0x2d4>)
 8002264:	fba2 2303 	umull	r2, r3, r2, r3
 8002268:	095b      	lsrs	r3, r3, #5
 800226a:	f003 0207 	and.w	r2, r3, #7
 800226e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4422      	add	r2, r4
 8002276:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002278:	e105      	b.n	8002486 <UART_SetConfig+0x4d6>
 800227a:	bf00      	nop
 800227c:	40011000 	.word	0x40011000
 8002280:	40011400 	.word	0x40011400
 8002284:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002288:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800228c:	2200      	movs	r2, #0
 800228e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002292:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002296:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800229a:	4642      	mov	r2, r8
 800229c:	464b      	mov	r3, r9
 800229e:	1891      	adds	r1, r2, r2
 80022a0:	6239      	str	r1, [r7, #32]
 80022a2:	415b      	adcs	r3, r3
 80022a4:	627b      	str	r3, [r7, #36]	; 0x24
 80022a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022aa:	4641      	mov	r1, r8
 80022ac:	1854      	adds	r4, r2, r1
 80022ae:	4649      	mov	r1, r9
 80022b0:	eb43 0501 	adc.w	r5, r3, r1
 80022b4:	f04f 0200 	mov.w	r2, #0
 80022b8:	f04f 0300 	mov.w	r3, #0
 80022bc:	00eb      	lsls	r3, r5, #3
 80022be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022c2:	00e2      	lsls	r2, r4, #3
 80022c4:	4614      	mov	r4, r2
 80022c6:	461d      	mov	r5, r3
 80022c8:	4643      	mov	r3, r8
 80022ca:	18e3      	adds	r3, r4, r3
 80022cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80022d0:	464b      	mov	r3, r9
 80022d2:	eb45 0303 	adc.w	r3, r5, r3
 80022d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80022da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80022e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022ea:	f04f 0200 	mov.w	r2, #0
 80022ee:	f04f 0300 	mov.w	r3, #0
 80022f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80022f6:	4629      	mov	r1, r5
 80022f8:	008b      	lsls	r3, r1, #2
 80022fa:	4621      	mov	r1, r4
 80022fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002300:	4621      	mov	r1, r4
 8002302:	008a      	lsls	r2, r1, #2
 8002304:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002308:	f7fd ffba 	bl	8000280 <__aeabi_uldivmod>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4b60      	ldr	r3, [pc, #384]	; (8002494 <UART_SetConfig+0x4e4>)
 8002312:	fba3 2302 	umull	r2, r3, r3, r2
 8002316:	095b      	lsrs	r3, r3, #5
 8002318:	011c      	lsls	r4, r3, #4
 800231a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800231e:	2200      	movs	r2, #0
 8002320:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002324:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002328:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800232c:	4642      	mov	r2, r8
 800232e:	464b      	mov	r3, r9
 8002330:	1891      	adds	r1, r2, r2
 8002332:	61b9      	str	r1, [r7, #24]
 8002334:	415b      	adcs	r3, r3
 8002336:	61fb      	str	r3, [r7, #28]
 8002338:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800233c:	4641      	mov	r1, r8
 800233e:	1851      	adds	r1, r2, r1
 8002340:	6139      	str	r1, [r7, #16]
 8002342:	4649      	mov	r1, r9
 8002344:	414b      	adcs	r3, r1
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	f04f 0200 	mov.w	r2, #0
 800234c:	f04f 0300 	mov.w	r3, #0
 8002350:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002354:	4659      	mov	r1, fp
 8002356:	00cb      	lsls	r3, r1, #3
 8002358:	4651      	mov	r1, sl
 800235a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800235e:	4651      	mov	r1, sl
 8002360:	00ca      	lsls	r2, r1, #3
 8002362:	4610      	mov	r0, r2
 8002364:	4619      	mov	r1, r3
 8002366:	4603      	mov	r3, r0
 8002368:	4642      	mov	r2, r8
 800236a:	189b      	adds	r3, r3, r2
 800236c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002370:	464b      	mov	r3, r9
 8002372:	460a      	mov	r2, r1
 8002374:	eb42 0303 	adc.w	r3, r2, r3
 8002378:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800237c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	67bb      	str	r3, [r7, #120]	; 0x78
 8002386:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002394:	4649      	mov	r1, r9
 8002396:	008b      	lsls	r3, r1, #2
 8002398:	4641      	mov	r1, r8
 800239a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800239e:	4641      	mov	r1, r8
 80023a0:	008a      	lsls	r2, r1, #2
 80023a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80023a6:	f7fd ff6b 	bl	8000280 <__aeabi_uldivmod>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4b39      	ldr	r3, [pc, #228]	; (8002494 <UART_SetConfig+0x4e4>)
 80023b0:	fba3 1302 	umull	r1, r3, r3, r2
 80023b4:	095b      	lsrs	r3, r3, #5
 80023b6:	2164      	movs	r1, #100	; 0x64
 80023b8:	fb01 f303 	mul.w	r3, r1, r3
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	3332      	adds	r3, #50	; 0x32
 80023c2:	4a34      	ldr	r2, [pc, #208]	; (8002494 <UART_SetConfig+0x4e4>)
 80023c4:	fba2 2303 	umull	r2, r3, r2, r3
 80023c8:	095b      	lsrs	r3, r3, #5
 80023ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023ce:	441c      	add	r4, r3
 80023d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023d4:	2200      	movs	r2, #0
 80023d6:	673b      	str	r3, [r7, #112]	; 0x70
 80023d8:	677a      	str	r2, [r7, #116]	; 0x74
 80023da:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80023de:	4642      	mov	r2, r8
 80023e0:	464b      	mov	r3, r9
 80023e2:	1891      	adds	r1, r2, r2
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	415b      	adcs	r3, r3
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023ee:	4641      	mov	r1, r8
 80023f0:	1851      	adds	r1, r2, r1
 80023f2:	6039      	str	r1, [r7, #0]
 80023f4:	4649      	mov	r1, r9
 80023f6:	414b      	adcs	r3, r1
 80023f8:	607b      	str	r3, [r7, #4]
 80023fa:	f04f 0200 	mov.w	r2, #0
 80023fe:	f04f 0300 	mov.w	r3, #0
 8002402:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002406:	4659      	mov	r1, fp
 8002408:	00cb      	lsls	r3, r1, #3
 800240a:	4651      	mov	r1, sl
 800240c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002410:	4651      	mov	r1, sl
 8002412:	00ca      	lsls	r2, r1, #3
 8002414:	4610      	mov	r0, r2
 8002416:	4619      	mov	r1, r3
 8002418:	4603      	mov	r3, r0
 800241a:	4642      	mov	r2, r8
 800241c:	189b      	adds	r3, r3, r2
 800241e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002420:	464b      	mov	r3, r9
 8002422:	460a      	mov	r2, r1
 8002424:	eb42 0303 	adc.w	r3, r2, r3
 8002428:	66fb      	str	r3, [r7, #108]	; 0x6c
 800242a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	663b      	str	r3, [r7, #96]	; 0x60
 8002434:	667a      	str	r2, [r7, #100]	; 0x64
 8002436:	f04f 0200 	mov.w	r2, #0
 800243a:	f04f 0300 	mov.w	r3, #0
 800243e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002442:	4649      	mov	r1, r9
 8002444:	008b      	lsls	r3, r1, #2
 8002446:	4641      	mov	r1, r8
 8002448:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800244c:	4641      	mov	r1, r8
 800244e:	008a      	lsls	r2, r1, #2
 8002450:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002454:	f7fd ff14 	bl	8000280 <__aeabi_uldivmod>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <UART_SetConfig+0x4e4>)
 800245e:	fba3 1302 	umull	r1, r3, r3, r2
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	2164      	movs	r1, #100	; 0x64
 8002466:	fb01 f303 	mul.w	r3, r1, r3
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	011b      	lsls	r3, r3, #4
 800246e:	3332      	adds	r3, #50	; 0x32
 8002470:	4a08      	ldr	r2, [pc, #32]	; (8002494 <UART_SetConfig+0x4e4>)
 8002472:	fba2 2303 	umull	r2, r3, r2, r3
 8002476:	095b      	lsrs	r3, r3, #5
 8002478:	f003 020f 	and.w	r2, r3, #15
 800247c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4422      	add	r2, r4
 8002484:	609a      	str	r2, [r3, #8]
}
 8002486:	bf00      	nop
 8002488:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800248c:	46bd      	mov	sp, r7
 800248e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002492:	bf00      	nop
 8002494:	51eb851f 	.word	0x51eb851f

08002498 <__errno>:
 8002498:	4b01      	ldr	r3, [pc, #4]	; (80024a0 <__errno+0x8>)
 800249a:	6818      	ldr	r0, [r3, #0]
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	2000000c 	.word	0x2000000c

080024a4 <__libc_init_array>:
 80024a4:	b570      	push	{r4, r5, r6, lr}
 80024a6:	4d0d      	ldr	r5, [pc, #52]	; (80024dc <__libc_init_array+0x38>)
 80024a8:	4c0d      	ldr	r4, [pc, #52]	; (80024e0 <__libc_init_array+0x3c>)
 80024aa:	1b64      	subs	r4, r4, r5
 80024ac:	10a4      	asrs	r4, r4, #2
 80024ae:	2600      	movs	r6, #0
 80024b0:	42a6      	cmp	r6, r4
 80024b2:	d109      	bne.n	80024c8 <__libc_init_array+0x24>
 80024b4:	4d0b      	ldr	r5, [pc, #44]	; (80024e4 <__libc_init_array+0x40>)
 80024b6:	4c0c      	ldr	r4, [pc, #48]	; (80024e8 <__libc_init_array+0x44>)
 80024b8:	f000 ffae 	bl	8003418 <_init>
 80024bc:	1b64      	subs	r4, r4, r5
 80024be:	10a4      	asrs	r4, r4, #2
 80024c0:	2600      	movs	r6, #0
 80024c2:	42a6      	cmp	r6, r4
 80024c4:	d105      	bne.n	80024d2 <__libc_init_array+0x2e>
 80024c6:	bd70      	pop	{r4, r5, r6, pc}
 80024c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80024cc:	4798      	blx	r3
 80024ce:	3601      	adds	r6, #1
 80024d0:	e7ee      	b.n	80024b0 <__libc_init_array+0xc>
 80024d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80024d6:	4798      	blx	r3
 80024d8:	3601      	adds	r6, #1
 80024da:	e7f2      	b.n	80024c2 <__libc_init_array+0x1e>
 80024dc:	08003510 	.word	0x08003510
 80024e0:	08003510 	.word	0x08003510
 80024e4:	08003510 	.word	0x08003510
 80024e8:	08003514 	.word	0x08003514

080024ec <memset>:
 80024ec:	4402      	add	r2, r0
 80024ee:	4603      	mov	r3, r0
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d100      	bne.n	80024f6 <memset+0xa>
 80024f4:	4770      	bx	lr
 80024f6:	f803 1b01 	strb.w	r1, [r3], #1
 80024fa:	e7f9      	b.n	80024f0 <memset+0x4>

080024fc <iprintf>:
 80024fc:	b40f      	push	{r0, r1, r2, r3}
 80024fe:	4b0a      	ldr	r3, [pc, #40]	; (8002528 <iprintf+0x2c>)
 8002500:	b513      	push	{r0, r1, r4, lr}
 8002502:	681c      	ldr	r4, [r3, #0]
 8002504:	b124      	cbz	r4, 8002510 <iprintf+0x14>
 8002506:	69a3      	ldr	r3, [r4, #24]
 8002508:	b913      	cbnz	r3, 8002510 <iprintf+0x14>
 800250a:	4620      	mov	r0, r4
 800250c:	f000 f866 	bl	80025dc <__sinit>
 8002510:	ab05      	add	r3, sp, #20
 8002512:	9a04      	ldr	r2, [sp, #16]
 8002514:	68a1      	ldr	r1, [r4, #8]
 8002516:	9301      	str	r3, [sp, #4]
 8002518:	4620      	mov	r0, r4
 800251a:	f000 f9bd 	bl	8002898 <_vfiprintf_r>
 800251e:	b002      	add	sp, #8
 8002520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002524:	b004      	add	sp, #16
 8002526:	4770      	bx	lr
 8002528:	2000000c 	.word	0x2000000c

0800252c <std>:
 800252c:	2300      	movs	r3, #0
 800252e:	b510      	push	{r4, lr}
 8002530:	4604      	mov	r4, r0
 8002532:	e9c0 3300 	strd	r3, r3, [r0]
 8002536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800253a:	6083      	str	r3, [r0, #8]
 800253c:	8181      	strh	r1, [r0, #12]
 800253e:	6643      	str	r3, [r0, #100]	; 0x64
 8002540:	81c2      	strh	r2, [r0, #14]
 8002542:	6183      	str	r3, [r0, #24]
 8002544:	4619      	mov	r1, r3
 8002546:	2208      	movs	r2, #8
 8002548:	305c      	adds	r0, #92	; 0x5c
 800254a:	f7ff ffcf 	bl	80024ec <memset>
 800254e:	4b05      	ldr	r3, [pc, #20]	; (8002564 <std+0x38>)
 8002550:	6263      	str	r3, [r4, #36]	; 0x24
 8002552:	4b05      	ldr	r3, [pc, #20]	; (8002568 <std+0x3c>)
 8002554:	62a3      	str	r3, [r4, #40]	; 0x28
 8002556:	4b05      	ldr	r3, [pc, #20]	; (800256c <std+0x40>)
 8002558:	62e3      	str	r3, [r4, #44]	; 0x2c
 800255a:	4b05      	ldr	r3, [pc, #20]	; (8002570 <std+0x44>)
 800255c:	6224      	str	r4, [r4, #32]
 800255e:	6323      	str	r3, [r4, #48]	; 0x30
 8002560:	bd10      	pop	{r4, pc}
 8002562:	bf00      	nop
 8002564:	08002e41 	.word	0x08002e41
 8002568:	08002e63 	.word	0x08002e63
 800256c:	08002e9b 	.word	0x08002e9b
 8002570:	08002ebf 	.word	0x08002ebf

08002574 <_cleanup_r>:
 8002574:	4901      	ldr	r1, [pc, #4]	; (800257c <_cleanup_r+0x8>)
 8002576:	f000 b8af 	b.w	80026d8 <_fwalk_reent>
 800257a:	bf00      	nop
 800257c:	08003199 	.word	0x08003199

08002580 <__sfmoreglue>:
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	2268      	movs	r2, #104	; 0x68
 8002584:	1e4d      	subs	r5, r1, #1
 8002586:	4355      	muls	r5, r2
 8002588:	460e      	mov	r6, r1
 800258a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800258e:	f000 f8e5 	bl	800275c <_malloc_r>
 8002592:	4604      	mov	r4, r0
 8002594:	b140      	cbz	r0, 80025a8 <__sfmoreglue+0x28>
 8002596:	2100      	movs	r1, #0
 8002598:	e9c0 1600 	strd	r1, r6, [r0]
 800259c:	300c      	adds	r0, #12
 800259e:	60a0      	str	r0, [r4, #8]
 80025a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80025a4:	f7ff ffa2 	bl	80024ec <memset>
 80025a8:	4620      	mov	r0, r4
 80025aa:	bd70      	pop	{r4, r5, r6, pc}

080025ac <__sfp_lock_acquire>:
 80025ac:	4801      	ldr	r0, [pc, #4]	; (80025b4 <__sfp_lock_acquire+0x8>)
 80025ae:	f000 b8b3 	b.w	8002718 <__retarget_lock_acquire_recursive>
 80025b2:	bf00      	nop
 80025b4:	200001b1 	.word	0x200001b1

080025b8 <__sfp_lock_release>:
 80025b8:	4801      	ldr	r0, [pc, #4]	; (80025c0 <__sfp_lock_release+0x8>)
 80025ba:	f000 b8ae 	b.w	800271a <__retarget_lock_release_recursive>
 80025be:	bf00      	nop
 80025c0:	200001b1 	.word	0x200001b1

080025c4 <__sinit_lock_acquire>:
 80025c4:	4801      	ldr	r0, [pc, #4]	; (80025cc <__sinit_lock_acquire+0x8>)
 80025c6:	f000 b8a7 	b.w	8002718 <__retarget_lock_acquire_recursive>
 80025ca:	bf00      	nop
 80025cc:	200001b2 	.word	0x200001b2

080025d0 <__sinit_lock_release>:
 80025d0:	4801      	ldr	r0, [pc, #4]	; (80025d8 <__sinit_lock_release+0x8>)
 80025d2:	f000 b8a2 	b.w	800271a <__retarget_lock_release_recursive>
 80025d6:	bf00      	nop
 80025d8:	200001b2 	.word	0x200001b2

080025dc <__sinit>:
 80025dc:	b510      	push	{r4, lr}
 80025de:	4604      	mov	r4, r0
 80025e0:	f7ff fff0 	bl	80025c4 <__sinit_lock_acquire>
 80025e4:	69a3      	ldr	r3, [r4, #24]
 80025e6:	b11b      	cbz	r3, 80025f0 <__sinit+0x14>
 80025e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025ec:	f7ff bff0 	b.w	80025d0 <__sinit_lock_release>
 80025f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80025f4:	6523      	str	r3, [r4, #80]	; 0x50
 80025f6:	4b13      	ldr	r3, [pc, #76]	; (8002644 <__sinit+0x68>)
 80025f8:	4a13      	ldr	r2, [pc, #76]	; (8002648 <__sinit+0x6c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80025fe:	42a3      	cmp	r3, r4
 8002600:	bf04      	itt	eq
 8002602:	2301      	moveq	r3, #1
 8002604:	61a3      	streq	r3, [r4, #24]
 8002606:	4620      	mov	r0, r4
 8002608:	f000 f820 	bl	800264c <__sfp>
 800260c:	6060      	str	r0, [r4, #4]
 800260e:	4620      	mov	r0, r4
 8002610:	f000 f81c 	bl	800264c <__sfp>
 8002614:	60a0      	str	r0, [r4, #8]
 8002616:	4620      	mov	r0, r4
 8002618:	f000 f818 	bl	800264c <__sfp>
 800261c:	2200      	movs	r2, #0
 800261e:	60e0      	str	r0, [r4, #12]
 8002620:	2104      	movs	r1, #4
 8002622:	6860      	ldr	r0, [r4, #4]
 8002624:	f7ff ff82 	bl	800252c <std>
 8002628:	68a0      	ldr	r0, [r4, #8]
 800262a:	2201      	movs	r2, #1
 800262c:	2109      	movs	r1, #9
 800262e:	f7ff ff7d 	bl	800252c <std>
 8002632:	68e0      	ldr	r0, [r4, #12]
 8002634:	2202      	movs	r2, #2
 8002636:	2112      	movs	r1, #18
 8002638:	f7ff ff78 	bl	800252c <std>
 800263c:	2301      	movs	r3, #1
 800263e:	61a3      	str	r3, [r4, #24]
 8002640:	e7d2      	b.n	80025e8 <__sinit+0xc>
 8002642:	bf00      	nop
 8002644:	08003470 	.word	0x08003470
 8002648:	08002575 	.word	0x08002575

0800264c <__sfp>:
 800264c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800264e:	4607      	mov	r7, r0
 8002650:	f7ff ffac 	bl	80025ac <__sfp_lock_acquire>
 8002654:	4b1e      	ldr	r3, [pc, #120]	; (80026d0 <__sfp+0x84>)
 8002656:	681e      	ldr	r6, [r3, #0]
 8002658:	69b3      	ldr	r3, [r6, #24]
 800265a:	b913      	cbnz	r3, 8002662 <__sfp+0x16>
 800265c:	4630      	mov	r0, r6
 800265e:	f7ff ffbd 	bl	80025dc <__sinit>
 8002662:	3648      	adds	r6, #72	; 0x48
 8002664:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002668:	3b01      	subs	r3, #1
 800266a:	d503      	bpl.n	8002674 <__sfp+0x28>
 800266c:	6833      	ldr	r3, [r6, #0]
 800266e:	b30b      	cbz	r3, 80026b4 <__sfp+0x68>
 8002670:	6836      	ldr	r6, [r6, #0]
 8002672:	e7f7      	b.n	8002664 <__sfp+0x18>
 8002674:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002678:	b9d5      	cbnz	r5, 80026b0 <__sfp+0x64>
 800267a:	4b16      	ldr	r3, [pc, #88]	; (80026d4 <__sfp+0x88>)
 800267c:	60e3      	str	r3, [r4, #12]
 800267e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002682:	6665      	str	r5, [r4, #100]	; 0x64
 8002684:	f000 f847 	bl	8002716 <__retarget_lock_init_recursive>
 8002688:	f7ff ff96 	bl	80025b8 <__sfp_lock_release>
 800268c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002690:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002694:	6025      	str	r5, [r4, #0]
 8002696:	61a5      	str	r5, [r4, #24]
 8002698:	2208      	movs	r2, #8
 800269a:	4629      	mov	r1, r5
 800269c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80026a0:	f7ff ff24 	bl	80024ec <memset>
 80026a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80026a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80026ac:	4620      	mov	r0, r4
 80026ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026b0:	3468      	adds	r4, #104	; 0x68
 80026b2:	e7d9      	b.n	8002668 <__sfp+0x1c>
 80026b4:	2104      	movs	r1, #4
 80026b6:	4638      	mov	r0, r7
 80026b8:	f7ff ff62 	bl	8002580 <__sfmoreglue>
 80026bc:	4604      	mov	r4, r0
 80026be:	6030      	str	r0, [r6, #0]
 80026c0:	2800      	cmp	r0, #0
 80026c2:	d1d5      	bne.n	8002670 <__sfp+0x24>
 80026c4:	f7ff ff78 	bl	80025b8 <__sfp_lock_release>
 80026c8:	230c      	movs	r3, #12
 80026ca:	603b      	str	r3, [r7, #0]
 80026cc:	e7ee      	b.n	80026ac <__sfp+0x60>
 80026ce:	bf00      	nop
 80026d0:	08003470 	.word	0x08003470
 80026d4:	ffff0001 	.word	0xffff0001

080026d8 <_fwalk_reent>:
 80026d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026dc:	4606      	mov	r6, r0
 80026de:	4688      	mov	r8, r1
 80026e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80026e4:	2700      	movs	r7, #0
 80026e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80026ea:	f1b9 0901 	subs.w	r9, r9, #1
 80026ee:	d505      	bpl.n	80026fc <_fwalk_reent+0x24>
 80026f0:	6824      	ldr	r4, [r4, #0]
 80026f2:	2c00      	cmp	r4, #0
 80026f4:	d1f7      	bne.n	80026e6 <_fwalk_reent+0xe>
 80026f6:	4638      	mov	r0, r7
 80026f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026fc:	89ab      	ldrh	r3, [r5, #12]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d907      	bls.n	8002712 <_fwalk_reent+0x3a>
 8002702:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002706:	3301      	adds	r3, #1
 8002708:	d003      	beq.n	8002712 <_fwalk_reent+0x3a>
 800270a:	4629      	mov	r1, r5
 800270c:	4630      	mov	r0, r6
 800270e:	47c0      	blx	r8
 8002710:	4307      	orrs	r7, r0
 8002712:	3568      	adds	r5, #104	; 0x68
 8002714:	e7e9      	b.n	80026ea <_fwalk_reent+0x12>

08002716 <__retarget_lock_init_recursive>:
 8002716:	4770      	bx	lr

08002718 <__retarget_lock_acquire_recursive>:
 8002718:	4770      	bx	lr

0800271a <__retarget_lock_release_recursive>:
 800271a:	4770      	bx	lr

0800271c <sbrk_aligned>:
 800271c:	b570      	push	{r4, r5, r6, lr}
 800271e:	4e0e      	ldr	r6, [pc, #56]	; (8002758 <sbrk_aligned+0x3c>)
 8002720:	460c      	mov	r4, r1
 8002722:	6831      	ldr	r1, [r6, #0]
 8002724:	4605      	mov	r5, r0
 8002726:	b911      	cbnz	r1, 800272e <sbrk_aligned+0x12>
 8002728:	f000 fb7a 	bl	8002e20 <_sbrk_r>
 800272c:	6030      	str	r0, [r6, #0]
 800272e:	4621      	mov	r1, r4
 8002730:	4628      	mov	r0, r5
 8002732:	f000 fb75 	bl	8002e20 <_sbrk_r>
 8002736:	1c43      	adds	r3, r0, #1
 8002738:	d00a      	beq.n	8002750 <sbrk_aligned+0x34>
 800273a:	1cc4      	adds	r4, r0, #3
 800273c:	f024 0403 	bic.w	r4, r4, #3
 8002740:	42a0      	cmp	r0, r4
 8002742:	d007      	beq.n	8002754 <sbrk_aligned+0x38>
 8002744:	1a21      	subs	r1, r4, r0
 8002746:	4628      	mov	r0, r5
 8002748:	f000 fb6a 	bl	8002e20 <_sbrk_r>
 800274c:	3001      	adds	r0, #1
 800274e:	d101      	bne.n	8002754 <sbrk_aligned+0x38>
 8002750:	f04f 34ff 	mov.w	r4, #4294967295
 8002754:	4620      	mov	r0, r4
 8002756:	bd70      	pop	{r4, r5, r6, pc}
 8002758:	200001b8 	.word	0x200001b8

0800275c <_malloc_r>:
 800275c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002760:	1ccd      	adds	r5, r1, #3
 8002762:	f025 0503 	bic.w	r5, r5, #3
 8002766:	3508      	adds	r5, #8
 8002768:	2d0c      	cmp	r5, #12
 800276a:	bf38      	it	cc
 800276c:	250c      	movcc	r5, #12
 800276e:	2d00      	cmp	r5, #0
 8002770:	4607      	mov	r7, r0
 8002772:	db01      	blt.n	8002778 <_malloc_r+0x1c>
 8002774:	42a9      	cmp	r1, r5
 8002776:	d905      	bls.n	8002784 <_malloc_r+0x28>
 8002778:	230c      	movs	r3, #12
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	2600      	movs	r6, #0
 800277e:	4630      	mov	r0, r6
 8002780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002784:	4e2e      	ldr	r6, [pc, #184]	; (8002840 <_malloc_r+0xe4>)
 8002786:	f000 fdbb 	bl	8003300 <__malloc_lock>
 800278a:	6833      	ldr	r3, [r6, #0]
 800278c:	461c      	mov	r4, r3
 800278e:	bb34      	cbnz	r4, 80027de <_malloc_r+0x82>
 8002790:	4629      	mov	r1, r5
 8002792:	4638      	mov	r0, r7
 8002794:	f7ff ffc2 	bl	800271c <sbrk_aligned>
 8002798:	1c43      	adds	r3, r0, #1
 800279a:	4604      	mov	r4, r0
 800279c:	d14d      	bne.n	800283a <_malloc_r+0xde>
 800279e:	6834      	ldr	r4, [r6, #0]
 80027a0:	4626      	mov	r6, r4
 80027a2:	2e00      	cmp	r6, #0
 80027a4:	d140      	bne.n	8002828 <_malloc_r+0xcc>
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	4631      	mov	r1, r6
 80027aa:	4638      	mov	r0, r7
 80027ac:	eb04 0803 	add.w	r8, r4, r3
 80027b0:	f000 fb36 	bl	8002e20 <_sbrk_r>
 80027b4:	4580      	cmp	r8, r0
 80027b6:	d13a      	bne.n	800282e <_malloc_r+0xd2>
 80027b8:	6821      	ldr	r1, [r4, #0]
 80027ba:	3503      	adds	r5, #3
 80027bc:	1a6d      	subs	r5, r5, r1
 80027be:	f025 0503 	bic.w	r5, r5, #3
 80027c2:	3508      	adds	r5, #8
 80027c4:	2d0c      	cmp	r5, #12
 80027c6:	bf38      	it	cc
 80027c8:	250c      	movcc	r5, #12
 80027ca:	4629      	mov	r1, r5
 80027cc:	4638      	mov	r0, r7
 80027ce:	f7ff ffa5 	bl	800271c <sbrk_aligned>
 80027d2:	3001      	adds	r0, #1
 80027d4:	d02b      	beq.n	800282e <_malloc_r+0xd2>
 80027d6:	6823      	ldr	r3, [r4, #0]
 80027d8:	442b      	add	r3, r5
 80027da:	6023      	str	r3, [r4, #0]
 80027dc:	e00e      	b.n	80027fc <_malloc_r+0xa0>
 80027de:	6822      	ldr	r2, [r4, #0]
 80027e0:	1b52      	subs	r2, r2, r5
 80027e2:	d41e      	bmi.n	8002822 <_malloc_r+0xc6>
 80027e4:	2a0b      	cmp	r2, #11
 80027e6:	d916      	bls.n	8002816 <_malloc_r+0xba>
 80027e8:	1961      	adds	r1, r4, r5
 80027ea:	42a3      	cmp	r3, r4
 80027ec:	6025      	str	r5, [r4, #0]
 80027ee:	bf18      	it	ne
 80027f0:	6059      	strne	r1, [r3, #4]
 80027f2:	6863      	ldr	r3, [r4, #4]
 80027f4:	bf08      	it	eq
 80027f6:	6031      	streq	r1, [r6, #0]
 80027f8:	5162      	str	r2, [r4, r5]
 80027fa:	604b      	str	r3, [r1, #4]
 80027fc:	4638      	mov	r0, r7
 80027fe:	f104 060b 	add.w	r6, r4, #11
 8002802:	f000 fd83 	bl	800330c <__malloc_unlock>
 8002806:	f026 0607 	bic.w	r6, r6, #7
 800280a:	1d23      	adds	r3, r4, #4
 800280c:	1af2      	subs	r2, r6, r3
 800280e:	d0b6      	beq.n	800277e <_malloc_r+0x22>
 8002810:	1b9b      	subs	r3, r3, r6
 8002812:	50a3      	str	r3, [r4, r2]
 8002814:	e7b3      	b.n	800277e <_malloc_r+0x22>
 8002816:	6862      	ldr	r2, [r4, #4]
 8002818:	42a3      	cmp	r3, r4
 800281a:	bf0c      	ite	eq
 800281c:	6032      	streq	r2, [r6, #0]
 800281e:	605a      	strne	r2, [r3, #4]
 8002820:	e7ec      	b.n	80027fc <_malloc_r+0xa0>
 8002822:	4623      	mov	r3, r4
 8002824:	6864      	ldr	r4, [r4, #4]
 8002826:	e7b2      	b.n	800278e <_malloc_r+0x32>
 8002828:	4634      	mov	r4, r6
 800282a:	6876      	ldr	r6, [r6, #4]
 800282c:	e7b9      	b.n	80027a2 <_malloc_r+0x46>
 800282e:	230c      	movs	r3, #12
 8002830:	603b      	str	r3, [r7, #0]
 8002832:	4638      	mov	r0, r7
 8002834:	f000 fd6a 	bl	800330c <__malloc_unlock>
 8002838:	e7a1      	b.n	800277e <_malloc_r+0x22>
 800283a:	6025      	str	r5, [r4, #0]
 800283c:	e7de      	b.n	80027fc <_malloc_r+0xa0>
 800283e:	bf00      	nop
 8002840:	200001b4 	.word	0x200001b4

08002844 <__sfputc_r>:
 8002844:	6893      	ldr	r3, [r2, #8]
 8002846:	3b01      	subs	r3, #1
 8002848:	2b00      	cmp	r3, #0
 800284a:	b410      	push	{r4}
 800284c:	6093      	str	r3, [r2, #8]
 800284e:	da08      	bge.n	8002862 <__sfputc_r+0x1e>
 8002850:	6994      	ldr	r4, [r2, #24]
 8002852:	42a3      	cmp	r3, r4
 8002854:	db01      	blt.n	800285a <__sfputc_r+0x16>
 8002856:	290a      	cmp	r1, #10
 8002858:	d103      	bne.n	8002862 <__sfputc_r+0x1e>
 800285a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800285e:	f000 bb33 	b.w	8002ec8 <__swbuf_r>
 8002862:	6813      	ldr	r3, [r2, #0]
 8002864:	1c58      	adds	r0, r3, #1
 8002866:	6010      	str	r0, [r2, #0]
 8002868:	7019      	strb	r1, [r3, #0]
 800286a:	4608      	mov	r0, r1
 800286c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002870:	4770      	bx	lr

08002872 <__sfputs_r>:
 8002872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002874:	4606      	mov	r6, r0
 8002876:	460f      	mov	r7, r1
 8002878:	4614      	mov	r4, r2
 800287a:	18d5      	adds	r5, r2, r3
 800287c:	42ac      	cmp	r4, r5
 800287e:	d101      	bne.n	8002884 <__sfputs_r+0x12>
 8002880:	2000      	movs	r0, #0
 8002882:	e007      	b.n	8002894 <__sfputs_r+0x22>
 8002884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002888:	463a      	mov	r2, r7
 800288a:	4630      	mov	r0, r6
 800288c:	f7ff ffda 	bl	8002844 <__sfputc_r>
 8002890:	1c43      	adds	r3, r0, #1
 8002892:	d1f3      	bne.n	800287c <__sfputs_r+0xa>
 8002894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002898 <_vfiprintf_r>:
 8002898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800289c:	460d      	mov	r5, r1
 800289e:	b09d      	sub	sp, #116	; 0x74
 80028a0:	4614      	mov	r4, r2
 80028a2:	4698      	mov	r8, r3
 80028a4:	4606      	mov	r6, r0
 80028a6:	b118      	cbz	r0, 80028b0 <_vfiprintf_r+0x18>
 80028a8:	6983      	ldr	r3, [r0, #24]
 80028aa:	b90b      	cbnz	r3, 80028b0 <_vfiprintf_r+0x18>
 80028ac:	f7ff fe96 	bl	80025dc <__sinit>
 80028b0:	4b89      	ldr	r3, [pc, #548]	; (8002ad8 <_vfiprintf_r+0x240>)
 80028b2:	429d      	cmp	r5, r3
 80028b4:	d11b      	bne.n	80028ee <_vfiprintf_r+0x56>
 80028b6:	6875      	ldr	r5, [r6, #4]
 80028b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80028ba:	07d9      	lsls	r1, r3, #31
 80028bc:	d405      	bmi.n	80028ca <_vfiprintf_r+0x32>
 80028be:	89ab      	ldrh	r3, [r5, #12]
 80028c0:	059a      	lsls	r2, r3, #22
 80028c2:	d402      	bmi.n	80028ca <_vfiprintf_r+0x32>
 80028c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80028c6:	f7ff ff27 	bl	8002718 <__retarget_lock_acquire_recursive>
 80028ca:	89ab      	ldrh	r3, [r5, #12]
 80028cc:	071b      	lsls	r3, r3, #28
 80028ce:	d501      	bpl.n	80028d4 <_vfiprintf_r+0x3c>
 80028d0:	692b      	ldr	r3, [r5, #16]
 80028d2:	b9eb      	cbnz	r3, 8002910 <_vfiprintf_r+0x78>
 80028d4:	4629      	mov	r1, r5
 80028d6:	4630      	mov	r0, r6
 80028d8:	f000 fb5a 	bl	8002f90 <__swsetup_r>
 80028dc:	b1c0      	cbz	r0, 8002910 <_vfiprintf_r+0x78>
 80028de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80028e0:	07dc      	lsls	r4, r3, #31
 80028e2:	d50e      	bpl.n	8002902 <_vfiprintf_r+0x6a>
 80028e4:	f04f 30ff 	mov.w	r0, #4294967295
 80028e8:	b01d      	add	sp, #116	; 0x74
 80028ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ee:	4b7b      	ldr	r3, [pc, #492]	; (8002adc <_vfiprintf_r+0x244>)
 80028f0:	429d      	cmp	r5, r3
 80028f2:	d101      	bne.n	80028f8 <_vfiprintf_r+0x60>
 80028f4:	68b5      	ldr	r5, [r6, #8]
 80028f6:	e7df      	b.n	80028b8 <_vfiprintf_r+0x20>
 80028f8:	4b79      	ldr	r3, [pc, #484]	; (8002ae0 <_vfiprintf_r+0x248>)
 80028fa:	429d      	cmp	r5, r3
 80028fc:	bf08      	it	eq
 80028fe:	68f5      	ldreq	r5, [r6, #12]
 8002900:	e7da      	b.n	80028b8 <_vfiprintf_r+0x20>
 8002902:	89ab      	ldrh	r3, [r5, #12]
 8002904:	0598      	lsls	r0, r3, #22
 8002906:	d4ed      	bmi.n	80028e4 <_vfiprintf_r+0x4c>
 8002908:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800290a:	f7ff ff06 	bl	800271a <__retarget_lock_release_recursive>
 800290e:	e7e9      	b.n	80028e4 <_vfiprintf_r+0x4c>
 8002910:	2300      	movs	r3, #0
 8002912:	9309      	str	r3, [sp, #36]	; 0x24
 8002914:	2320      	movs	r3, #32
 8002916:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800291a:	f8cd 800c 	str.w	r8, [sp, #12]
 800291e:	2330      	movs	r3, #48	; 0x30
 8002920:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002ae4 <_vfiprintf_r+0x24c>
 8002924:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002928:	f04f 0901 	mov.w	r9, #1
 800292c:	4623      	mov	r3, r4
 800292e:	469a      	mov	sl, r3
 8002930:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002934:	b10a      	cbz	r2, 800293a <_vfiprintf_r+0xa2>
 8002936:	2a25      	cmp	r2, #37	; 0x25
 8002938:	d1f9      	bne.n	800292e <_vfiprintf_r+0x96>
 800293a:	ebba 0b04 	subs.w	fp, sl, r4
 800293e:	d00b      	beq.n	8002958 <_vfiprintf_r+0xc0>
 8002940:	465b      	mov	r3, fp
 8002942:	4622      	mov	r2, r4
 8002944:	4629      	mov	r1, r5
 8002946:	4630      	mov	r0, r6
 8002948:	f7ff ff93 	bl	8002872 <__sfputs_r>
 800294c:	3001      	adds	r0, #1
 800294e:	f000 80aa 	beq.w	8002aa6 <_vfiprintf_r+0x20e>
 8002952:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002954:	445a      	add	r2, fp
 8002956:	9209      	str	r2, [sp, #36]	; 0x24
 8002958:	f89a 3000 	ldrb.w	r3, [sl]
 800295c:	2b00      	cmp	r3, #0
 800295e:	f000 80a2 	beq.w	8002aa6 <_vfiprintf_r+0x20e>
 8002962:	2300      	movs	r3, #0
 8002964:	f04f 32ff 	mov.w	r2, #4294967295
 8002968:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800296c:	f10a 0a01 	add.w	sl, sl, #1
 8002970:	9304      	str	r3, [sp, #16]
 8002972:	9307      	str	r3, [sp, #28]
 8002974:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002978:	931a      	str	r3, [sp, #104]	; 0x68
 800297a:	4654      	mov	r4, sl
 800297c:	2205      	movs	r2, #5
 800297e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002982:	4858      	ldr	r0, [pc, #352]	; (8002ae4 <_vfiprintf_r+0x24c>)
 8002984:	f7fd fc2c 	bl	80001e0 <memchr>
 8002988:	9a04      	ldr	r2, [sp, #16]
 800298a:	b9d8      	cbnz	r0, 80029c4 <_vfiprintf_r+0x12c>
 800298c:	06d1      	lsls	r1, r2, #27
 800298e:	bf44      	itt	mi
 8002990:	2320      	movmi	r3, #32
 8002992:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002996:	0713      	lsls	r3, r2, #28
 8002998:	bf44      	itt	mi
 800299a:	232b      	movmi	r3, #43	; 0x2b
 800299c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80029a0:	f89a 3000 	ldrb.w	r3, [sl]
 80029a4:	2b2a      	cmp	r3, #42	; 0x2a
 80029a6:	d015      	beq.n	80029d4 <_vfiprintf_r+0x13c>
 80029a8:	9a07      	ldr	r2, [sp, #28]
 80029aa:	4654      	mov	r4, sl
 80029ac:	2000      	movs	r0, #0
 80029ae:	f04f 0c0a 	mov.w	ip, #10
 80029b2:	4621      	mov	r1, r4
 80029b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80029b8:	3b30      	subs	r3, #48	; 0x30
 80029ba:	2b09      	cmp	r3, #9
 80029bc:	d94e      	bls.n	8002a5c <_vfiprintf_r+0x1c4>
 80029be:	b1b0      	cbz	r0, 80029ee <_vfiprintf_r+0x156>
 80029c0:	9207      	str	r2, [sp, #28]
 80029c2:	e014      	b.n	80029ee <_vfiprintf_r+0x156>
 80029c4:	eba0 0308 	sub.w	r3, r0, r8
 80029c8:	fa09 f303 	lsl.w	r3, r9, r3
 80029cc:	4313      	orrs	r3, r2
 80029ce:	9304      	str	r3, [sp, #16]
 80029d0:	46a2      	mov	sl, r4
 80029d2:	e7d2      	b.n	800297a <_vfiprintf_r+0xe2>
 80029d4:	9b03      	ldr	r3, [sp, #12]
 80029d6:	1d19      	adds	r1, r3, #4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	9103      	str	r1, [sp, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	bfbb      	ittet	lt
 80029e0:	425b      	neglt	r3, r3
 80029e2:	f042 0202 	orrlt.w	r2, r2, #2
 80029e6:	9307      	strge	r3, [sp, #28]
 80029e8:	9307      	strlt	r3, [sp, #28]
 80029ea:	bfb8      	it	lt
 80029ec:	9204      	strlt	r2, [sp, #16]
 80029ee:	7823      	ldrb	r3, [r4, #0]
 80029f0:	2b2e      	cmp	r3, #46	; 0x2e
 80029f2:	d10c      	bne.n	8002a0e <_vfiprintf_r+0x176>
 80029f4:	7863      	ldrb	r3, [r4, #1]
 80029f6:	2b2a      	cmp	r3, #42	; 0x2a
 80029f8:	d135      	bne.n	8002a66 <_vfiprintf_r+0x1ce>
 80029fa:	9b03      	ldr	r3, [sp, #12]
 80029fc:	1d1a      	adds	r2, r3, #4
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	9203      	str	r2, [sp, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	bfb8      	it	lt
 8002a06:	f04f 33ff 	movlt.w	r3, #4294967295
 8002a0a:	3402      	adds	r4, #2
 8002a0c:	9305      	str	r3, [sp, #20]
 8002a0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002af4 <_vfiprintf_r+0x25c>
 8002a12:	7821      	ldrb	r1, [r4, #0]
 8002a14:	2203      	movs	r2, #3
 8002a16:	4650      	mov	r0, sl
 8002a18:	f7fd fbe2 	bl	80001e0 <memchr>
 8002a1c:	b140      	cbz	r0, 8002a30 <_vfiprintf_r+0x198>
 8002a1e:	2340      	movs	r3, #64	; 0x40
 8002a20:	eba0 000a 	sub.w	r0, r0, sl
 8002a24:	fa03 f000 	lsl.w	r0, r3, r0
 8002a28:	9b04      	ldr	r3, [sp, #16]
 8002a2a:	4303      	orrs	r3, r0
 8002a2c:	3401      	adds	r4, #1
 8002a2e:	9304      	str	r3, [sp, #16]
 8002a30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a34:	482c      	ldr	r0, [pc, #176]	; (8002ae8 <_vfiprintf_r+0x250>)
 8002a36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002a3a:	2206      	movs	r2, #6
 8002a3c:	f7fd fbd0 	bl	80001e0 <memchr>
 8002a40:	2800      	cmp	r0, #0
 8002a42:	d03f      	beq.n	8002ac4 <_vfiprintf_r+0x22c>
 8002a44:	4b29      	ldr	r3, [pc, #164]	; (8002aec <_vfiprintf_r+0x254>)
 8002a46:	bb1b      	cbnz	r3, 8002a90 <_vfiprintf_r+0x1f8>
 8002a48:	9b03      	ldr	r3, [sp, #12]
 8002a4a:	3307      	adds	r3, #7
 8002a4c:	f023 0307 	bic.w	r3, r3, #7
 8002a50:	3308      	adds	r3, #8
 8002a52:	9303      	str	r3, [sp, #12]
 8002a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a56:	443b      	add	r3, r7
 8002a58:	9309      	str	r3, [sp, #36]	; 0x24
 8002a5a:	e767      	b.n	800292c <_vfiprintf_r+0x94>
 8002a5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a60:	460c      	mov	r4, r1
 8002a62:	2001      	movs	r0, #1
 8002a64:	e7a5      	b.n	80029b2 <_vfiprintf_r+0x11a>
 8002a66:	2300      	movs	r3, #0
 8002a68:	3401      	adds	r4, #1
 8002a6a:	9305      	str	r3, [sp, #20]
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	f04f 0c0a 	mov.w	ip, #10
 8002a72:	4620      	mov	r0, r4
 8002a74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a78:	3a30      	subs	r2, #48	; 0x30
 8002a7a:	2a09      	cmp	r2, #9
 8002a7c:	d903      	bls.n	8002a86 <_vfiprintf_r+0x1ee>
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0c5      	beq.n	8002a0e <_vfiprintf_r+0x176>
 8002a82:	9105      	str	r1, [sp, #20]
 8002a84:	e7c3      	b.n	8002a0e <_vfiprintf_r+0x176>
 8002a86:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e7f0      	b.n	8002a72 <_vfiprintf_r+0x1da>
 8002a90:	ab03      	add	r3, sp, #12
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	462a      	mov	r2, r5
 8002a96:	4b16      	ldr	r3, [pc, #88]	; (8002af0 <_vfiprintf_r+0x258>)
 8002a98:	a904      	add	r1, sp, #16
 8002a9a:	4630      	mov	r0, r6
 8002a9c:	f3af 8000 	nop.w
 8002aa0:	4607      	mov	r7, r0
 8002aa2:	1c78      	adds	r0, r7, #1
 8002aa4:	d1d6      	bne.n	8002a54 <_vfiprintf_r+0x1bc>
 8002aa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002aa8:	07d9      	lsls	r1, r3, #31
 8002aaa:	d405      	bmi.n	8002ab8 <_vfiprintf_r+0x220>
 8002aac:	89ab      	ldrh	r3, [r5, #12]
 8002aae:	059a      	lsls	r2, r3, #22
 8002ab0:	d402      	bmi.n	8002ab8 <_vfiprintf_r+0x220>
 8002ab2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002ab4:	f7ff fe31 	bl	800271a <__retarget_lock_release_recursive>
 8002ab8:	89ab      	ldrh	r3, [r5, #12]
 8002aba:	065b      	lsls	r3, r3, #25
 8002abc:	f53f af12 	bmi.w	80028e4 <_vfiprintf_r+0x4c>
 8002ac0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002ac2:	e711      	b.n	80028e8 <_vfiprintf_r+0x50>
 8002ac4:	ab03      	add	r3, sp, #12
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	462a      	mov	r2, r5
 8002aca:	4b09      	ldr	r3, [pc, #36]	; (8002af0 <_vfiprintf_r+0x258>)
 8002acc:	a904      	add	r1, sp, #16
 8002ace:	4630      	mov	r0, r6
 8002ad0:	f000 f880 	bl	8002bd4 <_printf_i>
 8002ad4:	e7e4      	b.n	8002aa0 <_vfiprintf_r+0x208>
 8002ad6:	bf00      	nop
 8002ad8:	08003494 	.word	0x08003494
 8002adc:	080034b4 	.word	0x080034b4
 8002ae0:	08003474 	.word	0x08003474
 8002ae4:	080034d4 	.word	0x080034d4
 8002ae8:	080034de 	.word	0x080034de
 8002aec:	00000000 	.word	0x00000000
 8002af0:	08002873 	.word	0x08002873
 8002af4:	080034da 	.word	0x080034da

08002af8 <_printf_common>:
 8002af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002afc:	4616      	mov	r6, r2
 8002afe:	4699      	mov	r9, r3
 8002b00:	688a      	ldr	r2, [r1, #8]
 8002b02:	690b      	ldr	r3, [r1, #16]
 8002b04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	bfb8      	it	lt
 8002b0c:	4613      	movlt	r3, r2
 8002b0e:	6033      	str	r3, [r6, #0]
 8002b10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002b14:	4607      	mov	r7, r0
 8002b16:	460c      	mov	r4, r1
 8002b18:	b10a      	cbz	r2, 8002b1e <_printf_common+0x26>
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	6033      	str	r3, [r6, #0]
 8002b1e:	6823      	ldr	r3, [r4, #0]
 8002b20:	0699      	lsls	r1, r3, #26
 8002b22:	bf42      	ittt	mi
 8002b24:	6833      	ldrmi	r3, [r6, #0]
 8002b26:	3302      	addmi	r3, #2
 8002b28:	6033      	strmi	r3, [r6, #0]
 8002b2a:	6825      	ldr	r5, [r4, #0]
 8002b2c:	f015 0506 	ands.w	r5, r5, #6
 8002b30:	d106      	bne.n	8002b40 <_printf_common+0x48>
 8002b32:	f104 0a19 	add.w	sl, r4, #25
 8002b36:	68e3      	ldr	r3, [r4, #12]
 8002b38:	6832      	ldr	r2, [r6, #0]
 8002b3a:	1a9b      	subs	r3, r3, r2
 8002b3c:	42ab      	cmp	r3, r5
 8002b3e:	dc26      	bgt.n	8002b8e <_printf_common+0x96>
 8002b40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002b44:	1e13      	subs	r3, r2, #0
 8002b46:	6822      	ldr	r2, [r4, #0]
 8002b48:	bf18      	it	ne
 8002b4a:	2301      	movne	r3, #1
 8002b4c:	0692      	lsls	r2, r2, #26
 8002b4e:	d42b      	bmi.n	8002ba8 <_printf_common+0xb0>
 8002b50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b54:	4649      	mov	r1, r9
 8002b56:	4638      	mov	r0, r7
 8002b58:	47c0      	blx	r8
 8002b5a:	3001      	adds	r0, #1
 8002b5c:	d01e      	beq.n	8002b9c <_printf_common+0xa4>
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	68e5      	ldr	r5, [r4, #12]
 8002b62:	6832      	ldr	r2, [r6, #0]
 8002b64:	f003 0306 	and.w	r3, r3, #6
 8002b68:	2b04      	cmp	r3, #4
 8002b6a:	bf08      	it	eq
 8002b6c:	1aad      	subeq	r5, r5, r2
 8002b6e:	68a3      	ldr	r3, [r4, #8]
 8002b70:	6922      	ldr	r2, [r4, #16]
 8002b72:	bf0c      	ite	eq
 8002b74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b78:	2500      	movne	r5, #0
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	bfc4      	itt	gt
 8002b7e:	1a9b      	subgt	r3, r3, r2
 8002b80:	18ed      	addgt	r5, r5, r3
 8002b82:	2600      	movs	r6, #0
 8002b84:	341a      	adds	r4, #26
 8002b86:	42b5      	cmp	r5, r6
 8002b88:	d11a      	bne.n	8002bc0 <_printf_common+0xc8>
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	e008      	b.n	8002ba0 <_printf_common+0xa8>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	4652      	mov	r2, sl
 8002b92:	4649      	mov	r1, r9
 8002b94:	4638      	mov	r0, r7
 8002b96:	47c0      	blx	r8
 8002b98:	3001      	adds	r0, #1
 8002b9a:	d103      	bne.n	8002ba4 <_printf_common+0xac>
 8002b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ba4:	3501      	adds	r5, #1
 8002ba6:	e7c6      	b.n	8002b36 <_printf_common+0x3e>
 8002ba8:	18e1      	adds	r1, r4, r3
 8002baa:	1c5a      	adds	r2, r3, #1
 8002bac:	2030      	movs	r0, #48	; 0x30
 8002bae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002bb2:	4422      	add	r2, r4
 8002bb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002bb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002bbc:	3302      	adds	r3, #2
 8002bbe:	e7c7      	b.n	8002b50 <_printf_common+0x58>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	4622      	mov	r2, r4
 8002bc4:	4649      	mov	r1, r9
 8002bc6:	4638      	mov	r0, r7
 8002bc8:	47c0      	blx	r8
 8002bca:	3001      	adds	r0, #1
 8002bcc:	d0e6      	beq.n	8002b9c <_printf_common+0xa4>
 8002bce:	3601      	adds	r6, #1
 8002bd0:	e7d9      	b.n	8002b86 <_printf_common+0x8e>
	...

08002bd4 <_printf_i>:
 8002bd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002bd8:	7e0f      	ldrb	r7, [r1, #24]
 8002bda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002bdc:	2f78      	cmp	r7, #120	; 0x78
 8002bde:	4691      	mov	r9, r2
 8002be0:	4680      	mov	r8, r0
 8002be2:	460c      	mov	r4, r1
 8002be4:	469a      	mov	sl, r3
 8002be6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002bea:	d807      	bhi.n	8002bfc <_printf_i+0x28>
 8002bec:	2f62      	cmp	r7, #98	; 0x62
 8002bee:	d80a      	bhi.n	8002c06 <_printf_i+0x32>
 8002bf0:	2f00      	cmp	r7, #0
 8002bf2:	f000 80d8 	beq.w	8002da6 <_printf_i+0x1d2>
 8002bf6:	2f58      	cmp	r7, #88	; 0x58
 8002bf8:	f000 80a3 	beq.w	8002d42 <_printf_i+0x16e>
 8002bfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002c04:	e03a      	b.n	8002c7c <_printf_i+0xa8>
 8002c06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002c0a:	2b15      	cmp	r3, #21
 8002c0c:	d8f6      	bhi.n	8002bfc <_printf_i+0x28>
 8002c0e:	a101      	add	r1, pc, #4	; (adr r1, 8002c14 <_printf_i+0x40>)
 8002c10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c14:	08002c6d 	.word	0x08002c6d
 8002c18:	08002c81 	.word	0x08002c81
 8002c1c:	08002bfd 	.word	0x08002bfd
 8002c20:	08002bfd 	.word	0x08002bfd
 8002c24:	08002bfd 	.word	0x08002bfd
 8002c28:	08002bfd 	.word	0x08002bfd
 8002c2c:	08002c81 	.word	0x08002c81
 8002c30:	08002bfd 	.word	0x08002bfd
 8002c34:	08002bfd 	.word	0x08002bfd
 8002c38:	08002bfd 	.word	0x08002bfd
 8002c3c:	08002bfd 	.word	0x08002bfd
 8002c40:	08002d8d 	.word	0x08002d8d
 8002c44:	08002cb1 	.word	0x08002cb1
 8002c48:	08002d6f 	.word	0x08002d6f
 8002c4c:	08002bfd 	.word	0x08002bfd
 8002c50:	08002bfd 	.word	0x08002bfd
 8002c54:	08002daf 	.word	0x08002daf
 8002c58:	08002bfd 	.word	0x08002bfd
 8002c5c:	08002cb1 	.word	0x08002cb1
 8002c60:	08002bfd 	.word	0x08002bfd
 8002c64:	08002bfd 	.word	0x08002bfd
 8002c68:	08002d77 	.word	0x08002d77
 8002c6c:	682b      	ldr	r3, [r5, #0]
 8002c6e:	1d1a      	adds	r2, r3, #4
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	602a      	str	r2, [r5, #0]
 8002c74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e0a3      	b.n	8002dc8 <_printf_i+0x1f4>
 8002c80:	6820      	ldr	r0, [r4, #0]
 8002c82:	6829      	ldr	r1, [r5, #0]
 8002c84:	0606      	lsls	r6, r0, #24
 8002c86:	f101 0304 	add.w	r3, r1, #4
 8002c8a:	d50a      	bpl.n	8002ca2 <_printf_i+0xce>
 8002c8c:	680e      	ldr	r6, [r1, #0]
 8002c8e:	602b      	str	r3, [r5, #0]
 8002c90:	2e00      	cmp	r6, #0
 8002c92:	da03      	bge.n	8002c9c <_printf_i+0xc8>
 8002c94:	232d      	movs	r3, #45	; 0x2d
 8002c96:	4276      	negs	r6, r6
 8002c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c9c:	485e      	ldr	r0, [pc, #376]	; (8002e18 <_printf_i+0x244>)
 8002c9e:	230a      	movs	r3, #10
 8002ca0:	e019      	b.n	8002cd6 <_printf_i+0x102>
 8002ca2:	680e      	ldr	r6, [r1, #0]
 8002ca4:	602b      	str	r3, [r5, #0]
 8002ca6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002caa:	bf18      	it	ne
 8002cac:	b236      	sxthne	r6, r6
 8002cae:	e7ef      	b.n	8002c90 <_printf_i+0xbc>
 8002cb0:	682b      	ldr	r3, [r5, #0]
 8002cb2:	6820      	ldr	r0, [r4, #0]
 8002cb4:	1d19      	adds	r1, r3, #4
 8002cb6:	6029      	str	r1, [r5, #0]
 8002cb8:	0601      	lsls	r1, r0, #24
 8002cba:	d501      	bpl.n	8002cc0 <_printf_i+0xec>
 8002cbc:	681e      	ldr	r6, [r3, #0]
 8002cbe:	e002      	b.n	8002cc6 <_printf_i+0xf2>
 8002cc0:	0646      	lsls	r6, r0, #25
 8002cc2:	d5fb      	bpl.n	8002cbc <_printf_i+0xe8>
 8002cc4:	881e      	ldrh	r6, [r3, #0]
 8002cc6:	4854      	ldr	r0, [pc, #336]	; (8002e18 <_printf_i+0x244>)
 8002cc8:	2f6f      	cmp	r7, #111	; 0x6f
 8002cca:	bf0c      	ite	eq
 8002ccc:	2308      	moveq	r3, #8
 8002cce:	230a      	movne	r3, #10
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002cd6:	6865      	ldr	r5, [r4, #4]
 8002cd8:	60a5      	str	r5, [r4, #8]
 8002cda:	2d00      	cmp	r5, #0
 8002cdc:	bfa2      	ittt	ge
 8002cde:	6821      	ldrge	r1, [r4, #0]
 8002ce0:	f021 0104 	bicge.w	r1, r1, #4
 8002ce4:	6021      	strge	r1, [r4, #0]
 8002ce6:	b90e      	cbnz	r6, 8002cec <_printf_i+0x118>
 8002ce8:	2d00      	cmp	r5, #0
 8002cea:	d04d      	beq.n	8002d88 <_printf_i+0x1b4>
 8002cec:	4615      	mov	r5, r2
 8002cee:	fbb6 f1f3 	udiv	r1, r6, r3
 8002cf2:	fb03 6711 	mls	r7, r3, r1, r6
 8002cf6:	5dc7      	ldrb	r7, [r0, r7]
 8002cf8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002cfc:	4637      	mov	r7, r6
 8002cfe:	42bb      	cmp	r3, r7
 8002d00:	460e      	mov	r6, r1
 8002d02:	d9f4      	bls.n	8002cee <_printf_i+0x11a>
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	d10b      	bne.n	8002d20 <_printf_i+0x14c>
 8002d08:	6823      	ldr	r3, [r4, #0]
 8002d0a:	07de      	lsls	r6, r3, #31
 8002d0c:	d508      	bpl.n	8002d20 <_printf_i+0x14c>
 8002d0e:	6923      	ldr	r3, [r4, #16]
 8002d10:	6861      	ldr	r1, [r4, #4]
 8002d12:	4299      	cmp	r1, r3
 8002d14:	bfde      	ittt	le
 8002d16:	2330      	movle	r3, #48	; 0x30
 8002d18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002d1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002d20:	1b52      	subs	r2, r2, r5
 8002d22:	6122      	str	r2, [r4, #16]
 8002d24:	f8cd a000 	str.w	sl, [sp]
 8002d28:	464b      	mov	r3, r9
 8002d2a:	aa03      	add	r2, sp, #12
 8002d2c:	4621      	mov	r1, r4
 8002d2e:	4640      	mov	r0, r8
 8002d30:	f7ff fee2 	bl	8002af8 <_printf_common>
 8002d34:	3001      	adds	r0, #1
 8002d36:	d14c      	bne.n	8002dd2 <_printf_i+0x1fe>
 8002d38:	f04f 30ff 	mov.w	r0, #4294967295
 8002d3c:	b004      	add	sp, #16
 8002d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d42:	4835      	ldr	r0, [pc, #212]	; (8002e18 <_printf_i+0x244>)
 8002d44:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002d48:	6829      	ldr	r1, [r5, #0]
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002d50:	6029      	str	r1, [r5, #0]
 8002d52:	061d      	lsls	r5, r3, #24
 8002d54:	d514      	bpl.n	8002d80 <_printf_i+0x1ac>
 8002d56:	07df      	lsls	r7, r3, #31
 8002d58:	bf44      	itt	mi
 8002d5a:	f043 0320 	orrmi.w	r3, r3, #32
 8002d5e:	6023      	strmi	r3, [r4, #0]
 8002d60:	b91e      	cbnz	r6, 8002d6a <_printf_i+0x196>
 8002d62:	6823      	ldr	r3, [r4, #0]
 8002d64:	f023 0320 	bic.w	r3, r3, #32
 8002d68:	6023      	str	r3, [r4, #0]
 8002d6a:	2310      	movs	r3, #16
 8002d6c:	e7b0      	b.n	8002cd0 <_printf_i+0xfc>
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	f043 0320 	orr.w	r3, r3, #32
 8002d74:	6023      	str	r3, [r4, #0]
 8002d76:	2378      	movs	r3, #120	; 0x78
 8002d78:	4828      	ldr	r0, [pc, #160]	; (8002e1c <_printf_i+0x248>)
 8002d7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002d7e:	e7e3      	b.n	8002d48 <_printf_i+0x174>
 8002d80:	0659      	lsls	r1, r3, #25
 8002d82:	bf48      	it	mi
 8002d84:	b2b6      	uxthmi	r6, r6
 8002d86:	e7e6      	b.n	8002d56 <_printf_i+0x182>
 8002d88:	4615      	mov	r5, r2
 8002d8a:	e7bb      	b.n	8002d04 <_printf_i+0x130>
 8002d8c:	682b      	ldr	r3, [r5, #0]
 8002d8e:	6826      	ldr	r6, [r4, #0]
 8002d90:	6961      	ldr	r1, [r4, #20]
 8002d92:	1d18      	adds	r0, r3, #4
 8002d94:	6028      	str	r0, [r5, #0]
 8002d96:	0635      	lsls	r5, r6, #24
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	d501      	bpl.n	8002da0 <_printf_i+0x1cc>
 8002d9c:	6019      	str	r1, [r3, #0]
 8002d9e:	e002      	b.n	8002da6 <_printf_i+0x1d2>
 8002da0:	0670      	lsls	r0, r6, #25
 8002da2:	d5fb      	bpl.n	8002d9c <_printf_i+0x1c8>
 8002da4:	8019      	strh	r1, [r3, #0]
 8002da6:	2300      	movs	r3, #0
 8002da8:	6123      	str	r3, [r4, #16]
 8002daa:	4615      	mov	r5, r2
 8002dac:	e7ba      	b.n	8002d24 <_printf_i+0x150>
 8002dae:	682b      	ldr	r3, [r5, #0]
 8002db0:	1d1a      	adds	r2, r3, #4
 8002db2:	602a      	str	r2, [r5, #0]
 8002db4:	681d      	ldr	r5, [r3, #0]
 8002db6:	6862      	ldr	r2, [r4, #4]
 8002db8:	2100      	movs	r1, #0
 8002dba:	4628      	mov	r0, r5
 8002dbc:	f7fd fa10 	bl	80001e0 <memchr>
 8002dc0:	b108      	cbz	r0, 8002dc6 <_printf_i+0x1f2>
 8002dc2:	1b40      	subs	r0, r0, r5
 8002dc4:	6060      	str	r0, [r4, #4]
 8002dc6:	6863      	ldr	r3, [r4, #4]
 8002dc8:	6123      	str	r3, [r4, #16]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dd0:	e7a8      	b.n	8002d24 <_printf_i+0x150>
 8002dd2:	6923      	ldr	r3, [r4, #16]
 8002dd4:	462a      	mov	r2, r5
 8002dd6:	4649      	mov	r1, r9
 8002dd8:	4640      	mov	r0, r8
 8002dda:	47d0      	blx	sl
 8002ddc:	3001      	adds	r0, #1
 8002dde:	d0ab      	beq.n	8002d38 <_printf_i+0x164>
 8002de0:	6823      	ldr	r3, [r4, #0]
 8002de2:	079b      	lsls	r3, r3, #30
 8002de4:	d413      	bmi.n	8002e0e <_printf_i+0x23a>
 8002de6:	68e0      	ldr	r0, [r4, #12]
 8002de8:	9b03      	ldr	r3, [sp, #12]
 8002dea:	4298      	cmp	r0, r3
 8002dec:	bfb8      	it	lt
 8002dee:	4618      	movlt	r0, r3
 8002df0:	e7a4      	b.n	8002d3c <_printf_i+0x168>
 8002df2:	2301      	movs	r3, #1
 8002df4:	4632      	mov	r2, r6
 8002df6:	4649      	mov	r1, r9
 8002df8:	4640      	mov	r0, r8
 8002dfa:	47d0      	blx	sl
 8002dfc:	3001      	adds	r0, #1
 8002dfe:	d09b      	beq.n	8002d38 <_printf_i+0x164>
 8002e00:	3501      	adds	r5, #1
 8002e02:	68e3      	ldr	r3, [r4, #12]
 8002e04:	9903      	ldr	r1, [sp, #12]
 8002e06:	1a5b      	subs	r3, r3, r1
 8002e08:	42ab      	cmp	r3, r5
 8002e0a:	dcf2      	bgt.n	8002df2 <_printf_i+0x21e>
 8002e0c:	e7eb      	b.n	8002de6 <_printf_i+0x212>
 8002e0e:	2500      	movs	r5, #0
 8002e10:	f104 0619 	add.w	r6, r4, #25
 8002e14:	e7f5      	b.n	8002e02 <_printf_i+0x22e>
 8002e16:	bf00      	nop
 8002e18:	080034e5 	.word	0x080034e5
 8002e1c:	080034f6 	.word	0x080034f6

08002e20 <_sbrk_r>:
 8002e20:	b538      	push	{r3, r4, r5, lr}
 8002e22:	4d06      	ldr	r5, [pc, #24]	; (8002e3c <_sbrk_r+0x1c>)
 8002e24:	2300      	movs	r3, #0
 8002e26:	4604      	mov	r4, r0
 8002e28:	4608      	mov	r0, r1
 8002e2a:	602b      	str	r3, [r5, #0]
 8002e2c:	f7fd ff0a 	bl	8000c44 <_sbrk>
 8002e30:	1c43      	adds	r3, r0, #1
 8002e32:	d102      	bne.n	8002e3a <_sbrk_r+0x1a>
 8002e34:	682b      	ldr	r3, [r5, #0]
 8002e36:	b103      	cbz	r3, 8002e3a <_sbrk_r+0x1a>
 8002e38:	6023      	str	r3, [r4, #0]
 8002e3a:	bd38      	pop	{r3, r4, r5, pc}
 8002e3c:	200001bc 	.word	0x200001bc

08002e40 <__sread>:
 8002e40:	b510      	push	{r4, lr}
 8002e42:	460c      	mov	r4, r1
 8002e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e48:	f000 fab2 	bl	80033b0 <_read_r>
 8002e4c:	2800      	cmp	r0, #0
 8002e4e:	bfab      	itete	ge
 8002e50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002e52:	89a3      	ldrhlt	r3, [r4, #12]
 8002e54:	181b      	addge	r3, r3, r0
 8002e56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002e5a:	bfac      	ite	ge
 8002e5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002e5e:	81a3      	strhlt	r3, [r4, #12]
 8002e60:	bd10      	pop	{r4, pc}

08002e62 <__swrite>:
 8002e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e66:	461f      	mov	r7, r3
 8002e68:	898b      	ldrh	r3, [r1, #12]
 8002e6a:	05db      	lsls	r3, r3, #23
 8002e6c:	4605      	mov	r5, r0
 8002e6e:	460c      	mov	r4, r1
 8002e70:	4616      	mov	r6, r2
 8002e72:	d505      	bpl.n	8002e80 <__swrite+0x1e>
 8002e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e78:	2302      	movs	r3, #2
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f000 f9c8 	bl	8003210 <_lseek_r>
 8002e80:	89a3      	ldrh	r3, [r4, #12]
 8002e82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e8a:	81a3      	strh	r3, [r4, #12]
 8002e8c:	4632      	mov	r2, r6
 8002e8e:	463b      	mov	r3, r7
 8002e90:	4628      	mov	r0, r5
 8002e92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e96:	f000 b869 	b.w	8002f6c <_write_r>

08002e9a <__sseek>:
 8002e9a:	b510      	push	{r4, lr}
 8002e9c:	460c      	mov	r4, r1
 8002e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ea2:	f000 f9b5 	bl	8003210 <_lseek_r>
 8002ea6:	1c43      	adds	r3, r0, #1
 8002ea8:	89a3      	ldrh	r3, [r4, #12]
 8002eaa:	bf15      	itete	ne
 8002eac:	6560      	strne	r0, [r4, #84]	; 0x54
 8002eae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002eb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002eb6:	81a3      	strheq	r3, [r4, #12]
 8002eb8:	bf18      	it	ne
 8002eba:	81a3      	strhne	r3, [r4, #12]
 8002ebc:	bd10      	pop	{r4, pc}

08002ebe <__sclose>:
 8002ebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ec2:	f000 b8d3 	b.w	800306c <_close_r>
	...

08002ec8 <__swbuf_r>:
 8002ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eca:	460e      	mov	r6, r1
 8002ecc:	4614      	mov	r4, r2
 8002ece:	4605      	mov	r5, r0
 8002ed0:	b118      	cbz	r0, 8002eda <__swbuf_r+0x12>
 8002ed2:	6983      	ldr	r3, [r0, #24]
 8002ed4:	b90b      	cbnz	r3, 8002eda <__swbuf_r+0x12>
 8002ed6:	f7ff fb81 	bl	80025dc <__sinit>
 8002eda:	4b21      	ldr	r3, [pc, #132]	; (8002f60 <__swbuf_r+0x98>)
 8002edc:	429c      	cmp	r4, r3
 8002ede:	d12b      	bne.n	8002f38 <__swbuf_r+0x70>
 8002ee0:	686c      	ldr	r4, [r5, #4]
 8002ee2:	69a3      	ldr	r3, [r4, #24]
 8002ee4:	60a3      	str	r3, [r4, #8]
 8002ee6:	89a3      	ldrh	r3, [r4, #12]
 8002ee8:	071a      	lsls	r2, r3, #28
 8002eea:	d52f      	bpl.n	8002f4c <__swbuf_r+0x84>
 8002eec:	6923      	ldr	r3, [r4, #16]
 8002eee:	b36b      	cbz	r3, 8002f4c <__swbuf_r+0x84>
 8002ef0:	6923      	ldr	r3, [r4, #16]
 8002ef2:	6820      	ldr	r0, [r4, #0]
 8002ef4:	1ac0      	subs	r0, r0, r3
 8002ef6:	6963      	ldr	r3, [r4, #20]
 8002ef8:	b2f6      	uxtb	r6, r6
 8002efa:	4283      	cmp	r3, r0
 8002efc:	4637      	mov	r7, r6
 8002efe:	dc04      	bgt.n	8002f0a <__swbuf_r+0x42>
 8002f00:	4621      	mov	r1, r4
 8002f02:	4628      	mov	r0, r5
 8002f04:	f000 f948 	bl	8003198 <_fflush_r>
 8002f08:	bb30      	cbnz	r0, 8002f58 <__swbuf_r+0x90>
 8002f0a:	68a3      	ldr	r3, [r4, #8]
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	60a3      	str	r3, [r4, #8]
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	6022      	str	r2, [r4, #0]
 8002f16:	701e      	strb	r6, [r3, #0]
 8002f18:	6963      	ldr	r3, [r4, #20]
 8002f1a:	3001      	adds	r0, #1
 8002f1c:	4283      	cmp	r3, r0
 8002f1e:	d004      	beq.n	8002f2a <__swbuf_r+0x62>
 8002f20:	89a3      	ldrh	r3, [r4, #12]
 8002f22:	07db      	lsls	r3, r3, #31
 8002f24:	d506      	bpl.n	8002f34 <__swbuf_r+0x6c>
 8002f26:	2e0a      	cmp	r6, #10
 8002f28:	d104      	bne.n	8002f34 <__swbuf_r+0x6c>
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	4628      	mov	r0, r5
 8002f2e:	f000 f933 	bl	8003198 <_fflush_r>
 8002f32:	b988      	cbnz	r0, 8002f58 <__swbuf_r+0x90>
 8002f34:	4638      	mov	r0, r7
 8002f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <__swbuf_r+0x9c>)
 8002f3a:	429c      	cmp	r4, r3
 8002f3c:	d101      	bne.n	8002f42 <__swbuf_r+0x7a>
 8002f3e:	68ac      	ldr	r4, [r5, #8]
 8002f40:	e7cf      	b.n	8002ee2 <__swbuf_r+0x1a>
 8002f42:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <__swbuf_r+0xa0>)
 8002f44:	429c      	cmp	r4, r3
 8002f46:	bf08      	it	eq
 8002f48:	68ec      	ldreq	r4, [r5, #12]
 8002f4a:	e7ca      	b.n	8002ee2 <__swbuf_r+0x1a>
 8002f4c:	4621      	mov	r1, r4
 8002f4e:	4628      	mov	r0, r5
 8002f50:	f000 f81e 	bl	8002f90 <__swsetup_r>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d0cb      	beq.n	8002ef0 <__swbuf_r+0x28>
 8002f58:	f04f 37ff 	mov.w	r7, #4294967295
 8002f5c:	e7ea      	b.n	8002f34 <__swbuf_r+0x6c>
 8002f5e:	bf00      	nop
 8002f60:	08003494 	.word	0x08003494
 8002f64:	080034b4 	.word	0x080034b4
 8002f68:	08003474 	.word	0x08003474

08002f6c <_write_r>:
 8002f6c:	b538      	push	{r3, r4, r5, lr}
 8002f6e:	4d07      	ldr	r5, [pc, #28]	; (8002f8c <_write_r+0x20>)
 8002f70:	4604      	mov	r4, r0
 8002f72:	4608      	mov	r0, r1
 8002f74:	4611      	mov	r1, r2
 8002f76:	2200      	movs	r2, #0
 8002f78:	602a      	str	r2, [r5, #0]
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	f7fd fd42 	bl	8000a04 <_write>
 8002f80:	1c43      	adds	r3, r0, #1
 8002f82:	d102      	bne.n	8002f8a <_write_r+0x1e>
 8002f84:	682b      	ldr	r3, [r5, #0]
 8002f86:	b103      	cbz	r3, 8002f8a <_write_r+0x1e>
 8002f88:	6023      	str	r3, [r4, #0]
 8002f8a:	bd38      	pop	{r3, r4, r5, pc}
 8002f8c:	200001bc 	.word	0x200001bc

08002f90 <__swsetup_r>:
 8002f90:	4b32      	ldr	r3, [pc, #200]	; (800305c <__swsetup_r+0xcc>)
 8002f92:	b570      	push	{r4, r5, r6, lr}
 8002f94:	681d      	ldr	r5, [r3, #0]
 8002f96:	4606      	mov	r6, r0
 8002f98:	460c      	mov	r4, r1
 8002f9a:	b125      	cbz	r5, 8002fa6 <__swsetup_r+0x16>
 8002f9c:	69ab      	ldr	r3, [r5, #24]
 8002f9e:	b913      	cbnz	r3, 8002fa6 <__swsetup_r+0x16>
 8002fa0:	4628      	mov	r0, r5
 8002fa2:	f7ff fb1b 	bl	80025dc <__sinit>
 8002fa6:	4b2e      	ldr	r3, [pc, #184]	; (8003060 <__swsetup_r+0xd0>)
 8002fa8:	429c      	cmp	r4, r3
 8002faa:	d10f      	bne.n	8002fcc <__swsetup_r+0x3c>
 8002fac:	686c      	ldr	r4, [r5, #4]
 8002fae:	89a3      	ldrh	r3, [r4, #12]
 8002fb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002fb4:	0719      	lsls	r1, r3, #28
 8002fb6:	d42c      	bmi.n	8003012 <__swsetup_r+0x82>
 8002fb8:	06dd      	lsls	r5, r3, #27
 8002fba:	d411      	bmi.n	8002fe0 <__swsetup_r+0x50>
 8002fbc:	2309      	movs	r3, #9
 8002fbe:	6033      	str	r3, [r6, #0]
 8002fc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002fc4:	81a3      	strh	r3, [r4, #12]
 8002fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8002fca:	e03e      	b.n	800304a <__swsetup_r+0xba>
 8002fcc:	4b25      	ldr	r3, [pc, #148]	; (8003064 <__swsetup_r+0xd4>)
 8002fce:	429c      	cmp	r4, r3
 8002fd0:	d101      	bne.n	8002fd6 <__swsetup_r+0x46>
 8002fd2:	68ac      	ldr	r4, [r5, #8]
 8002fd4:	e7eb      	b.n	8002fae <__swsetup_r+0x1e>
 8002fd6:	4b24      	ldr	r3, [pc, #144]	; (8003068 <__swsetup_r+0xd8>)
 8002fd8:	429c      	cmp	r4, r3
 8002fda:	bf08      	it	eq
 8002fdc:	68ec      	ldreq	r4, [r5, #12]
 8002fde:	e7e6      	b.n	8002fae <__swsetup_r+0x1e>
 8002fe0:	0758      	lsls	r0, r3, #29
 8002fe2:	d512      	bpl.n	800300a <__swsetup_r+0x7a>
 8002fe4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fe6:	b141      	cbz	r1, 8002ffa <__swsetup_r+0x6a>
 8002fe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fec:	4299      	cmp	r1, r3
 8002fee:	d002      	beq.n	8002ff6 <__swsetup_r+0x66>
 8002ff0:	4630      	mov	r0, r6
 8002ff2:	f000 f991 	bl	8003318 <_free_r>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	6363      	str	r3, [r4, #52]	; 0x34
 8002ffa:	89a3      	ldrh	r3, [r4, #12]
 8002ffc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003000:	81a3      	strh	r3, [r4, #12]
 8003002:	2300      	movs	r3, #0
 8003004:	6063      	str	r3, [r4, #4]
 8003006:	6923      	ldr	r3, [r4, #16]
 8003008:	6023      	str	r3, [r4, #0]
 800300a:	89a3      	ldrh	r3, [r4, #12]
 800300c:	f043 0308 	orr.w	r3, r3, #8
 8003010:	81a3      	strh	r3, [r4, #12]
 8003012:	6923      	ldr	r3, [r4, #16]
 8003014:	b94b      	cbnz	r3, 800302a <__swsetup_r+0x9a>
 8003016:	89a3      	ldrh	r3, [r4, #12]
 8003018:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800301c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003020:	d003      	beq.n	800302a <__swsetup_r+0x9a>
 8003022:	4621      	mov	r1, r4
 8003024:	4630      	mov	r0, r6
 8003026:	f000 f92b 	bl	8003280 <__smakebuf_r>
 800302a:	89a0      	ldrh	r0, [r4, #12]
 800302c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003030:	f010 0301 	ands.w	r3, r0, #1
 8003034:	d00a      	beq.n	800304c <__swsetup_r+0xbc>
 8003036:	2300      	movs	r3, #0
 8003038:	60a3      	str	r3, [r4, #8]
 800303a:	6963      	ldr	r3, [r4, #20]
 800303c:	425b      	negs	r3, r3
 800303e:	61a3      	str	r3, [r4, #24]
 8003040:	6923      	ldr	r3, [r4, #16]
 8003042:	b943      	cbnz	r3, 8003056 <__swsetup_r+0xc6>
 8003044:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003048:	d1ba      	bne.n	8002fc0 <__swsetup_r+0x30>
 800304a:	bd70      	pop	{r4, r5, r6, pc}
 800304c:	0781      	lsls	r1, r0, #30
 800304e:	bf58      	it	pl
 8003050:	6963      	ldrpl	r3, [r4, #20]
 8003052:	60a3      	str	r3, [r4, #8]
 8003054:	e7f4      	b.n	8003040 <__swsetup_r+0xb0>
 8003056:	2000      	movs	r0, #0
 8003058:	e7f7      	b.n	800304a <__swsetup_r+0xba>
 800305a:	bf00      	nop
 800305c:	2000000c 	.word	0x2000000c
 8003060:	08003494 	.word	0x08003494
 8003064:	080034b4 	.word	0x080034b4
 8003068:	08003474 	.word	0x08003474

0800306c <_close_r>:
 800306c:	b538      	push	{r3, r4, r5, lr}
 800306e:	4d06      	ldr	r5, [pc, #24]	; (8003088 <_close_r+0x1c>)
 8003070:	2300      	movs	r3, #0
 8003072:	4604      	mov	r4, r0
 8003074:	4608      	mov	r0, r1
 8003076:	602b      	str	r3, [r5, #0]
 8003078:	f7fd fdaf 	bl	8000bda <_close>
 800307c:	1c43      	adds	r3, r0, #1
 800307e:	d102      	bne.n	8003086 <_close_r+0x1a>
 8003080:	682b      	ldr	r3, [r5, #0]
 8003082:	b103      	cbz	r3, 8003086 <_close_r+0x1a>
 8003084:	6023      	str	r3, [r4, #0]
 8003086:	bd38      	pop	{r3, r4, r5, pc}
 8003088:	200001bc 	.word	0x200001bc

0800308c <__sflush_r>:
 800308c:	898a      	ldrh	r2, [r1, #12]
 800308e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003092:	4605      	mov	r5, r0
 8003094:	0710      	lsls	r0, r2, #28
 8003096:	460c      	mov	r4, r1
 8003098:	d458      	bmi.n	800314c <__sflush_r+0xc0>
 800309a:	684b      	ldr	r3, [r1, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	dc05      	bgt.n	80030ac <__sflush_r+0x20>
 80030a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	dc02      	bgt.n	80030ac <__sflush_r+0x20>
 80030a6:	2000      	movs	r0, #0
 80030a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80030ae:	2e00      	cmp	r6, #0
 80030b0:	d0f9      	beq.n	80030a6 <__sflush_r+0x1a>
 80030b2:	2300      	movs	r3, #0
 80030b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80030b8:	682f      	ldr	r7, [r5, #0]
 80030ba:	602b      	str	r3, [r5, #0]
 80030bc:	d032      	beq.n	8003124 <__sflush_r+0x98>
 80030be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80030c0:	89a3      	ldrh	r3, [r4, #12]
 80030c2:	075a      	lsls	r2, r3, #29
 80030c4:	d505      	bpl.n	80030d2 <__sflush_r+0x46>
 80030c6:	6863      	ldr	r3, [r4, #4]
 80030c8:	1ac0      	subs	r0, r0, r3
 80030ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80030cc:	b10b      	cbz	r3, 80030d2 <__sflush_r+0x46>
 80030ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030d0:	1ac0      	subs	r0, r0, r3
 80030d2:	2300      	movs	r3, #0
 80030d4:	4602      	mov	r2, r0
 80030d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80030d8:	6a21      	ldr	r1, [r4, #32]
 80030da:	4628      	mov	r0, r5
 80030dc:	47b0      	blx	r6
 80030de:	1c43      	adds	r3, r0, #1
 80030e0:	89a3      	ldrh	r3, [r4, #12]
 80030e2:	d106      	bne.n	80030f2 <__sflush_r+0x66>
 80030e4:	6829      	ldr	r1, [r5, #0]
 80030e6:	291d      	cmp	r1, #29
 80030e8:	d82c      	bhi.n	8003144 <__sflush_r+0xb8>
 80030ea:	4a2a      	ldr	r2, [pc, #168]	; (8003194 <__sflush_r+0x108>)
 80030ec:	40ca      	lsrs	r2, r1
 80030ee:	07d6      	lsls	r6, r2, #31
 80030f0:	d528      	bpl.n	8003144 <__sflush_r+0xb8>
 80030f2:	2200      	movs	r2, #0
 80030f4:	6062      	str	r2, [r4, #4]
 80030f6:	04d9      	lsls	r1, r3, #19
 80030f8:	6922      	ldr	r2, [r4, #16]
 80030fa:	6022      	str	r2, [r4, #0]
 80030fc:	d504      	bpl.n	8003108 <__sflush_r+0x7c>
 80030fe:	1c42      	adds	r2, r0, #1
 8003100:	d101      	bne.n	8003106 <__sflush_r+0x7a>
 8003102:	682b      	ldr	r3, [r5, #0]
 8003104:	b903      	cbnz	r3, 8003108 <__sflush_r+0x7c>
 8003106:	6560      	str	r0, [r4, #84]	; 0x54
 8003108:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800310a:	602f      	str	r7, [r5, #0]
 800310c:	2900      	cmp	r1, #0
 800310e:	d0ca      	beq.n	80030a6 <__sflush_r+0x1a>
 8003110:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003114:	4299      	cmp	r1, r3
 8003116:	d002      	beq.n	800311e <__sflush_r+0x92>
 8003118:	4628      	mov	r0, r5
 800311a:	f000 f8fd 	bl	8003318 <_free_r>
 800311e:	2000      	movs	r0, #0
 8003120:	6360      	str	r0, [r4, #52]	; 0x34
 8003122:	e7c1      	b.n	80030a8 <__sflush_r+0x1c>
 8003124:	6a21      	ldr	r1, [r4, #32]
 8003126:	2301      	movs	r3, #1
 8003128:	4628      	mov	r0, r5
 800312a:	47b0      	blx	r6
 800312c:	1c41      	adds	r1, r0, #1
 800312e:	d1c7      	bne.n	80030c0 <__sflush_r+0x34>
 8003130:	682b      	ldr	r3, [r5, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0c4      	beq.n	80030c0 <__sflush_r+0x34>
 8003136:	2b1d      	cmp	r3, #29
 8003138:	d001      	beq.n	800313e <__sflush_r+0xb2>
 800313a:	2b16      	cmp	r3, #22
 800313c:	d101      	bne.n	8003142 <__sflush_r+0xb6>
 800313e:	602f      	str	r7, [r5, #0]
 8003140:	e7b1      	b.n	80030a6 <__sflush_r+0x1a>
 8003142:	89a3      	ldrh	r3, [r4, #12]
 8003144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003148:	81a3      	strh	r3, [r4, #12]
 800314a:	e7ad      	b.n	80030a8 <__sflush_r+0x1c>
 800314c:	690f      	ldr	r7, [r1, #16]
 800314e:	2f00      	cmp	r7, #0
 8003150:	d0a9      	beq.n	80030a6 <__sflush_r+0x1a>
 8003152:	0793      	lsls	r3, r2, #30
 8003154:	680e      	ldr	r6, [r1, #0]
 8003156:	bf08      	it	eq
 8003158:	694b      	ldreq	r3, [r1, #20]
 800315a:	600f      	str	r7, [r1, #0]
 800315c:	bf18      	it	ne
 800315e:	2300      	movne	r3, #0
 8003160:	eba6 0807 	sub.w	r8, r6, r7
 8003164:	608b      	str	r3, [r1, #8]
 8003166:	f1b8 0f00 	cmp.w	r8, #0
 800316a:	dd9c      	ble.n	80030a6 <__sflush_r+0x1a>
 800316c:	6a21      	ldr	r1, [r4, #32]
 800316e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003170:	4643      	mov	r3, r8
 8003172:	463a      	mov	r2, r7
 8003174:	4628      	mov	r0, r5
 8003176:	47b0      	blx	r6
 8003178:	2800      	cmp	r0, #0
 800317a:	dc06      	bgt.n	800318a <__sflush_r+0xfe>
 800317c:	89a3      	ldrh	r3, [r4, #12]
 800317e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003182:	81a3      	strh	r3, [r4, #12]
 8003184:	f04f 30ff 	mov.w	r0, #4294967295
 8003188:	e78e      	b.n	80030a8 <__sflush_r+0x1c>
 800318a:	4407      	add	r7, r0
 800318c:	eba8 0800 	sub.w	r8, r8, r0
 8003190:	e7e9      	b.n	8003166 <__sflush_r+0xda>
 8003192:	bf00      	nop
 8003194:	20400001 	.word	0x20400001

08003198 <_fflush_r>:
 8003198:	b538      	push	{r3, r4, r5, lr}
 800319a:	690b      	ldr	r3, [r1, #16]
 800319c:	4605      	mov	r5, r0
 800319e:	460c      	mov	r4, r1
 80031a0:	b913      	cbnz	r3, 80031a8 <_fflush_r+0x10>
 80031a2:	2500      	movs	r5, #0
 80031a4:	4628      	mov	r0, r5
 80031a6:	bd38      	pop	{r3, r4, r5, pc}
 80031a8:	b118      	cbz	r0, 80031b2 <_fflush_r+0x1a>
 80031aa:	6983      	ldr	r3, [r0, #24]
 80031ac:	b90b      	cbnz	r3, 80031b2 <_fflush_r+0x1a>
 80031ae:	f7ff fa15 	bl	80025dc <__sinit>
 80031b2:	4b14      	ldr	r3, [pc, #80]	; (8003204 <_fflush_r+0x6c>)
 80031b4:	429c      	cmp	r4, r3
 80031b6:	d11b      	bne.n	80031f0 <_fflush_r+0x58>
 80031b8:	686c      	ldr	r4, [r5, #4]
 80031ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0ef      	beq.n	80031a2 <_fflush_r+0xa>
 80031c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80031c4:	07d0      	lsls	r0, r2, #31
 80031c6:	d404      	bmi.n	80031d2 <_fflush_r+0x3a>
 80031c8:	0599      	lsls	r1, r3, #22
 80031ca:	d402      	bmi.n	80031d2 <_fflush_r+0x3a>
 80031cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031ce:	f7ff faa3 	bl	8002718 <__retarget_lock_acquire_recursive>
 80031d2:	4628      	mov	r0, r5
 80031d4:	4621      	mov	r1, r4
 80031d6:	f7ff ff59 	bl	800308c <__sflush_r>
 80031da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80031dc:	07da      	lsls	r2, r3, #31
 80031de:	4605      	mov	r5, r0
 80031e0:	d4e0      	bmi.n	80031a4 <_fflush_r+0xc>
 80031e2:	89a3      	ldrh	r3, [r4, #12]
 80031e4:	059b      	lsls	r3, r3, #22
 80031e6:	d4dd      	bmi.n	80031a4 <_fflush_r+0xc>
 80031e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031ea:	f7ff fa96 	bl	800271a <__retarget_lock_release_recursive>
 80031ee:	e7d9      	b.n	80031a4 <_fflush_r+0xc>
 80031f0:	4b05      	ldr	r3, [pc, #20]	; (8003208 <_fflush_r+0x70>)
 80031f2:	429c      	cmp	r4, r3
 80031f4:	d101      	bne.n	80031fa <_fflush_r+0x62>
 80031f6:	68ac      	ldr	r4, [r5, #8]
 80031f8:	e7df      	b.n	80031ba <_fflush_r+0x22>
 80031fa:	4b04      	ldr	r3, [pc, #16]	; (800320c <_fflush_r+0x74>)
 80031fc:	429c      	cmp	r4, r3
 80031fe:	bf08      	it	eq
 8003200:	68ec      	ldreq	r4, [r5, #12]
 8003202:	e7da      	b.n	80031ba <_fflush_r+0x22>
 8003204:	08003494 	.word	0x08003494
 8003208:	080034b4 	.word	0x080034b4
 800320c:	08003474 	.word	0x08003474

08003210 <_lseek_r>:
 8003210:	b538      	push	{r3, r4, r5, lr}
 8003212:	4d07      	ldr	r5, [pc, #28]	; (8003230 <_lseek_r+0x20>)
 8003214:	4604      	mov	r4, r0
 8003216:	4608      	mov	r0, r1
 8003218:	4611      	mov	r1, r2
 800321a:	2200      	movs	r2, #0
 800321c:	602a      	str	r2, [r5, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	f7fd fd02 	bl	8000c28 <_lseek>
 8003224:	1c43      	adds	r3, r0, #1
 8003226:	d102      	bne.n	800322e <_lseek_r+0x1e>
 8003228:	682b      	ldr	r3, [r5, #0]
 800322a:	b103      	cbz	r3, 800322e <_lseek_r+0x1e>
 800322c:	6023      	str	r3, [r4, #0]
 800322e:	bd38      	pop	{r3, r4, r5, pc}
 8003230:	200001bc 	.word	0x200001bc

08003234 <__swhatbuf_r>:
 8003234:	b570      	push	{r4, r5, r6, lr}
 8003236:	460e      	mov	r6, r1
 8003238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800323c:	2900      	cmp	r1, #0
 800323e:	b096      	sub	sp, #88	; 0x58
 8003240:	4614      	mov	r4, r2
 8003242:	461d      	mov	r5, r3
 8003244:	da08      	bge.n	8003258 <__swhatbuf_r+0x24>
 8003246:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	602a      	str	r2, [r5, #0]
 800324e:	061a      	lsls	r2, r3, #24
 8003250:	d410      	bmi.n	8003274 <__swhatbuf_r+0x40>
 8003252:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003256:	e00e      	b.n	8003276 <__swhatbuf_r+0x42>
 8003258:	466a      	mov	r2, sp
 800325a:	f000 f8bb 	bl	80033d4 <_fstat_r>
 800325e:	2800      	cmp	r0, #0
 8003260:	dbf1      	blt.n	8003246 <__swhatbuf_r+0x12>
 8003262:	9a01      	ldr	r2, [sp, #4]
 8003264:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003268:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800326c:	425a      	negs	r2, r3
 800326e:	415a      	adcs	r2, r3
 8003270:	602a      	str	r2, [r5, #0]
 8003272:	e7ee      	b.n	8003252 <__swhatbuf_r+0x1e>
 8003274:	2340      	movs	r3, #64	; 0x40
 8003276:	2000      	movs	r0, #0
 8003278:	6023      	str	r3, [r4, #0]
 800327a:	b016      	add	sp, #88	; 0x58
 800327c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003280 <__smakebuf_r>:
 8003280:	898b      	ldrh	r3, [r1, #12]
 8003282:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003284:	079d      	lsls	r5, r3, #30
 8003286:	4606      	mov	r6, r0
 8003288:	460c      	mov	r4, r1
 800328a:	d507      	bpl.n	800329c <__smakebuf_r+0x1c>
 800328c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003290:	6023      	str	r3, [r4, #0]
 8003292:	6123      	str	r3, [r4, #16]
 8003294:	2301      	movs	r3, #1
 8003296:	6163      	str	r3, [r4, #20]
 8003298:	b002      	add	sp, #8
 800329a:	bd70      	pop	{r4, r5, r6, pc}
 800329c:	ab01      	add	r3, sp, #4
 800329e:	466a      	mov	r2, sp
 80032a0:	f7ff ffc8 	bl	8003234 <__swhatbuf_r>
 80032a4:	9900      	ldr	r1, [sp, #0]
 80032a6:	4605      	mov	r5, r0
 80032a8:	4630      	mov	r0, r6
 80032aa:	f7ff fa57 	bl	800275c <_malloc_r>
 80032ae:	b948      	cbnz	r0, 80032c4 <__smakebuf_r+0x44>
 80032b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032b4:	059a      	lsls	r2, r3, #22
 80032b6:	d4ef      	bmi.n	8003298 <__smakebuf_r+0x18>
 80032b8:	f023 0303 	bic.w	r3, r3, #3
 80032bc:	f043 0302 	orr.w	r3, r3, #2
 80032c0:	81a3      	strh	r3, [r4, #12]
 80032c2:	e7e3      	b.n	800328c <__smakebuf_r+0xc>
 80032c4:	4b0d      	ldr	r3, [pc, #52]	; (80032fc <__smakebuf_r+0x7c>)
 80032c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80032c8:	89a3      	ldrh	r3, [r4, #12]
 80032ca:	6020      	str	r0, [r4, #0]
 80032cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032d0:	81a3      	strh	r3, [r4, #12]
 80032d2:	9b00      	ldr	r3, [sp, #0]
 80032d4:	6163      	str	r3, [r4, #20]
 80032d6:	9b01      	ldr	r3, [sp, #4]
 80032d8:	6120      	str	r0, [r4, #16]
 80032da:	b15b      	cbz	r3, 80032f4 <__smakebuf_r+0x74>
 80032dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032e0:	4630      	mov	r0, r6
 80032e2:	f000 f889 	bl	80033f8 <_isatty_r>
 80032e6:	b128      	cbz	r0, 80032f4 <__smakebuf_r+0x74>
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	f023 0303 	bic.w	r3, r3, #3
 80032ee:	f043 0301 	orr.w	r3, r3, #1
 80032f2:	81a3      	strh	r3, [r4, #12]
 80032f4:	89a0      	ldrh	r0, [r4, #12]
 80032f6:	4305      	orrs	r5, r0
 80032f8:	81a5      	strh	r5, [r4, #12]
 80032fa:	e7cd      	b.n	8003298 <__smakebuf_r+0x18>
 80032fc:	08002575 	.word	0x08002575

08003300 <__malloc_lock>:
 8003300:	4801      	ldr	r0, [pc, #4]	; (8003308 <__malloc_lock+0x8>)
 8003302:	f7ff ba09 	b.w	8002718 <__retarget_lock_acquire_recursive>
 8003306:	bf00      	nop
 8003308:	200001b0 	.word	0x200001b0

0800330c <__malloc_unlock>:
 800330c:	4801      	ldr	r0, [pc, #4]	; (8003314 <__malloc_unlock+0x8>)
 800330e:	f7ff ba04 	b.w	800271a <__retarget_lock_release_recursive>
 8003312:	bf00      	nop
 8003314:	200001b0 	.word	0x200001b0

08003318 <_free_r>:
 8003318:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800331a:	2900      	cmp	r1, #0
 800331c:	d044      	beq.n	80033a8 <_free_r+0x90>
 800331e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003322:	9001      	str	r0, [sp, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	f1a1 0404 	sub.w	r4, r1, #4
 800332a:	bfb8      	it	lt
 800332c:	18e4      	addlt	r4, r4, r3
 800332e:	f7ff ffe7 	bl	8003300 <__malloc_lock>
 8003332:	4a1e      	ldr	r2, [pc, #120]	; (80033ac <_free_r+0x94>)
 8003334:	9801      	ldr	r0, [sp, #4]
 8003336:	6813      	ldr	r3, [r2, #0]
 8003338:	b933      	cbnz	r3, 8003348 <_free_r+0x30>
 800333a:	6063      	str	r3, [r4, #4]
 800333c:	6014      	str	r4, [r2, #0]
 800333e:	b003      	add	sp, #12
 8003340:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003344:	f7ff bfe2 	b.w	800330c <__malloc_unlock>
 8003348:	42a3      	cmp	r3, r4
 800334a:	d908      	bls.n	800335e <_free_r+0x46>
 800334c:	6825      	ldr	r5, [r4, #0]
 800334e:	1961      	adds	r1, r4, r5
 8003350:	428b      	cmp	r3, r1
 8003352:	bf01      	itttt	eq
 8003354:	6819      	ldreq	r1, [r3, #0]
 8003356:	685b      	ldreq	r3, [r3, #4]
 8003358:	1949      	addeq	r1, r1, r5
 800335a:	6021      	streq	r1, [r4, #0]
 800335c:	e7ed      	b.n	800333a <_free_r+0x22>
 800335e:	461a      	mov	r2, r3
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	b10b      	cbz	r3, 8003368 <_free_r+0x50>
 8003364:	42a3      	cmp	r3, r4
 8003366:	d9fa      	bls.n	800335e <_free_r+0x46>
 8003368:	6811      	ldr	r1, [r2, #0]
 800336a:	1855      	adds	r5, r2, r1
 800336c:	42a5      	cmp	r5, r4
 800336e:	d10b      	bne.n	8003388 <_free_r+0x70>
 8003370:	6824      	ldr	r4, [r4, #0]
 8003372:	4421      	add	r1, r4
 8003374:	1854      	adds	r4, r2, r1
 8003376:	42a3      	cmp	r3, r4
 8003378:	6011      	str	r1, [r2, #0]
 800337a:	d1e0      	bne.n	800333e <_free_r+0x26>
 800337c:	681c      	ldr	r4, [r3, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	6053      	str	r3, [r2, #4]
 8003382:	4421      	add	r1, r4
 8003384:	6011      	str	r1, [r2, #0]
 8003386:	e7da      	b.n	800333e <_free_r+0x26>
 8003388:	d902      	bls.n	8003390 <_free_r+0x78>
 800338a:	230c      	movs	r3, #12
 800338c:	6003      	str	r3, [r0, #0]
 800338e:	e7d6      	b.n	800333e <_free_r+0x26>
 8003390:	6825      	ldr	r5, [r4, #0]
 8003392:	1961      	adds	r1, r4, r5
 8003394:	428b      	cmp	r3, r1
 8003396:	bf04      	itt	eq
 8003398:	6819      	ldreq	r1, [r3, #0]
 800339a:	685b      	ldreq	r3, [r3, #4]
 800339c:	6063      	str	r3, [r4, #4]
 800339e:	bf04      	itt	eq
 80033a0:	1949      	addeq	r1, r1, r5
 80033a2:	6021      	streq	r1, [r4, #0]
 80033a4:	6054      	str	r4, [r2, #4]
 80033a6:	e7ca      	b.n	800333e <_free_r+0x26>
 80033a8:	b003      	add	sp, #12
 80033aa:	bd30      	pop	{r4, r5, pc}
 80033ac:	200001b4 	.word	0x200001b4

080033b0 <_read_r>:
 80033b0:	b538      	push	{r3, r4, r5, lr}
 80033b2:	4d07      	ldr	r5, [pc, #28]	; (80033d0 <_read_r+0x20>)
 80033b4:	4604      	mov	r4, r0
 80033b6:	4608      	mov	r0, r1
 80033b8:	4611      	mov	r1, r2
 80033ba:	2200      	movs	r2, #0
 80033bc:	602a      	str	r2, [r5, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	f7fd fbee 	bl	8000ba0 <_read>
 80033c4:	1c43      	adds	r3, r0, #1
 80033c6:	d102      	bne.n	80033ce <_read_r+0x1e>
 80033c8:	682b      	ldr	r3, [r5, #0]
 80033ca:	b103      	cbz	r3, 80033ce <_read_r+0x1e>
 80033cc:	6023      	str	r3, [r4, #0]
 80033ce:	bd38      	pop	{r3, r4, r5, pc}
 80033d0:	200001bc 	.word	0x200001bc

080033d4 <_fstat_r>:
 80033d4:	b538      	push	{r3, r4, r5, lr}
 80033d6:	4d07      	ldr	r5, [pc, #28]	; (80033f4 <_fstat_r+0x20>)
 80033d8:	2300      	movs	r3, #0
 80033da:	4604      	mov	r4, r0
 80033dc:	4608      	mov	r0, r1
 80033de:	4611      	mov	r1, r2
 80033e0:	602b      	str	r3, [r5, #0]
 80033e2:	f7fd fc06 	bl	8000bf2 <_fstat>
 80033e6:	1c43      	adds	r3, r0, #1
 80033e8:	d102      	bne.n	80033f0 <_fstat_r+0x1c>
 80033ea:	682b      	ldr	r3, [r5, #0]
 80033ec:	b103      	cbz	r3, 80033f0 <_fstat_r+0x1c>
 80033ee:	6023      	str	r3, [r4, #0]
 80033f0:	bd38      	pop	{r3, r4, r5, pc}
 80033f2:	bf00      	nop
 80033f4:	200001bc 	.word	0x200001bc

080033f8 <_isatty_r>:
 80033f8:	b538      	push	{r3, r4, r5, lr}
 80033fa:	4d06      	ldr	r5, [pc, #24]	; (8003414 <_isatty_r+0x1c>)
 80033fc:	2300      	movs	r3, #0
 80033fe:	4604      	mov	r4, r0
 8003400:	4608      	mov	r0, r1
 8003402:	602b      	str	r3, [r5, #0]
 8003404:	f7fd fc05 	bl	8000c12 <_isatty>
 8003408:	1c43      	adds	r3, r0, #1
 800340a:	d102      	bne.n	8003412 <_isatty_r+0x1a>
 800340c:	682b      	ldr	r3, [r5, #0]
 800340e:	b103      	cbz	r3, 8003412 <_isatty_r+0x1a>
 8003410:	6023      	str	r3, [r4, #0]
 8003412:	bd38      	pop	{r3, r4, r5, pc}
 8003414:	200001bc 	.word	0x200001bc

08003418 <_init>:
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341a:	bf00      	nop
 800341c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341e:	bc08      	pop	{r3}
 8003420:	469e      	mov	lr, r3
 8003422:	4770      	bx	lr

08003424 <_fini>:
 8003424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003426:	bf00      	nop
 8003428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800342a:	bc08      	pop	{r3}
 800342c:	469e      	mov	lr, r3
 800342e:	4770      	bx	lr
