<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: Class Members - Typedefs</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_func.html"><span>Functions</span></a></li>
      <li><a href="functions_vars.html"><span>Variables</span></a></li>
      <li class="current"><a href="functions_type.html"><span>Typedefs</span></a></li>
      <li><a href="functions_enum.html"><span>Enumerations</span></a></li>
      <li><a href="functions_eval.html"><span>Enumerator</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="functions_type.html#index__"><span>_</span></a></li>
      <li><a href="functions_type_a.html#index_a"><span>a</span></a></li>
      <li><a href="functions_type_b.html#index_b"><span>b</span></a></li>
      <li><a href="functions_type_c.html#index_c"><span>c</span></a></li>
      <li><a href="functions_type_d.html#index_d"><span>d</span></a></li>
      <li><a href="functions_type_e.html#index_e"><span>e</span></a></li>
      <li><a href="functions_type_f.html#index_f"><span>f</span></a></li>
      <li><a href="functions_type_g.html#index_g"><span>g</span></a></li>
      <li><a href="functions_type_h.html#index_h"><span>h</span></a></li>
      <li><a href="functions_type_i.html#index_i"><span>i</span></a></li>
      <li><a href="functions_type_j.html#index_j"><span>j</span></a></li>
      <li><a href="functions_type_k.html#index_k"><span>k</span></a></li>
      <li><a href="functions_type_l.html#index_l"><span>l</span></a></li>
      <li><a href="functions_type_m.html#index_m"><span>m</span></a></li>
      <li><a href="functions_type_n.html#index_n"><span>n</span></a></li>
      <li class="current"><a href="functions_type_o.html#index_o"><span>o</span></a></li>
      <li><a href="functions_type_p.html#index_p"><span>p</span></a></li>
      <li><a href="functions_type_r.html#index_r"><span>r</span></a></li>
      <li><a href="functions_type_s.html#index_s"><span>s</span></a></li>
      <li><a href="functions_type_t.html#index_t"><span>t</span></a></li>
      <li><a href="functions_type_u.html#index_u"><span>u</span></a></li>
      <li><a href="functions_type_v.html#index_v"><span>v</span></a></li>
      <li><a href="functions_type_w.html#index_w"><span>w</span></a></li>
      <li><a href="functions_type_y.html#index_y"><span>y</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a class="anchor" id="index_o"></a>- o -</h3><ul>
<li>OA1_0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r1.html#ad780c63322a6ba5bf91e0571319809fa">STM32LIB::reg::I2C1::OAR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r1.html#a4183b124a1cfd81a2c2aa84025a0b009">STM32LIB::reg::I2C2::OAR1</a>
</li>
<li>OA1_1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r1.html#a19fac0d324c3d3307ed6709ca9322007">STM32LIB::reg::I2C1::OAR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r1.html#ae046976a626f30fbaa3fa600c9f0e5d3">STM32LIB::reg::I2C2::OAR1</a>
</li>
<li>OA1_8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r1.html#a63fc64b8ba44b9215fdf3fcff8e24a54">STM32LIB::reg::I2C1::OAR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r1.html#a6ee5ad4305053add478f914b921ac31f">STM32LIB::reg::I2C2::OAR1</a>
</li>
<li>OA1EN
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r1.html#a5f50d837464f5a939156e5aaee8aba8b">STM32LIB::reg::I2C1::OAR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r1.html#a165cdf097713162e4f35e79adf1bb4eb">STM32LIB::reg::I2C2::OAR1</a>
</li>
<li>OA1MODE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r1.html#acac2d165a8b3b42c30ae5cc9039e416a">STM32LIB::reg::I2C1::OAR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r1.html#a4ae21aa14e94e5d79e49d8d99c304df7">STM32LIB::reg::I2C2::OAR1</a>
</li>
<li>OA2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r2.html#a446266d5cebeb78382120c42a5f09579">STM32LIB::reg::I2C1::OAR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r2.html#a3833474f1b15a124ed6acdab82996429">STM32LIB::reg::I2C2::OAR2</a>
</li>
<li>OA2EN
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r2.html#a525e51803f78ba1141a771f6535c2e1c">STM32LIB::reg::I2C1::OAR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r2.html#a56b07e9d1f474f03d0b10fa079371548">STM32LIB::reg::I2C2::OAR2</a>
</li>
<li>OA2MSK
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r2.html#a88d5267b3ca323ed1e0830e97c4e7682">STM32LIB::reg::I2C1::OAR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r2.html#ad967015af6aa7308f8835b7394661992">STM32LIB::reg::I2C2::OAR2</a>
</li>
<li>OBLRSTF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_s_r.html#a7f1cf1d3e6946ca46542e2c6a5c22393">STM32LIB::reg::RCC::CSR</a>
</li>
<li>OC1CE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#a8e901a6d0a1fe58665f1035f26d6cd75">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#add1d8c93e2c535c77ab6a76b25cd779a">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC1FE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_c_c_m_r1___output.html#a5fb434f36c7a76cfc02a5b06c5f07a11">STM32LIB::reg::TIM14::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___output.html#a45ff3a7aef94b6e4d55857dcfa46e333">STM32LIB::reg::TIM15::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_c_m_r1___output.html#af2097c9dd32ad327cc46e46c209fdfbd">STM32LIB::reg::TIM16::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_c_m_r1___output.html#a3b3fa6f88c8f80ed265511a53446f547">STM32LIB::reg::TIM17::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#addf9a385b0479ca02f85ac26f092e25c">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#a7f734103953784acb5339b915b6acfdc">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC1M
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_c_c_m_r1___output.html#ac84f504d62745089a9b68985ab2e550f">STM32LIB::reg::TIM14::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___output.html#a4768fe493f8e3d5daae73712181f1043">STM32LIB::reg::TIM15::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_c_m_r1___output.html#aee46b29c887d694654a484c0f92bf97a">STM32LIB::reg::TIM16::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_c_m_r1___output.html#aca3940d2a8981abf4aae6a038473d480">STM32LIB::reg::TIM17::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#a01daea86639b4428dea2da846f32e16b">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#a6c8429f674a966fde978e2435d9cdf98">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC1PE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_c_c_m_r1___output.html#a3e0329b7413a034af983255e168f9af3">STM32LIB::reg::TIM14::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___output.html#af3a0fbc9fa57b86a872510156edbefbc">STM32LIB::reg::TIM15::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_c_m_r1___output.html#a26c93ea85ac583bf87d1af931e436279">STM32LIB::reg::TIM16::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_c_m_r1___output.html#a55a6f58114f68641fb31b115d753a336">STM32LIB::reg::TIM17::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#a0324b74bbbb0d369f645d19378111ac3">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#ac43d39530706d0fbef79796910320fd9">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC2CE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#a7f53b8626c6958e7c8b40e85683efebd">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#a716b86335bf0f5febc3fa1698d6e6fd1">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC2FE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___output.html#a680ba395a09a4fbbffff91e7ab90bccd">STM32LIB::reg::TIM15::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#a1b74429c836defbf05f99859036d2905">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#a57fbfc153a9e054ec82ded5db83f4925">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC2M
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___output.html#ab4b9040058225bf503ee4281b2bda422">STM32LIB::reg::TIM15::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#a1e1f08535842831124b6245b9b461f5e">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#a6003fb2027d89564c69b73398d60fd75">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC2PE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___output.html#afb837754bb3d6259f1af45af130ebb9e">STM32LIB::reg::TIM15::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html#a9ef6e7b46bc964e70fc395f734fde483">STM32LIB::reg::TIM1::CCMR1_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html#a2f3a29c7e4dba91d15c01aa040b9070c">STM32LIB::reg::TIM3::CCMR1_Output</a>
</li>
<li>OC3CE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#a46516286d57fde8d45d4f6565e93086e">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#a1147d035d2398a310c14c0d69ea533f9">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>OC3FE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#ac018dff51da7baa987675d0d4c19f70f">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#aabc9ab28c977ab343d54abc6d98985b3">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>OC3M
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#a73ec01a407f9450627eefd78ee16f8d4">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#a0baec54d34c91c5e899d2fa425b7bc9c">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>OC3PE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#a08ed1aebce0e239aabf85b25145f7cfd">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#a5c92141d08b6745ae2e667499b058b32">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>OC4CE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#ab4ccc1f37c8a268b79a4a5f57cd282b6">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#a9313ec4154b4b8f2b765a022da5f6c0c">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>OC4FE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#a18ce7de8c3f7e411eccfe4a5ab9de885">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#aada835990a54948524bfa0a816f97a2d">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>OC4M
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#a2f0e25c5eae4b7c941fefbc3fda3a1b0">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#acd4e593247a8a8fec00ab5984b5cddf2">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>OC4PE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html#a025cf264312a104248ef57b666b1716b">STM32LIB::reg::TIM1::CCMR2_Output</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html#aaa4b2cb9f804a503bd7497ac9517624d">STM32LIB::reg::TIM3::CCMR2_Output</a>
</li>
<li>ODD
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_i2_s_p_r.html#a623e68164f49b77ae7516c0b76cba5dd">STM32LIB::reg::SPI1::I2SPR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_i2_s_p_r.html#adc79f984f4a5ffb409b2dd5ebce26046">STM32LIB::reg::SPI2::I2SPR</a>
</li>
<li>ODR0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a27b29890a956731a3e452c775ee94a28">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#ae90bf1222eb1324281d7f9c760ec0fbf">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a18b7bc89a25c3dc719500bd9d79ea7e4">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#afe1b6320e961668e827f57a8726c05b4">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#adc76b3e487ac9509e7db453022831b25">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a73bba8fa64571175e27552ab79759dc1">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a0b23a791456bb7173c5ee7645077314c">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a0cef69e885cdd1e6f2f871f493cd54b0">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a8ffa765a404141804b53d677b72af515">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a6270696eec3fcd40b1f5d016a8546812">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR10
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#aada72b8271a9a38eaea7e558a7584a2b">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af950fa7bee2b36a1e69345c0e7ee6ca3">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a8724d8130c78f67451fc27580a6edd35">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a2c349970fcd685b5fc1d83ba1a51339b">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#ab16eb193a099a3f8bee29c83e817a790">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR11
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a86dec7dba1412d78f12d43ee34dfda46">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a91326c7c472ccfdeccdb165c7a0be918">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a160939360dad989e4c52b6624433fa95">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a704708a57257d626be31b167709cb3a7">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a9fcda008c9ebadf41eac5a8730b0647e">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR12
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#af22f4f369bf327630409c6e29ab3bbe7">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a8d8191f9414ebda523d2f3f9fd0264e1">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a2abd14278bf8dc8e8ce06d76d08efddc">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#ab1540ad594b30eeefa644abce1fb0bd3">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#aad6c8fd3983ebf0ae3eddf0cbccc380d">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR13
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#aa7af6b08ed7a3393724c9651845b49af">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#acf5605d89e60e33398bb017c211d7059">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a43b4371c23c00cfff525a8a17e7b7ac6">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a4252c707d8fcf618de7bd8b7ff7831b6">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#aff9684610c9819f39d715a412dd2a877">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR14
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#aa74c6ea8cd59d3cec6c61bb811f0499a">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af9fd8da9dcdee5e9466ea49a1e83abc3">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a7175b6be6f9738a2997221185bf0a75f">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#ac0e19990eb88457a08edecf68a077a37">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#adc065cb03311845e0697185b65175e11">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR15
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a319ea94a37ffa95ef053446b0034fd69">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a636b6df26f7d045b8b2a82d3eb37f531">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#ab8e6c015ffa7105f6f01dd99caf82fd5">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#aa25e09f81e3f0946cd3be20898deaf64">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#ab130425a480c320607ba7f9435a970e1">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#ac799e8cf9ef286e3e932e52bb5691be4">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#af18b8c122c25197846e513b466369366">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a7e06a8671b2341c12d6da07488028a50">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a36ee270763eac583d7afc6c8c5174f82">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a58c0d6076c3ac004cd9d971a15862ef8">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a81697007641a5da97067058693281205">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a48e09b4b74d1305b2bd2193537279fbe">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#afb6d8d0ea8c8ebd12d6fbd09f2cb36a8">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#aed15903939fd27af149e4ca681fce1ba">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a17fcaa97e02c110b6add9a7d43e60a0c">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a744c264fa89673292700e742dbe12ab9">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a10b5f11c4779bb98ddaae3a9141fbb26">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#ad106aa37950d0340a257e1955c2578aa">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a27efb1f77a422a6e4f716565a541a308">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a3b2fc468648ff38def274cad63e73f9b">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR5
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#abed296978f15fcb499f80b5b49590360">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a80bc0323271a8e7c36187329f2e63561">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#ad4d7d253341d88fff52dc0b4748bc727">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a3ff47a0e5443ea4cbac2c7793b11062b">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a272214f2ef76bef22802fe9292222384">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR6
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#ad596b488b4f6fd8453fca568c3ed6568">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a10ed30a1ac06a4fe7b1e18247e217ff1">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a84d5996430662bdc0c113c18721be322">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a91348bfc701ec50bbc9f87b589193016">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a9b1a04faced4f3d4d1b38e71e58ea282">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR7
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a53827e240ab72f1e4fee8f85c7e604a8">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a2fffd6e6ce57127e666d7b4dcee358f6">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#ae719356134f268859ce42b6e7dba610d">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a8f13c2ae4bbfb36a2c34f0a083fa7b27">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#abd14d90c7af13630914c4d2f683a5c07">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#ab0d0a0e57b73ee92fb1735f2cf97f48a">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a02fc16668f55db1f891863a77c1ea7b9">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#a640916871baf3960ca7e5f5185200ab1">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a56e332f8212e8e7a7c9d06046dd19101">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#ad3545a83f1754149c6cad98275c1b9e2">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>ODR9
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html#a3a3da7b8c8dc91d94b43882c5886d20f">STM32LIB::reg::GPIOA::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html#a9738d77b872435e2a4b3b1975159c4ec">STM32LIB::reg::GPIOB::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html#acc28bdd1f998f8e2b94acdc35c0f429e">STM32LIB::reg::GPIOC::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html#a90baaa596f876986e84a281a533c76eb">STM32LIB::reg::GPIOD::ODR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html#a0ab1a3375103f4a3d817d772950ae326">STM32LIB::reg::GPIOF::ODR</a>
</li>
<li>OIS1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_r2.html#a4e71f462430ae8259138dc5d81614c69">STM32LIB::reg::TIM15::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_r2.html#a653d0f46507355073a5024c68497a076">STM32LIB::reg::TIM16::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_r2.html#a3c9ac2c9d1f4c6d6ed1826f8372bab9b">STM32LIB::reg::TIM17::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html#a360b2592d78a44598aee374c213ebb4e">STM32LIB::reg::TIM1::CR2</a>
</li>
<li>OIS1N
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_r2.html#aad0014b15d07ec101bef0e8de28b78c4">STM32LIB::reg::TIM15::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_r2.html#aa54f86d77b2973b541144415fb96ac8d">STM32LIB::reg::TIM16::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_r2.html#a0b33d0c081fb1461d5ec645526f53efc">STM32LIB::reg::TIM17::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html#abfbfc6d179fdb911c21decb6e32746e7">STM32LIB::reg::TIM1::CR2</a>
</li>
<li>OIS2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_r2.html#aee93d8c3cc81fac8fdd725469552237b">STM32LIB::reg::TIM15::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html#acfb699c0844665f66d096236287ee56a">STM32LIB::reg::TIM1::CR2</a>
</li>
<li>OIS2N
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html#a2730e1441e028a0fd1b3b60e01171dd2">STM32LIB::reg::TIM1::CR2</a>
</li>
<li>OIS3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html#a7f056c7a0b067655e417b1e4475d9f2b">STM32LIB::reg::TIM1::CR2</a>
</li>
<li>OIS3N
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html#ac3ed88255e12612e166a641f9006fe84">STM32LIB::reg::TIM1::CR2</a>
</li>
<li>OIS4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html#a2599c0f6dac9194c6db8c2a4fab090d3">STM32LIB::reg::TIM1::CR2</a>
</li>
<li>ONEBIT
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#aa9b7dbb5f168cc7f57fb6e1903086016">STM32LIB::reg::USART1::CR3</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#af55da457df777d737be0ed129421d1c4">STM32LIB::reg::USART2::CR3</a>
</li>
<li>OPM
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_r1.html#a216d199981a09f50f3410e8db26bcae3">STM32LIB::reg::TIM15::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_r1.html#acc9e8b4909493a8f21f4efabb86ecfd3">STM32LIB::reg::TIM16::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_r1.html#a8f3ef4685e366fb68fc5567c388e3f29">STM32LIB::reg::TIM17::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r1.html#af67f955d6e09bcf6d7544f18d6ebaa08">STM32LIB::reg::TIM1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_r1.html#aa3d34d8fff6b3ec8efc0089e06e800e4">STM32LIB::reg::TIM3::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6_1_1_c_r1.html#a99939cc3c9c00fdce180be257ef338c3">STM32LIB::reg::TIM6::CR1</a>
</li>
<li>OPTER
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_c_r.html#a93a8cf51d1eab676ffadf646ae921637">STM32LIB::reg::Flash::CR</a>
</li>
<li>OPTERR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_o_b_r.html#a72e4b8be88f87c045d1946cd60c6e59f">STM32LIB::reg::Flash::OBR</a>
</li>
<li>OPTKEYR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html#aba217154ad8c22c4162f1370284fce5c">STM32LIB::reg::Flash</a>
</li>
<li>OPTPG
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_c_r.html#a5e1920ae9857e54cadffc34b5cc0d6e6">STM32LIB::reg::Flash::CR</a>
</li>
<li>OPTWRE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_c_r.html#adf35b1365f60e2b7c3641f277fff5282">STM32LIB::reg::Flash::CR</a>
</li>
<li>ORE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#af850aab1fe669d0d9e7585687f84c252">STM32LIB::reg::USART1::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a5ff0e963eb3bc44f71065f4a421b675f">STM32LIB::reg::USART2::ISR</a>
</li>
<li>ORECF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_c_r.html#aa36f2fc67ad98d396a3cdd712f8e1ec5">STM32LIB::reg::USART1::ICR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_c_r.html#adc2ec7442fb5cbfc552b96f962dc0bf7">STM32LIB::reg::USART2::ICR</a>
</li>
<li>OSEL
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_c_r.html#a56c262a0623caf30f2226df47a47e937">STM32LIB::reg::RTC::CR</a>
</li>
<li>OSPEEDR0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a3230c8fcd6a3b9be6104f08e5aa7212d">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a693e3f4696b69be99869ce4c73e3edc6">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#af2106d546c0499716fd97a18b47f1bfe">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a77779165fe662482a2abb9916ced9173">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#ae558ecd3206b2efd1ffa0bbd150faf62">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#aa841ecc59876731adf109a279fb872c5">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ac2ce19b847bd1b512f20860111b8c327">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#acf8865731834dc31984bb0353bd3a2ce">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a32978a9967f6675c7f6d4b9632f2e8fd">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#aea893606f8ecb24a0f602b8c473a5d52">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR10
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a33b69353157a544d8508e87db6ee1566">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a661ea50f05e6c13246da2fb0409839ab">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a6646add0a86265e9d2ee36f778f8d581">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#aaac637f27c8898aef5e5d636c20f04f0">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a5a4d9edb067a49dccde2e6b411a88de6">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR11
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#ac6f6e9990d3b4751b521069d4b3d2f20">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a3ddf40b8eabfc6860a44e0ced18863a0">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a37c1bd4c272aa673670030905aa619de">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a8431616415cdcbfdb6d0d08768219bf5">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a0249dcc1683df14a16d834c3124fcd76">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR12
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#aaede0d6bb641b1d39377ccb1d6496aeb">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a5efe53f877809e850a97d2fe52ee13ae">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a1050bec950722eabe93415e8e9520c44">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#ad9b2ddfdec8f087e94f8a536ea9fade0">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a8f5bf7e4e5cad35d65f9687b0705987c">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR13
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#aa00fef36e44bb29eb740499ae8261ecc">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a0678b0b0ac7913ed6e4c130039998ee8">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a20b5cf5794ba253bf25be65af3c6b202">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a927450a232f7c4415317550441678e1b">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a8ae767c15b5d4538a11de95856fb90f1">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR14
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a031f1aad598c22e0e5311c7fa9f39c01">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ad086c0935150df461902d5b4befef6dd">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a98878c6fffd6fde56a786e288ce7503a">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5c39274bcf2e0557e1de4563353f1d67">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#ac0ea0b08489b4c13718715cae44853d6">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR15
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a1fb5fd140999a37742d71f83eff103f5">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ab398f541f4b8a77aeaf1fc7c1b720eb6">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a2bbfd3d076b038f31243e7a5f4700e51">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5fdc00f8dc290ec7d2875d8decc6eebf">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a19826b6b19a1850db6878d5c15b23244">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a6ecb8dd620d75a2d1158e2742549d3b4">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#aab3dc0fa202fd5c5d344acd8b6b38acb">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a6c63c9fa5e02425da8cc46e4503e3529">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#ae9c01119af2031d63cb7d4a58bdbbf8c">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a4a166d463c9a185b93d19776389fcdf2">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a69671e027fd2c4054becdd80ee55cd56">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a355b0cb1d7b623250d4d88e7de085cac">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a8c1af11ee9e8a35cf77c8d26a3673582">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a4d3723b850f7515eb7e2fe73fd4fcbcd">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#ab2b384a247394ccbf2dc67689fb53833">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a61c4cb4b55bdcc57c31b4709b61e60b2">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a9222e8c968dc54a88c56e8a1da8424ce">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#acd00895df1138a77b2b9e2c9ee5a177b">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a11640a1cd56ed463ba279e43a2a32e04">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#ad3bc27a16cdc67b0f1d4e18de20185f6">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR5
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#adb4d99d581e7dca6c00c1337db41afb2">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#aea66ea9c86db4d2f5f5490df82815bb1">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a53f051b0cd03de206f522fc43a254ad1">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#af816a0fc39114ccc3a9db6995652e360">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#abb0b44769754046aeded6cdf10d8a180">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR6
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#ab1ee39342697f810d19a9741fca87a1f">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#ac5b798bf9669f68ad44e2aac7b2fa473">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a9c51c63d0a39721ee508e3dcb23b303e">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#aa1e13526e95d04d23d981b69e1a4760d">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#af899e3b88835c314561806df7284ceaf">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR7
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#ab896cc8bdc271bfb86246e8220fea06a">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a429bdd76fb2e4657cdfd2ed440155bff">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a2ec641830ce85d24a97ac13357934460">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5d9415f37ecee83650a606146631cecb">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a1599a3585795dedd5f9249d2acfc9b3e">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a638187f9281935fd8feaedc9429b433a">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a9c70c66f48dcc45af8011b9f677c7f43">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a078752366fcf0744a61423c46b83d6de">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a8ac76f7d0420aa4c85457c5a6a4988af">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#aead349d8153496f472b8c25b342c4f60">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSPEEDR9
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html#a2cf521dbc69fbc7449c6a71f429a55b1">STM32LIB::reg::GPIOA::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html#a677878f6756027a864194631021aeacb">STM32LIB::reg::GPIOB::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html#a0fd6607af479dac1f8b209059231af65">STM32LIB::reg::GPIOC::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html#a5cc877a3a391108ef85debcf3eadd063">STM32LIB::reg::GPIOD::OSPEEDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html#a401857a31f01d62a28e6392668bd9ca5">STM32LIB::reg::GPIOF::OSPEEDR</a>
</li>
<li>OSSI
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_b_d_t_r.html#accdd4db6a5091de10908d05d31a1a360">STM32LIB::reg::TIM15::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_b_d_t_r.html#a6289b0cc796eb9b283b87367e34b4c0d">STM32LIB::reg::TIM16::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_b_d_t_r.html#a2225e598e395908842107190f63e95f5">STM32LIB::reg::TIM17::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_b_d_t_r.html#aa4683d61792203aadd55620811f9716b">STM32LIB::reg::TIM1::BDTR</a>
</li>
<li>OSSR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_b_d_t_r.html#a29a67aadcb06080c3e51c8efda7597ef">STM32LIB::reg::TIM15::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_b_d_t_r.html#af47fc6c443c5a3f5547912f478f4ddaf">STM32LIB::reg::TIM16::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_b_d_t_r.html#a71165536967a5ea24afd94dd28c16090">STM32LIB::reg::TIM17::BDTR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_b_d_t_r.html#a4f09db64c78d47b3403f8f340523a190">STM32LIB::reg::TIM1::BDTR</a>
</li>
<li>OT0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#ae0ce852ebccb246be4b8e7fd719f5b58">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a82c836dc23b610448ac27ca6260402ba">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a0fae50d4e1ff7d1f1617e888b735e0f4">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a944d3d92806c783c069ba6377b7023fd">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a2a8c766478aad5544e857a3cbb117090">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a2331bea4b7bac18669e77aa7aa4966a9">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a5dcd681dccb59852bd96729e3aac88f4">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a10f828fad44f415394966c829846d4db">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#ae108535c5d82da01f6c10d4427e5e018">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a0effb2f95a02ea93fe5a6c01db1a63a3">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT10
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a047da1ba9e61a9f34d40b86156ac187f">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#ad854f19bf5d49eef6966bb3e1a576254">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#ac6993d7b614d899831d36d65f79f16dd">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a1c4119e6a7131419e6afd1c5a0cfb084">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a2865afb1c0437064e92abe6fced7aac1">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT11
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#af62f415fcfbf857a67e612e1f33087d0">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a5cd5daa16204eb97e5978ce534fa6e78">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a99607ac88e310fd337f8d76df0d8cb31">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a2257569badaeb1c8b5061b6474de852a">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#afdf191994400fdda0a87f784e53d059d">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT12
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a5a2cc37b3f87f64c81a9240f51f17c75">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#ad4c8e3b1e0ad02a664c63aafbabb1067">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#aedeecd95cd2efc5cbd8db536722117eb">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a424319fbbcf7d9091c84d92cf93189f2">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a4c52f4ec3b1a9fa68754c18157e79339">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT13
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#aaea3baf8290e0558c08843e4ce062fab">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#afd475b432e2cf94b8cbd75ac6c94464a">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a632c2056416ddc1b9028c27ff12685a5">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#ae29f828393910ed051ef910808cd9498">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a1ae6a13d4e01fe63f2b19778e60381f0">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT14
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a20f1ae87a807990bfabfebabc45fd518">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#ab023cf99b41458b50d8dad7bf133fa56">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#aded5519717f589a52f3971a27f13f2b6">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a43303bfc9921645edd2171609658f224">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a62cdda3569553f8ae8ff92d16505ce27">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT15
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a13e10941aa1fcf3a6f407ff6fd5b3a55">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a096cb4ed95e90493d810b6f0a592b05a">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#ab80010f123361854564e372e142c16e2">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#ab189899be3894a5c3554fd504396e05a">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#ab0d40ac74f005d1315a84f7853a92ce8">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a081c9dfb4a48041e27fa23c9247d58f1">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#aae26a05bf95d9bd75f4467db563a215d">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a64ea4321bbbb2ebf8f64392a04d3944c">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a0f5f88fd9f22c605732847148c330530">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a8a2379de83489984778d7ce89ea38c48">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a55d367be6905ec7c00f3f6d253f2c14e">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a34cfc00d05db3b00a7dc9058aab0297e">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#aae8bfa7b59cd81e8fc9cdc13f79e883a">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a135390b582fa924e5fb4acd45a90b0ba">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a98ec13d60aee4bdd8f03f0de301eb863">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a60e3e5d5b644c964e083d982c9daaa58">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a204f2a5e11cbd9138570aca3edce25ec">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a22826c4ff4f0e0bff8038cf571c779b5">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a0ae33aad9541c291971e26353d27e3c0">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a5da61b31dc6a42803661a2053bca2629">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT5
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#adc8ed09d98bac40ff891512d71d35e00">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a5bf8911ec65fa9c0aead26336f4e7cd7">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#af86f906e299f2cc3e824c451f9214018">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#ae8cab844622fd01e1311fb4394346978">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a9e402bfe7c838622b0ef75bf4939a098">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT6
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a2745cc87b66bc358e2a1aa19d311ae45">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a57599683a734457c41044dd26da1d65f">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a7f8044711064f99ec99a435e052b2d4c">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a2d5487b10eea0a202859b0136ef386ec">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a77e46298a8b746573fcbe61d31ec0dd7">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT7
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a690ddd823378091f564a25421505a9fa">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a358d69e9212f96f5adae6886c1e30401">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a4487416c06c2245528f1e7acea3aa9dd">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#ab31cb673402f38c3c9d10e2d808ee23a">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#aa2cb359ab952805076ed0db0af8dd301">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a708e917255e63c0b271b56133f5fdd39">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#a9d8cb9900817e37bc17f6137573265a6">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#a42c84cbcf7d3abbc4eb3aa78de38aa6d">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#a1e2798f7a99890c516702fe0783d880a">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#a2590528a0e96fc734e155ab542c1267c">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OT9
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html#a068cfad173d6cf93404799f80f4e08fb">STM32LIB::reg::GPIOA::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html#aaf54eee1dd715fdd7641c90a938ba2b9">STM32LIB::reg::GPIOB::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html#abdfb3a740e8060da919e85e5a1903212">STM32LIB::reg::GPIOC::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html#abb02272f5b893cb663e9f1bcbbd7ba30">STM32LIB::reg::GPIOD::OTYPER</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html#accf4d4629ac6bd1393328ebbee152913">STM32LIB::reg::GPIOF::OTYPER</a>
</li>
<li>OVER8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a5d65f239972dcb5670a30dbb7d2807f5">STM32LIB::reg::USART1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ac396badca510fc5832850b14785f45af">STM32LIB::reg::USART2::CR1</a>
</li>
<li>OVR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_i_s_r.html#a1f748f42eb739aa83ab07d399c57120d">STM32LIB::reg::ADC::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#a4e96c82ce0397d6e1634d0c00cd6c0c5">STM32LIB::reg::I2C1::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_s_r.html#a59701db7f98745e0b214468e0e345fd1">STM32LIB::reg::I2C2::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#adc4b49267b5e9c1bcedd9c05e1814754">STM32LIB::reg::SPI1::SR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_s_r.html#ab6942f74af401ba075186965552e7fd9">STM32LIB::reg::SPI2::SR</a>
</li>
<li>OVRCF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_c_r.html#a52963f1f28cae1c3f61708d98e7f7340">STM32LIB::reg::I2C1::ICR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_c_r.html#a97c1e8fde2fcd27060b82c6f164f2f90">STM32LIB::reg::I2C2::ICR</a>
</li>
<li>OVRDIS
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html#a8311ca8ebd4c8a0128b2b2af26776608">STM32LIB::reg::USART1::CR3</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a485ac6bd9acddee0647b4ae4c77d0507">STM32LIB::reg::USART2::CR3</a>
</li>
<li>OVRIE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_i_e_r.html#ac8c48bed0968de2844b2c07fdcd67c77">STM32LIB::reg::ADC::IER</a>
</li>
<li>OVRMOD
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a59816f4947702f914450d1ace3396ecf">STM32LIB::reg::ADC::CFGR1</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
