\doxysection{srsran\+::lower\+\_\+phy\+\_\+baseband\+\_\+processor Class Reference}
\hypertarget{classsrsran_1_1lower__phy__baseband__processor}{}\label{classsrsran_1_1lower__phy__baseband__processor}\index{srsran::lower\_phy\_baseband\_processor@{srsran::lower\_phy\_baseband\_processor}}


Implements the lower physical layer baseband processing core.  




{\ttfamily \#include $<$lower\+\_\+phy\+\_\+baseband\+\_\+processor.\+h$>$}

Inheritance diagram for srsran\+::lower\+\_\+phy\+\_\+baseband\+\_\+processor\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1lower__phy__baseband__processor}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsrsran_1_1lower__phy__baseband__processor_1_1configuration}{configuration}}
\begin{DoxyCompactList}\small\item\em Collects the parameters necessary to initialize the baseband adaptor, as well as injected dependencies. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1lower__phy__baseband__processor_ade38332d79a8ff3c38edcea7f59c06dc}\label{classsrsran_1_1lower__phy__baseband__processor_ade38332d79a8ff3c38edcea7f59c06dc} 
{\bfseries lower\+\_\+phy\+\_\+baseband\+\_\+processor} (const \mbox{\hyperlink{structsrsran_1_1lower__phy__baseband__processor_1_1configuration}{configuration}} \&config)
\begin{DoxyCompactList}\small\item\em Constructs a baseband adaptor. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classsrsran_1_1lower__phy__baseband__processor_a6e333fd5ee9fd3fecb288a3987c0b49e}{start}} (\mbox{\hyperlink{namespacesrsran_a4057ba65348ba48e6202d60aea8e6235}{baseband\+\_\+gateway\+\_\+timestamp}} init\+\_\+time) override
\begin{DoxyCompactList}\small\item\em Starts the lower physical layer operation. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classsrsran_1_1lower__phy__baseband__processor_a76ae5cfac50521ffe9f2a4fd266549ca}{stop}} () override
\begin{DoxyCompactList}\small\item\em Stops the lower physical layer operation. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1lower__phy__controller}{srsran\+::lower\+\_\+phy\+\_\+controller}}}
\begin{DoxyCompactItemize}
\item 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}lower\+\_\+phy\+\_\+controller} ()=default
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Implements the lower physical layer baseband processing core. 

This class interfaces and manages the baseband data flow between the baseband gateways and the processors. This class is agnostic to the sampling rate and radio frame timing. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1lower__phy__baseband__processor_a6e333fd5ee9fd3fecb288a3987c0b49e}\label{classsrsran_1_1lower__phy__baseband__processor_a6e333fd5ee9fd3fecb288a3987c0b49e} 
\index{srsran::lower\_phy\_baseband\_processor@{srsran::lower\_phy\_baseband\_processor}!start@{start}}
\index{start@{start}!srsran::lower\_phy\_baseband\_processor@{srsran::lower\_phy\_baseband\_processor}}
\doxysubsubsection{\texorpdfstring{start()}{start()}}
{\footnotesize\ttfamily void lower\+\_\+phy\+\_\+baseband\+\_\+processor\+::start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesrsran_a4057ba65348ba48e6202d60aea8e6235}{baseband\+\_\+gateway\+\_\+timestamp}}}]{init\+\_\+time }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Starts the lower physical layer operation. 

The fist uplink processing block is expected at {\ttfamily init\+\_\+time} and the first downlink processing block transmission will be relative to this time.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em init\+\_\+time} & Initial time in clock ticks. \\
\hline
\end{DoxyParams}


Implements \mbox{\hyperlink{classsrsran_1_1lower__phy__controller_a2da906ed015138b6437e08c8f447dbcb}{srsran\+::lower\+\_\+phy\+\_\+controller}}.

\Hypertarget{classsrsran_1_1lower__phy__baseband__processor_a76ae5cfac50521ffe9f2a4fd266549ca}\label{classsrsran_1_1lower__phy__baseband__processor_a76ae5cfac50521ffe9f2a4fd266549ca} 
\index{srsran::lower\_phy\_baseband\_processor@{srsran::lower\_phy\_baseband\_processor}!stop@{stop}}
\index{stop@{stop}!srsran::lower\_phy\_baseband\_processor@{srsran::lower\_phy\_baseband\_processor}}
\doxysubsubsection{\texorpdfstring{stop()}{stop()}}
{\footnotesize\ttfamily void lower\+\_\+phy\+\_\+baseband\+\_\+processor\+::stop (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Stops the lower physical layer operation. 

Waits for all asynchronous processes to be over before returning. 

Implements \mbox{\hyperlink{classsrsran_1_1lower__phy__controller_afc974a45c05de4a2c24289dc53c8594b}{srsran\+::lower\+\_\+phy\+\_\+controller}}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
lib/phy/lower/lower\+\_\+phy\+\_\+baseband\+\_\+processor.\+h\item 
lib/phy/lower/lower\+\_\+phy\+\_\+baseband\+\_\+processor.\+cpp\end{DoxyCompactItemize}
