@inproceedings{8791506,
 author = {Park, Jung Geun and Kim, Minsu and Moon, Soo Mook and Kim, Sungyeol and Yang, Insu and Jung, Hyunsoo},
 author_keywords = {Intermediate Representation, Pattern Program},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {2},
 doi = {10.1109/ETS.2019.8791506},
 index_terms = {Automatic test equipment, Bit vector, Intermediate representations, Memory chips, Pattern Program, Program statements, Server-client model, Test Pattern},
 keywords = {Tools;Registers;Testing;Synthesizers;Programming;Standards;Europe;Pattern Program;Intermediate Representation},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {PaTran: Translation platform for test pattern program},
 volume = {},
 year = {2019}
}

@inproceedings{8791507,
 author = {Akhsham, Mahsa and Seyedolhosseini, Atefesadat and Navabi, Zainalabedin},
 author_keywords = {Crosstalk noise, Interconnect, Online testing, Reliability, Shielding, VLSI},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {3},
 doi = {10.1109/ETS.2019.8791507},
 index_terms = {Circuit performance, Crosstalk avoidance, Crosstalk noise, Interconnect, Interconnect testing, On-line testing, Reliability Evaluation, VLSI},
 keywords = {Crosstalk;Wires;Testing;Integrated circuit interconnections;Hardware;Power demand;Circuit faults;VLSI;reliability;online testing;interconnect;crosstalk noise;shielding},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Test adapted shielding by a multipurpose crosstalk avoidance scheme},
 volume = {},
 year = {2019}
}

@inproceedings{8791508,
 author = {Huhn, Sebastian and Tille, Daniel and Drechsler, Rolf},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {5},
 doi = {10.1109/ETS.2019.8791508},
 index_terms = {Compression scheme, Embedded compression, Experimental evaluation, Hybrid architectures, Proposed architectures, Safety critical applications, State-of-the-art techniques, Test application time},
 keywords = {Benchmark testing;Hardware;Dictionaries;Europe;System-on-chip;Feeds},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 2, 2020: 0, 2021: 2, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Hybrid architecture for embedded test compression to process rejected test patterns},
 volume = {},
 year = {2019}
}

@inproceedings{8791509,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791509},
 keywords = {Awards},
 number = {},
 pages = {1-1},
 title = {ETS 2018 Best Paper},
 volume = {},
 year = {2019}
}

@inproceedings{8791510,
 author = {Lin, Xijiang and Reddy, Sudhakar M.},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {0},
 doi = {10.1109/ETS.2019.8791510},
 index_terms = {Circuit modification, Circuit under test, Multiple loading, Runtimes, Single fault},
 keywords = {Circuit faults;Logic gates;Loading;Test pattern generators;Multiplexing;Integrated circuit modeling;Fault diagnosis},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {On generating fault diagnosis patterns for designs with x sources},
 volume = {},
 year = {2019}
}

@inproceedings{8791511,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791511},
 keywords = {},
 number = {},
 pages = {1-1},
 title = {Sponsors},
 volume = {},
 year = {2019}
}

@inproceedings{8791512,
 author = {Mittal, Soumya and Shawn Blanton, R. D.},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {3},
 doi = {10.1109/ETS.2019.8791512},
 index_terms = {Characteristics of defect, Defect diagnosis, Faulty circuits, Hybrid deterministic, Potential defects, Quality of design, Root cause of failures, State of the art},
 keywords = {Circuit faults;Integrated circuit modeling;Bridge circuits;Feature extraction;Manufacturing;Machine learning;Layout},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 1, 2021: 0, 2022: 1, 2023: 0, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {LearnX: A hybrid deterministic-statistical defect diagnosis methodology},
 volume = {},
 year = {2019}
}

@inproceedings{8791513,
 author = {Van De Logt, Leon M.A. and Zivkovic, Vladimir A. and Van Baast, Ingrid H.A.},
 author_keywords = {Analog/Mixed-signal, P1687.2, Test Automation, Test Instruments},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {3},
 doi = {10.1109/ETS.2019.8791513},
 index_terms = {Analog and mixed signal circuits, Analog/Mixed-signal, Commercial electronics, P1687.2, Silicon validations, Standard test procedures, Test Automation, Test instruments},
 keywords = {Instruments;Tools;Standards;Hardware design languages;Hardware;Databases;Testing;Analog/Mixed-signal;Test Automation;Test Instruments;P1687.2},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 2, 2020: 0, 2021: 0, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Model-driven AMS Test Setup Validation Tool prepared for IEEE P1687.2},
 volume = {},
 year = {2019}
}

@inproceedings{8791514,
 author = {Dhare, Vaishali and Mehta, Usha},
 author_keywords = {ATPG, Multiple Missing Cells Defect, QCA},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {0},
 doi = {10.1109/ETS.2019.8791514},
 index_terms = {ATPG, Automatic test pattern generator, Complementary metal-oxide-semiconductor technologies, Controllability-observability, Integrated circuit technology, Quantum-dot cellular automata, Test generation algorithm, Test pattern generations},
 keywords = {Circuit faults;Test pattern generators;Integrated circuit modeling;Benchmark testing;DH-HEMTs;ATPG;Multiple Missing Cells Defect;QCA},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Test pattern generator for majority voter based QCA combinational circuits targeting MMC defect},
 volume = {},
 year = {2019}
}

@inproceedings{8791515,
 author = {Chaudhuri, Arjun and Banerjee, Sanmitra and Park, Heechun and Ku, Bon Woong and Chakrabarty, Krishnendu and Lim, Sung Kyu},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {6},
 doi = {10.1109/ETS.2019.8791515},
 index_terms = {3-D integration, Aggressive scaling, Benchmark designs, Fault localization, High integration density, Inter-layer dielectrics, Space compaction, Vertical integration},
 keywords = {Built-in self-test;Circuit faults;Integrated circuits;Three-dimensional displays;Fabrication;Inverters},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 1, 2021: 3, 2022: 1, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Built-in self-test for inter-layer vias in monolithic 3D ICs},
 volume = {},
 year = {2019}
}

@inproceedings{8791516,
 author = {Huang, Yu and Janicki, Jakub and Urban, Szczepan},
 author_keywords = {Adaptive testing, Diagnostic resolution, Limited failure buffer, Pattern reordering, Scan chain diagnosis},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {4},
 doi = {10.1109/ETS.2019.8791516},
 index_terms = {Adaptive testing, Diagnostic resolution, Limited failure buffer, Pattern reordering, Scan chain diagnosis},
 keywords = {Circuit faults;Testing;Fault diagnosis;Production;Compaction;Load modeling;Manufacturing;scan chain diagnosis;diagnostic resolution;pattern reordering;limited failure buffer;adaptive testing},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 1, 2021: 0, 2022: 1, 2023: 1, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Non-adaptive pattern reordering to improve scan chain diagnostic resolution},
 volume = {},
 year = {2019}
}

@inproceedings{8791517,
 author = {Medeiros, Guilherme Cardoso and Taouil, Mottaqiallah and Fieback, Moritz and Poehls, Leticia Bolzani and Hamdioui, Said},
 author_keywords = {DFT, FinFET, Hard-to-Detect Faults, SRAM},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {8},
 doi = {10.1109/ETS.2019.8791517},
 index_terms = {Area overhead, Detection capability, FinFET memory, Hard-to-detect faults, Manufacturing testing, Random faults, Scaled technologies, State of the art},
 keywords = {Circuit faults;Sensors;Discrete Fourier transforms;Testing;FinFETs;Monitoring;Random access memory;Hard-to-Detect Faults;DFT;SRAM;FinFET},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 1, 2020: 2, 2021: 2, 2022: 1, 2023: 2, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {DFT Scheme for Hard-to-Detect Faults in FinFET SRAMs},
 volume = {},
 year = {2019}
}

@inproceedings{8791518,
 author = {Wu, Lizhou and Rao, Siddharth and Medeiros, Guilherme Cardoso and Taouil, Mottaqiallah and Marinissen, Erik Jan and Yasin, Farrukh and Couet, Sebastien and Hamdioui, Said and Kar, Gouri Sankar},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {15},
 doi = {10.1109/ETS.2019.8791518},
 index_terms = {Electrical measurement, Linear resistors, Magnetic tunnel junction, Manufacturing defects, Manufacturing process, Manufacturing tests, Paradigm shifts, Static fault analysis},
 keywords = {Magnetic tunneling;Resistors;Switches;Integrated circuit modeling;Circuit faults;Mathematical model},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 2, 2020: 4, 2021: 1, 2022: 5, 2023: 2, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Pinhole defect characterization and fault modeling for STT-MRAM testing},
 volume = {},
 year = {2019}
}

@inproceedings{8791519,
 author = {Bonaria, L. and Raganato, M. and Sonza Reorda, M. and Squillero, G.},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {5},
 doi = {10.1109/ETS.2019.8791519},
 index_terms = {Bed of nails, Board layout, Contact tests, In-circuit testers, In-circuit tests, Printed circuit board assembly, Test generations, Test time},
 keywords = {},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 2, 2020: 0, 2021: 1, 2022: 0, 2023: 1, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {A dynamic greedy test scheduler for optimizing probe motion in in-circuit testers},
 volume = {},
 year = {2019}
}

@inproceedings{8791520,
 author = {Georgiou, Panagiotis and Theodosopoulos, Iakovos and Kavousianos, Xrysovalantis},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {0},
 doi = {10.1109/ETS.2019.8791520},
 index_terms = {3d systems, Bus-based, Design automations, Kruskal algorithms, Routing overheads, TAM optimization, Test access mechanism, Vertical interconnections},
 keywords = {Three-dimensional displays;Through-silicon vias;Clocks;Registers;Time division multiplexing;Optimization},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {K3 TAM Optimization for Testing 3D-SoCs using Non-Regular Time-Division-Multiplexing},
 volume = {},
 year = {2019}
}

@inproceedings{8791521,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791521},
 keywords = {},
 number = {},
 pages = {1-1},
 title = {Preliminary 1},
 volume = {},
 year = {2019}
}

@inproceedings{8791522,
 author = {Portolan, Michele and Cantoro, Riccardo and Sanchez, Ernesto},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {1},
 doi = {10.1109/ETS.2019.8791522},
 index_terms = {Functional approach, Functional features, Innovative approaches, Integrity tests, Precise faults, Reconfigurable network, Structural approach, Test generations},
 keywords = {Circuit faults;Standards;Instruments;Registers;Clocks;Fault diagnosis;Complexity theory},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {A Functional Approach to Test and Debug of IEEE 1687 Reconfigurable Networks},
 volume = {},
 year = {2019}
}

@inproceedings{8791523,
 author = {Savino, Alessandro and Portolan, Michele and Leveugle, Regis and Di Carlo, Stefano},
 author_keywords = {Approximate Computing, Design Space Exploration, Error metrics},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {2},
 doi = {10.1109/ETS.2019.8791523},
 index_terms = {Approximate Computing, Computing system, Critical resources, Design Exploration, Design space exploration, Error metrics, Global systems, Selective hardening},
 keywords = {Measurement;Registers;Reliability engineering;Space exploration;Circuit faults;Approximate computing;Approximate Computing;Design Space Exploration;Error metrics},
 number = {},
 pages = {1-7},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Approximate computing design exploration through data lifetime metrics},
 volume = {},
 year = {2019}
}

@inproceedings{8791524,
 author = {Forero, Freddy and Renovell, Michel and Champac, Victor},
 author_keywords = {B-open defect, Bridge defect, Open defect, SADP},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {0},
 doi = {10.1109/ETS.2019.8791524},
 index_terms = {Electrical behaviors, Electrical characteristic, Interconnection density, Nanometer technology, Open defects, SADP, Self-aligned double patterning, Technological process},
 keywords = {Bridge circuits;Metals;Logic gates;Circuit faults;Resists;Lithography;Resistance;SADP;Bridge defect;Open defect;B-open defect},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {B-open: A new defect in nanometer technologies due to SADP process},
 volume = {},
 year = {2019}
}

@inproceedings{8791525,
 author = {Fey, Gorschwin and Garcia-Ortiz, Alberto},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {0},
 doi = {10.1109/ETS.2019.8791525},
 index_terms = {Gate delays, Place and route, Satisfiability modulo Theories, Symbolic circuit analysis, Timing Analysis, Timing modeling},
 keywords = {Logic gates;Delays;Integrated circuit modeling;Automatic test pattern generation;Engines;Libraries},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Symbolic circuit analysis under an arc based timing model},
 volume = {},
 year = {2019}
}

@inproceedings{8791526,
 author = {Oyeniran, Adeboye Stephen and Ubar, Raimund and Jenihhin, Maksim and Gursoy, Cemil Cem and Raik, Jaan},
 author_keywords = {Control and data path tests, Deterministic and pseudo-exhaustive tests, High-level fault model, High-level test generation, RISC processors},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {3},
 doi = {10.1109/ETS.2019.8791526},
 index_terms = {Control and data path, Exhaustive tests, High-level fault models, RISC processors, Test generations},
 keywords = {Circuit faults;Program processors;Data models;Microprocessors;Logic gates;Test pattern generators;RISC processors;high-level fault model;high-level test generation;deterministic and pseudo-exhaustive tests;control and data path tests},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 1, 2020: 2, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {High-level combined deterministic and pseudo-exhuastive test generation for RISC processors},
 volume = {},
 year = {2019}
}

@inproceedings{8791527,
 author = {De Sio, Corrado and Azimi, Sarah and Sterpone, Luca},
 author_keywords = {Propagation-Induced Pulse Broadening, Single Event Transients, SRAM-based FPGAs},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {1},
 doi = {10.1109/ETS.2019.8791527},
 index_terms = {Fault injection, Mission critical applications, Nanometer technology, Propagation induced pulse broadening, Single event transients, SRAM-based FPGA, Technology scaling, Working frequency},
 keywords = {Field programmable gate arrays;Benchmark testing;Table lookup;Flip-flops;Single event transients;Logic gates;Circuit faults;SRAM-based FPGAs;Single Event Transients;Propagation-Induced Pulse Broadening},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {On the Evaluation of the PIPB Effect within SRAM-based FPGAs},
 volume = {},
 year = {2019}
}

@inproceedings{8791528,
 author = {Sisejkovic, Dominik and Merchant, Farhad and Leupers, Rainer and Ascheid, Gerd and Kegreiss, Sascha},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {9},
 doi = {10.1109/ETS.2019.8791528},
 index_terms = {Circuit components, Encryption algorithms, Malicious circuits, Mitigation techniques, Modular structures, Security threats, Semiconductor foundries, Technical resources},
 keywords = {Encryption;Logic gates;Integrated circuits;Hardware;Foundries},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 2, 2021: 4, 2022: 3, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Inter-Lock: Logic encryption for processor cores beyond module boundaries},
 volume = {},
 year = {2019}
}

@inproceedings{8791529,
 author = {Manzini, A. and Inglese, P. and Caldi, L. and Cantero, R. and Carnevale, G. and Coppetta, M. and Giltrelli, M. and Mautone, N. and Irrera, F. and Ullmann, R. and Bernardi, P.},
 author_keywords = {Machine Learning, Memory Test and Repair},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {2},
 doi = {10.1109/ETS.2019.8791529},
 index_terms = {Automotive Systems, Embedded flash memory, High capabilities, Machine learning approaches, Memory failures, Memory tests, Replacement algorithm, Shape recognition},
 keywords = {Maintenance engineering;Production;Redundancy;Flash memories;Resource management;Testing;Performance evaluation;Memory Test and Repair;Machine Learning},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 0, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {A machine learning-based approach to optimize repair and increase yield of embedded flash memories in automotive systems-on-chip},
 volume = {},
 year = {2019}
}

@inproceedings{8791530,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791530},
 keywords = {},
 number = {},
 pages = {1-1},
 title = {Preliminary 4},
 volume = {},
 year = {2019}
}

@inproceedings{8791531,
 author = {Jani, Imed and Lattard, Didier and Vivet, Pascal and Durupt, Jean and Thuries, Sebastien and Beigne, Edith},
 author_keywords = {3D-IC, Boundary scan cells, High-density interconnects, IEEE 1838 standard, MBIST},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {5},
 doi = {10.1109/ETS.2019.8791531},
 index_terms = {Boundary scan cells, DFT architecture, High density interconnects, Interconnect densities, Logic partitioning, MBIST, Test infrastructures, Test solutions},
 keywords = {Integrated circuit interconnections;Three-dimensional displays;Discrete Fourier transforms;Stacking;Computer architecture;Standards;Testing;3D-IC;high-density interconnects;Boundary scan cells;MBIST;IEEE 1838 standard},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 2, 2023: 1, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Test Solutions for High Density 3D-IC Interconnects - Focus on SRAM-on-Logic Partitioning},
 volume = {},
 year = {2019}
}

@inproceedings{8791532,
 author = {Malloug, Hani and Barragan, Manuel J. and Mir, Salvador},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {7},
 doi = {10.1109/ETS.2019.8791532},
 index_terms = {Analog and mixed signals, Controlled current source, Experimental validations, Harmonic cancellation, Operation frequency ranges, Sinusoidal signal generators, Square wave signals, STMicroelectronics},
 keywords = {Harmonic analysis;Generators;Signal generators;Prototypes;System-on-chip;Built-in self-test;Calibration},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 3, 2023: 2, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {A 52 dB-SFDR 166 MHz sinusoidal signal generator for mixed-signal BIST applications in 28 nm FDSOI technology},
 volume = {},
 year = {2019}
}

@inproceedings{8791533,
 author = {Ince, Mehmet and Yilmaz, Ender and Fu, Wei and Park, Joonsung and Nagaraj, Krishnaswamy and Winemberg, Leroy and Ozev, Sule},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {7},
 doi = {10.1109/ETS.2019.8791533},
 index_terms = {65-nm technologies, Catastrophic fault, Fault simulation, Noise characteristic, Non-traditional, Parametric failure, Phased locked loops, Pseudorandom signals},
 keywords = {Phase locked loops;Built-in self-test;Mathematical model;Circuit faults;Phase frequency detector;Jitter;Transfer functions},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 1, 2021: 1, 2022: 3, 2023: 2, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Digital built-in self-test for phased locked loops to enable fault detection},
 volume = {},
 year = {2019}
}

@inproceedings{8791534,
 author = {Tahoori, Mehdi and Jutman, Artur and Raik, Jaan and Hellebrand, Sybille and Fey, Gorschwin},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {0},
 doi = {10.1109/ETS.2019.8791534},
 index_terms = {},
 keywords = {},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {ETS 2019 Foreword},
 volume = {},
 year = {2019}
}

@inproceedings{8791535,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791535},
 keywords = {},
 number = {},
 pages = {1-1},
 title = {Steering and Program Committees},
 volume = {},
 year = {2019}
}

@inproceedings{8791536,
 author = {Kraak, Daniel and Agbo, Innocent and Taouil, Mottaqiallah and Hamdioui, Said and Weckx, Pieter and Cosemans, Stefan and Catthoor, Francky},
 author_keywords = {Address decoder, Aging, Memory, Mitigation},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {7},
 doi = {10.1109/ETS.2019.8791536},
 index_terms = {Address decoders, Instruction caches, Memory address, Mitigation, Mitigation schemes, Power overhead, Technology scaling, Timing margin},
 keywords = {Decoding;Delays;Aging;Reliability;Inverters;MOSFET;memory;address decoder;aging;mitigation},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 1, 2021: 3, 2022: 2, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Hardware-based aging mitigation scheme for memory address decoder},
 volume = {},
 year = {2019}
}

@inproceedings{8791537,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791537},
 keywords = {},
 number = {},
 pages = {1-1},
 title = {Preliminary 3},
 volume = {},
 year = {2019}
}

@inproceedings{8791538,
 author = {Schat, Jan and Mohlmann, Ulrich},
 author_keywords = {Concurrent test, Correlation, PLL},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {1},
 doi = {10.1109/ETS.2019.8791538},
 index_terms = {Application modes, Concurrent test, Cross correlations, Phase detectors, Production test, Pseudo-Random Noise, Pseudo-random noise signals, Spurious tones},
 keywords = {Phase locked loops;Clocks;Correlation;Transfer functions;Linear systems;Semiconductor device measurement;Parameter estimation;PLL;Correlation;Concurrent test},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Concurrent Estimation of a PLL transfer function by cross-correlation with pseudo-random jitter},
 volume = {},
 year = {2019}
}

@inproceedings{8791539,
 author = {Ali, Ghazanfar and Pathrose, Jerrin and Kerkhoff, Hans G.},
 author_keywords = {CPSoC, Dependability, Embedded Instrument, IJTAG, Prognostics, System Awareness, Timing monitoring},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {6},
 doi = {10.1109/ETS.2019.8791539},
 index_terms = {CPSoC, Dependability, IJTAG, Prognostics, System Awareness},
 keywords = {Timing;Instruments;Monitoring;Temperature measurement;Propagation delay;Calibration;Aging;Dependability;Timing monitoring;System Awareness;IJTAG;Embedded Instrument;CPSoC;Prognostics},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 3, 2021: 1, 2022: 0, 2023: 1, 2024: 1},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {IJTAG compatible timing monitor with robust self-calibration for environmental and aging variation},
 volume = {},
 year = {2019}
}

@inproceedings{8791540,
 author = {Vayssade, T. and Azais, F. and Latorre, L. and Lefevre, F.},
 author_keywords = {1-bit acquisition, Digital ATE, Digital modulation;OQPSK, Digital signal processing, RF test, ZigBee},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {5},
 doi = {10.1109/ETS.2019.8791540},
 index_terms = {1-bit acquisition, Digital ATE, Digital modulations, Low-cost solution, Modulated signal, Postprocessing algorithms, RF test, Spectral measurement},
 keywords = {RF signals;Radio frequency;Pulse shaping methods;Standards;Power measurement;Testing;Fluctuations;RF test;ZigBee;digital modulation;OQPSK;1-bit acquisition;digital signal processing;digital ATE},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 2, 2021: 2, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Power measurement and spectral test of zigbee transmitters from 1-bit under-sampled acquisition},
 volume = {},
 year = {2019}
}

@inproceedings{8791541,
 author = {Gupta, Utkarsh and Kalla, Priyank and Ilioaea, Irina and Enescu, Florian},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {3},
 doi = {10.1109/ETS.2019.8791541},
 index_terms = {CI engine, Craig interpolants, Efficient synthesis, Finite field arithmetic, Finite fields, Interpolants, Polynomial algebra, Propositional logic},
 keywords = {Integrated circuit modeling;Computer bugs;Algebra;Computational modeling;Frequency modulation;Lattices;Debugging},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 0, 2021: 2, 2022: 0, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Exploring algebraic interpolants for rectification of finite field arithmetic circuits with gr√∂bner bases},
 volume = {},
 year = {2019}
}

@inproceedings{8791542,
 author = {Ahmed, Foisal and Shintani, Michihiro and Inoue, Michiko},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {5},
 doi = {10.1109/ETS.2019.8791542},
 index_terms = {Commercial circuit simulators, Detection accuracy, Detection methods, Feature engineerings, Model parameters, Process Variation, Size reductions, Variation models},
 keywords = {Field programmable gate arrays;Aging;Systematics;Feature extraction;Integrated circuit modeling;Support vector machines;Frequency measurement},
 number = {},
 pages = {1-2},
 per_year_citations = {2019: 0, 2020: 2, 2021: 2, 2022: 1, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Feature engineering for recycled FPGA Detection Based on WID variation modeling},
 volume = {},
 year = {2019}
}

@inproceedings{8791543,
 author = {Thiemann, Benjamin and Feiten, Linus and Raiola, Pascal and Becker, Bernd and Sauer, Matthias},
 author_keywords = {Encryption, Hardware Security, IEEE Std 1687, IJTAG, PUF, RSN, Secure Wrapper},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {8},
 doi = {10.1109/ETS.2019.8791543},
 index_terms = {FPGA-based implementation, Hardware overheads, IEEE Std 1687, IJTAG, Lightweight encryption, Seamless integration, Secure Wrapper, Testing and maintenance},
 keywords = {Instruments;Ciphers;Hardware;Software;Encryption;System-on-chip;IJTAG;IEEE Std 1687;Hardware Security;Encryption;RSN;PUF;Secure Wrapper},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 2, 2021: 2, 2022: 4, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {On integrating lightweight encryption in reconfigurable scan networks},
 volume = {},
 year = {2019}
}

@inproceedings{8791544,
 author = {Ma, Ruijun and Holst, Stefan and Wen, Xiaoqing and Yan, Aibin and Xu, Hui},
 author_keywords = {Defect, Hardened latch, Scan test, Soft error},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {5},
 doi = {10.1109/ETS.2019.8791544},
 index_terms = {Defect coverage, Hardened latch, Manufacturing defects, Modern technologies, Radiation-hardened, Scan tests, Soft error, Test coverage},
 keywords = {Latches;Flip-flops;Feedback loop;Clocks;Radiation hardening (electronics);Inverters;Logic gates;soft error;hardened latch;defect;scan test},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 0, 2021: 0, 2022: 2, 2023: 1, 2024: 2},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {STAHL: A novel scan-test-aware hardened latch design},
 volume = {},
 year = {2019}
}

@inproceedings{8791545,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791545},
 keywords = {},
 number = {},
 pages = {1-1},
 title = {[Blank page]},
 volume = {},
 year = {2019}
}

@inproceedings{8791546,
 author = {Damljanovic, Aleksa and Jutman, Artur and Squillero, Giovanni and Tsertov, Anton},
 author_keywords = {IEEE 1687, Pattern Generation, Reconfigurable Scan Networks, Validation},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {8},
 doi = {10.1109/ETS.2019.8791546},
 index_terms = {Complex structure, Functional pattern, IEEE 1687, Pattern Generation, Post-silicon validations, Reconfigurable, Silicon implementation, Validation},
 keywords = {Registers;Instruments;Multiplexing;Silicon;Hardware;Tools;Standards;Validation;Pattern Generation;Reconfigurable Scan Networks;IEEE 1687},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 1, 2020: 2, 2021: 3, 2022: 2, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Post-silicon validation of IEEE 1687 reconfigurable scan networks},
 volume = {},
 year = {2019}
}

@inproceedings{8791547,
 author = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 doi = {10.1109/ETS.2019.8791547},
 keywords = {},
 number = {},
 pages = {1-3},
 title = {Organizing Committee},
 volume = {},
 year = {2019}
}

@inproceedings{8791548,
 author = {Dhotre, Harshad and Eggersglub, Stephan and Chakrabarty, Krishnendu and Drechsler, Rolf},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {13},
 doi = {10.1109/ETS.2019.8791548},
 index_terms = {Circuit complexity, Circuit development, High power consumption, Manufacturing tests, Power predictions, Prediction accuracy, Switching activities, Worst case scenario},
 keywords = {Feature extraction;Prediction algorithms;Data models;Power demand;Layout;Analytical models;Predictive models},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 5, 2021: 2, 2022: 3, 2023: 3, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Machine learning-based prediction of test power},
 volume = {},
 year = {2019}
}

@inproceedings{8791549,
 author = {Sadeghi, Rezgar and Nosrati, Nooshin and Basharkhah, Katayoon and Navabi, Zainalabedin},
 author_keywords = {Crosstalk Fault, Electronic System Level (ESL), Interconnect Fault, Maximal Dominant Signal Integrity (MDSI), Noise, SystemC, SystemC-AMS, Weighted-MDSI},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {6},
 doi = {10.1109/ETS.2019.8791549},
 index_terms = {Crosstalk fault, Electronic system level, Interconnect faults, Noise, Signal Integrity, SystemC, SystemC-AMS, Weighted-MDSI},
 keywords = {Crosstalk;Wires;Delays;Logic gates;Signal integrity;Communication channels;Electronic System Level (ESL);Maximal Dominant Signal Integrity (MDSI);Weighted-MDSI;SystemC;SystemC-AMS;Interconnect Fault;Crosstalk Fault;Noise},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 2, 2020: 2, 2021: 0, 2022: 1, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Back-annotation of interconnect physical properties for system-level crosstalk modeling},
 volume = {},
 year = {2019}
}

@inproceedings{8791550,
 author = {Limaye, Nimisha and Yasin, Muhammad and Sinanoglu, Ozgur},
 author_keywords = {Equivalence checker, IP piracy, Reverse engineering, Reversible circuits, Stripped functionality logic locking},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {4},
 doi = {10.1109/ETS.2019.8791550},
 index_terms = {Equivalence checker, Ip piracies, Locking technique, Reversible circuits, Reversible Computing, Reversible properties, Standard CMOS technology, Stripped functionality logic locking},
 keywords = {Logic gates;Integrated circuits;Foundries;Adders;Power capacitors;Power dissipation;Libraries;Reversible circuits;IP piracy;reverse engineering;stripped functionality logic locking;equivalence checker},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 0, 2021: 3, 2022: 0, 2023: 0, 2024: 2},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Revisiting logic locking for reversible computing},
 volume = {},
 year = {2019}
}

@inproceedings{8791551,
 author = {Foukalas, Fotis and Pop, Paul and Theoleyre, Fabrice and Boano, Carlo Alberto and Buratti, Chiara},
 author_keywords = {Dependability, Industrial Internet of Things, Wireless Communication},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {18},
 doi = {10.1109/ETS.2019.8791551},
 index_terms = {Dependability, Fundamental component, Internet of thing (IOT), Large-scale deployment, Reliability constraints, Reliability requirements, Stringent requirement, Wireless communications},
 keywords = {Wireless communication;Wireless sensor networks;Benchmark testing;Protocols;Reliability;Real-time systems;Internet of Things;Industrial Internet of Things;Wireless Communication;Dependability},
 number = {},
 pages = {1-10},
 per_year_citations = {2019: 0, 2020: 5, 2021: 5, 2022: 4, 2023: 4, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Dependable Wireless Industrial IoT Networks: Recent Advances and Open Challenges},
 volume = {},
 year = {2019}
}

@inproceedings{8791552,
 author = {Katzenbeisser, Stefan and Polian, Ilia and Regazzoni, Francesco and Stottinger, Marc},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {9},
 doi = {10.1109/ETS.2019.8791552},
 index_terms = {Autonomous systems, Building blockes, Post quantum cryptography, Remote attestation, Safety-critical domain, Security implications, Security solutions, Societal problems},
 keywords = {Autonomous systems;Cryptography;Automobiles;Sensors;Computer security;Machine learning algorithms},
 number = {},
 pages = {1-8},
 per_year_citations = {2019: 1, 2020: 1, 2021: 1, 2022: 2, 2023: 4, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Security in autonomous systems},
 volume = {},
 year = {2019}
}

@inproceedings{8791553,
 author = {Tian, Yue and Veda, Gaurav and Cheng, Wu Tung and Sharma, Manish and Tang, Huaxing and Bawaskar, Neerja and Reddy, Sudhakar M.},
 author_keywords = {And supervised learning, Machine learning, Root cause identification, Scan diagnosis, Volume diagnosis, Yield analysis},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {1},
 doi = {10.1109/ETS.2019.8791553},
 index_terms = {Controlled experiment, Physical failure analysis, Root cause identification, Scan diagnosis, Supervised machine learning, Unsupervised machine learning, Volume diagnosis, Yield analysis},
 keywords = {Training data;Bridges;Supervised learning;Machine learning;Data models;Transistors;Layout;scan diagnosis;volume diagnosis;yield analysis;root cause identification;machine learning;and supervised learning},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 0, 2023: 0, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {A supervised machine learning application in volume diagnosis},
 volume = {},
 year = {2019}
}

@inproceedings{8791554,
 author = {Dos Santos, Fernando Fernandes and Navaux, Philippe and Carro, Luigi and Rech, Paolo},
 author_keywords = {DNNs, NVIDIA GPUs, Reliability, Soft errors},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {16},
 doi = {10.1109/ETS.2019.8791554},
 index_terms = {Critical environment, Dedicated hardware, DNNs, Fault injection, Floating point operations, NVIDIA GPUs, Reduced precision, Soft error},
 keywords = {Circuit faults;Object detection;Reliability;Error analysis;Open area test sites;Registers;Neutrons;reliability;DNNs;NVIDIA GPUs;soft errors},
 number = {},
 pages = {1-6},
 per_year_citations = {2019: 0, 2020: 2, 2021: 4, 2022: 5, 2023: 2, 2024: 4},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Impact of reduced precision in the reliability of deep neural networks for object detection},
 volume = {},
 year = {2019}
}

@inproceedings{8791555,
 author = {Portolan, Michele and Savino, Alessandro and Leveugle, Regis and Di Carlo, Stefano and Bosio, Alberto and Di Natale, Giorgio},
 author_keywords = {},
 booktitle = {2019 IEEE European Test Symposium (ETS)},
 citations = {3},
 doi = {10.1109/ETS.2019.8791555},
 index_terms = {Accurate estimation, Cyber physical systems (CPSs), Dependability analysis, Functional Safety, Hardware and software, Protection mechanisms, State-of-the-art approach, System dependability},
 keywords = {Circuit faults;Reliability;Hardware;Time measurement;Safety;Software},
 number = {},
 pages = {1-10},
 per_year_citations = {2019: 0, 2020: 0, 2021: 1, 2022: 1, 2023: 1, 2024: 0},
 subject_areas = {Electrical and Electronic Engineering, Industrial and Manufacturing Engineering, Software},
 title = {Alternatives to fault injections for early safety/security evaluations},
 volume = {},
 year = {2019}
}
