INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/Reg_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/new/fourbit_full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ninebit_full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/new/onebitreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onebitreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/new/toplevelmultiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevelmultiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
