// ASCII C++-11 TAB4 CRLF
// LastCheck: 20240430
// AllAuthor: @dosconio
// ModuTitle: MCU ST STM32H7
/*
	Copyright 2023 ArinaMgk

	Licensed under the Apache License, Version 2.0 (the "License");
	you may not use this file except in compliance with the License.
	You may obtain a copy of the License at

	http://www.apache.org/licenses/LICENSE-2.0
	http://unisym.org/license.html

	Unless required by applicable law or agreed to in writing, software
	distributed under the License is distributed on an "AS IS" BASIS,
	WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
	See the License for the specific language governing permissions and
	limitations under the License.
*/

#ifndef _INC_MCU_STM32H7_X
#define _INC_MCU_STM32H7_X
#ifndef _MCU_STM32H7x
#define _MCU_STM32H7x
#endif
#ifndef _MCU_STM32
#define _MCU_STM32
#endif

#undef RCC
#include "../../../c/stdinc.h"
#include "../../Device/GPIO"
#include "../../Device/RCC/RCC"
#include "../../Device/SysTick"
#include "../../Device/UART"
#include "../../Device/DAC"
#include "../../Device/ADC"
#include "../../Device/TIM"

extern "C" char _IDN_BOARD[16];

//

_Comment("Peripheral_memory_map")
#define D1_ITCMRAM_BASE           ((uint32_t)0x00000000) // 64KB RAM reserved for CPU execution/instruction accessible over ITCM  */
#define D1_ITCMICP_BASE           ((uint32_t)0x00100000) // (up to 128KB) embedded Test FLASH memory accessible over ITCM         */
#define D1_DTCMRAM_BASE           ((uint32_t)0x20000000) // 128KB system data RAM accessible over DTCM                            */
#define D1_AXIFLASH_BASE          ((uint32_t)0x08000000) // (up to 2 MB) embedded FLASH memory accessible over AXI                */
#define D1_AXIICP_BASE            ((uint32_t)0x1FF00000) // (up to 128KB) embedded Test FLASH memory accessible over AXI          */
#define D1_AXISRAM_BASE           ((uint32_t)0x24000000) // (up to 512KB) system data RAM accessible over over AXI                */
#define D2_AXISRAM_BASE           ((uint32_t)0x10000000) // (up to 288KB) system data RAM accessible over over AXI                */
#define D2_AHBSRAM_BASE           ((uint32_t)0x30000000) // (up to 288KB) system data RAM accessible over over AXI->AHB Bridge    */
#define D3_BKPSRAM_BASE           ((uint32_t)0x38800000) // Backup SRAM(4 KB) over AXI->AHB Bridge                                */
#define D3_SRAM_BASE              ((uint32_t)0x38000000) // Backup SRAM(64 KB) over AXI->AHB Bridge                               */ 
#define PERIPH_BASE               ((uint32_t)0x40000000) // AHB/ABP Peripherals                                                   */
#define QSPI_BASE                 ((uint32_t)0x90000000) // QSPI memories  accessible over AXI                                    */
#define FLASH_BANK1_BASE          ((uint32_t)0x08000000) // (up to 1 MB) Flash Bank1 accessible over AXI                          */ 
#define FLASH_BANK2_BASE          ((uint32_t)0x08100000) // (up to 1 MB) Flash Bank2 accessible over AXI                          */ 
#define FLASH_END                 ((uint32_t)0x081FFFFF) // FLASH end address                                                                       */
#define FLASH_OTP_BANK1_BASE      ((uint32_t)0x1FF00000) // (up to 128KB) embedded FLASH Bank1 OTP Area                           */ 
#define FLASH_OTP_BANK1_END       ((uint32_t)0x1FF1FFFF) // End address of : (up to 128KB) embedded FLASH Bank1 OTP Area                            */ 
#define FLASH_OTP_BANK2_BASE      ((uint32_t)0x1FF40000) // (up to 128KB) embedded FLASH Bank2 OTP Area                           */ 
#define FLASH_OTP_BANK2_END       ((uint32_t)0x1FF5FFFF) // End address of : (up to 128KB) embedded FLASH Bank2 OTP Area                            */ 

#define FLASH_BASE                FLASH_BANK1_BASE

#define D2_APB1PERIPH_BASE        PERIPH_BASE
#define D2_APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000)
#define D2_AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000)
#define D2_AHB2PERIPH_BASE       (PERIPH_BASE + 0x08020000)

#define D1_APB1PERIPH_BASE       (PERIPH_BASE + 0x10000000)
#define D1_AHB1PERIPH_BASE       (PERIPH_BASE + 0x12000000)

#define D3_APB1PERIPH_BASE       (PERIPH_BASE + 0x18000000)
#define D3_AHB1PERIPH_BASE       (PERIPH_BASE + 0x18020000)

#define APB1PERIPH_BASE        PERIPH_BASE
#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000)
#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000)
#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000)


#endif
