<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Thu Mar 16 10:42:48 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   64.189MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i83  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              15.342ns  (19.1% logic, 80.9% route), 6 logic levels.

 Constraint Details:

     15.342ns physical path delay SPI_I/SLICE_29 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 10.737ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C18D.CLK to     R23C18D.Q1 SPI_I/SLICE_29 (from clkout_c)
ROUTE         5     2.180     R23C18D.Q1 to     R22C22D.A1 SPI_I/recv_buffer_95
CTOF_DEL    ---     0.495     R22C22D.A1 to     R22C22D.F1 SPI_I/SLICE_988
ROUTE         1     1.363     R22C22D.F1 to     R19C22C.A0 SPI_I/n34
CTOF_DEL    ---     0.495     R19C22C.A0 to     R19C22C.F0 SPI_I/SLICE_1086
ROUTE         1     0.747     R19C22C.F0 to     R19C22A.C0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C22A.C0 to     R19C22A.F0 SPI_I/SLICE_1085
ROUTE         1     1.022     R19C22A.F0 to     R21C23D.D0 SPI_I/n40
CTOF_DEL    ---     0.495     R21C23D.D0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   15.342   (19.1% logic, 80.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R23C18D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.933ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i67  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              15.146ns  (19.3% logic, 80.7% route), 6 logic levels.

 Constraint Details:

     15.146ns physical path delay SPI_I/SLICE_9 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 10.933ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23B.CLK to     R21C23B.Q1 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     1.984     R21C23B.Q1 to     R22C22D.B1 SPI_I/recv_buffer_79
CTOF_DEL    ---     0.495     R22C22D.B1 to     R22C22D.F1 SPI_I/SLICE_988
ROUTE         1     1.363     R22C22D.F1 to     R19C22C.A0 SPI_I/n34
CTOF_DEL    ---     0.495     R19C22C.A0 to     R19C22C.F0 SPI_I/SLICE_1086
ROUTE         1     0.747     R19C22C.F0 to     R19C22A.C0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C22A.C0 to     R19C22A.F0 SPI_I/SLICE_1085
ROUTE         1     1.022     R19C22A.F0 to     R21C23D.D0 SPI_I/n40
CTOF_DEL    ---     0.495     R21C23D.D0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   15.146   (19.3% logic, 80.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R21C23B.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i82  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              15.122ns  (19.4% logic, 80.6% route), 6 logic levels.

 Constraint Details:

     15.122ns physical path delay SPI_I/SLICE_29 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 10.957ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C18D.CLK to     R23C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         5     1.960     R23C18D.Q0 to     R22C22D.C1 SPI_I/recv_buffer_94
CTOF_DEL    ---     0.495     R22C22D.C1 to     R22C22D.F1 SPI_I/SLICE_988
ROUTE         1     1.363     R22C22D.F1 to     R19C22C.A0 SPI_I/n34
CTOF_DEL    ---     0.495     R19C22C.A0 to     R19C22C.F0 SPI_I/SLICE_1086
ROUTE         1     0.747     R19C22C.F0 to     R19C22A.C0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C22A.C0 to     R19C22A.F0 SPI_I/SLICE_1085
ROUTE         1     1.022     R19C22A.F0 to     R21C23D.D0 SPI_I/n40
CTOF_DEL    ---     0.495     R21C23D.D0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   15.122   (19.4% logic, 80.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R23C18D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i69  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              14.966ns  (27.3% logic, 72.7% route), 11 logic levels.

 Constraint Details:

     14.966ns physical path delay SPI_I/SLICE_8 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.113ns

 Physical Path Details:

      Data path SPI_I/SLICE_8 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23C.CLK to     R21C23C.Q1 SPI_I/SLICE_8 (from clkout_c)
ROUTE         5     2.420     R21C23C.Q1 to     R22C20D.A0 SPI_I/recv_buffer_81
C0TOFCO_DE  ---     1.023     R22C20D.A0 to    R22C20D.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R22C20D.FCO to    R22C21A.FCI SPI_I/n11812
FCITOFCO_D  ---     0.162    R22C21A.FCI to    R22C21A.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R22C21A.FCO to    R22C21B.FCI SPI_I/n11813
FCITOFCO_D  ---     0.162    R22C21B.FCI to    R22C21B.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R22C21B.FCO to    R22C21C.FCI SPI_I/n11814
FCITOFCO_D  ---     0.162    R22C21C.FCI to    R22C21C.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R22C21C.FCO to    R22C21D.FCI SPI_I/n11815
FCITOFCO_D  ---     0.162    R22C21D.FCI to    R22C21D.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R22C21D.FCO to    R22C22A.FCI SPI_I/n11816
FCITOFCO_D  ---     0.162    R22C22A.FCI to    R22C22A.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R22C22A.FCO to    R22C22B.FCI SPI_I/n11817
FCITOFCO_D  ---     0.162    R22C22B.FCI to    R22C22B.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R22C22B.FCO to    R22C22C.FCI SPI_I/n11818
FCITOF1_DE  ---     0.643    R22C22C.FCI to     R22C22C.F1 SPI_I/SLICE_71
ROUTE         1     1.363     R22C22C.F1 to     R21C23D.A0 SPI_I/n2705
CTOF_DEL    ---     0.495     R21C23D.A0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   14.966   (27.3% logic, 72.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R21C23C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i76  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              14.911ns  (23.2% logic, 76.8% route), 8 logic levels.

 Constraint Details:

     14.911ns physical path delay SPI_I/SLICE_14 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.168ns

 Physical Path Details:

      Data path SPI_I/SLICE_14 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C22A.CLK to     R21C22A.Q0 SPI_I/SLICE_14 (from clkout_c)
ROUTE         5     2.758     R21C22A.Q0 to     R23C20D.B1 SPI_I/recv_buffer_88
C1TOFCO_DE  ---     0.889     R23C20D.B1 to    R23C20D.FCO SPI_I/SLICE_23
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI SPI_I/n11843
FCITOFCO_D  ---     0.162    R23C21A.FCI to    R23C21A.FCO SPI_I/SLICE_22
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI SPI_I/n11844
FCITOFCO_D  ---     0.162    R23C21B.FCI to    R23C21B.FCO SPI_I/SLICE_21
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI SPI_I/n11845
FCITOFCO_D  ---     0.162    R23C21C.FCI to    R23C21C.FCO SPI_I/SLICE_20
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI SPI_I/n11846
FCITOF1_DE  ---     0.643    R23C21D.FCI to     R23C21D.F1 SPI_I/SLICE_19
ROUTE         1     1.590     R23C21D.F1 to     R21C23D.C0 SPI_I/n2729
CTOF_DEL    ---     0.495     R21C23D.C0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   14.911   (23.2% logic, 76.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R21C22A.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.205ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i68  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              14.874ns  (27.6% logic, 72.4% route), 12 logic levels.

 Constraint Details:

     14.874ns physical path delay SPI_I/SLICE_8 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.205ns

 Physical Path Details:

      Data path SPI_I/SLICE_8 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23C.CLK to     R21C23C.Q0 SPI_I/SLICE_8 (from clkout_c)
ROUTE         5     2.300     R21C23C.Q0 to     R22C20C.B1 SPI_I/recv_buffer_80
C1TOFCO_DE  ---     0.889     R22C20C.B1 to    R22C20C.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI SPI_I/n11811
FCITOFCO_D  ---     0.162    R22C20D.FCI to    R22C20D.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R22C20D.FCO to    R22C21A.FCI SPI_I/n11812
FCITOFCO_D  ---     0.162    R22C21A.FCI to    R22C21A.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R22C21A.FCO to    R22C21B.FCI SPI_I/n11813
FCITOFCO_D  ---     0.162    R22C21B.FCI to    R22C21B.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R22C21B.FCO to    R22C21C.FCI SPI_I/n11814
FCITOFCO_D  ---     0.162    R22C21C.FCI to    R22C21C.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R22C21C.FCO to    R22C21D.FCI SPI_I/n11815
FCITOFCO_D  ---     0.162    R22C21D.FCI to    R22C21D.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R22C21D.FCO to    R22C22A.FCI SPI_I/n11816
FCITOFCO_D  ---     0.162    R22C22A.FCI to    R22C22A.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R22C22A.FCO to    R22C22B.FCI SPI_I/n11817
FCITOFCO_D  ---     0.162    R22C22B.FCI to    R22C22B.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R22C22B.FCO to    R22C22C.FCI SPI_I/n11818
FCITOF1_DE  ---     0.643    R22C22C.FCI to     R22C22C.F1 SPI_I/SLICE_71
ROUTE         1     1.363     R22C22C.F1 to     R21C23D.A0 SPI_I/n2705
CTOF_DEL    ---     0.495     R21C23D.A0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   14.874   (27.6% logic, 72.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R21C23C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i69  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              14.833ns  (27.5% logic, 72.5% route), 11 logic levels.

 Constraint Details:

     14.833ns physical path delay SPI_I/SLICE_8 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.246ns

 Physical Path Details:

      Data path SPI_I/SLICE_8 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23C.CLK to     R21C23C.Q1 SPI_I/SLICE_8 (from clkout_c)
ROUTE         5     2.060     R21C23C.Q1 to     R23C20A.B0 SPI_I/recv_buffer_81
C0TOFCO_DE  ---     1.023     R23C20A.B0 to    R23C20A.FCO SPI_I/SLICE_33
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI SPI_I/n11840
FCITOFCO_D  ---     0.162    R23C20B.FCI to    R23C20B.FCO SPI_I/SLICE_27
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI SPI_I/n11841
FCITOFCO_D  ---     0.162    R23C20C.FCI to    R23C20C.FCO SPI_I/SLICE_25
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI SPI_I/n11842
FCITOFCO_D  ---     0.162    R23C20D.FCI to    R23C20D.FCO SPI_I/SLICE_23
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI SPI_I/n11843
FCITOFCO_D  ---     0.162    R23C21A.FCI to    R23C21A.FCO SPI_I/SLICE_22
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI SPI_I/n11844
FCITOFCO_D  ---     0.162    R23C21B.FCI to    R23C21B.FCO SPI_I/SLICE_21
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI SPI_I/n11845
FCITOFCO_D  ---     0.162    R23C21C.FCI to    R23C21C.FCO SPI_I/SLICE_20
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI SPI_I/n11846
FCITOF1_DE  ---     0.643    R23C21D.FCI to     R23C21D.F1 SPI_I/SLICE_19
ROUTE         1     1.590     R23C21D.F1 to     R21C23D.C0 SPI_I/n2729
CTOF_DEL    ---     0.495     R21C23D.C0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   14.833   (27.5% logic, 72.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R21C23C.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i83  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i20  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i2

   Delay:              14.803ns  (19.8% logic, 80.2% route), 6 logic levels.

 Constraint Details:

     14.803ns physical path delay SPI_I/SLICE_29 to SLICE_1100 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.276ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_1100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C18D.CLK to     R23C18D.Q1 SPI_I/SLICE_29 (from clkout_c)
ROUTE         5     2.180     R23C18D.Q1 to     R22C22D.A1 SPI_I/recv_buffer_95
CTOF_DEL    ---     0.495     R22C22D.A1 to     R22C22D.F1 SPI_I/SLICE_988
ROUTE         1     1.363     R22C22D.F1 to     R19C22C.A0 SPI_I/n34
CTOF_DEL    ---     0.495     R19C22C.A0 to     R19C22C.F0 SPI_I/SLICE_1086
ROUTE         1     0.747     R19C22C.F0 to     R19C22A.C0 SPI_I/n38
CTOF_DEL    ---     0.495     R19C22A.C0 to     R19C22A.F0 SPI_I/SLICE_1085
ROUTE         1     1.022     R19C22A.F0 to     R21C23D.D0 SPI_I/n40
CTOF_DEL    ---     0.495     R21C23D.D0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.256     R21C20B.F1 to    R16C15A.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   14.803   (19.8% logic, 80.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R23C18D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i64  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              14.751ns  (30.0% logic, 70.0% route), 14 logic levels.

 Constraint Details:

     14.751ns physical path delay SPI_I/SLICE_10 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.328ns

 Physical Path Details:

      Data path SPI_I/SLICE_10 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23A.CLK to     R21C23A.Q0 SPI_I/SLICE_10 (from clkout_c)
ROUTE         4     1.853     R21C23A.Q0 to     R22C20A.A1 SPI_I/recv_buffer_76
C1TOFCO_DE  ---     0.889     R22C20A.A1 to    R22C20A.FCO SPI_I/SLICE_83
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI SPI_I/n11809
FCITOFCO_D  ---     0.162    R22C20B.FCI to    R22C20B.FCO SPI_I/SLICE_82
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI SPI_I/n11810
FCITOFCO_D  ---     0.162    R22C20C.FCI to    R22C20C.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI SPI_I/n11811
FCITOFCO_D  ---     0.162    R22C20D.FCI to    R22C20D.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R22C20D.FCO to    R22C21A.FCI SPI_I/n11812
FCITOFCO_D  ---     0.162    R22C21A.FCI to    R22C21A.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R22C21A.FCO to    R22C21B.FCI SPI_I/n11813
FCITOFCO_D  ---     0.162    R22C21B.FCI to    R22C21B.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R22C21B.FCO to    R22C21C.FCI SPI_I/n11814
FCITOFCO_D  ---     0.162    R22C21C.FCI to    R22C21C.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R22C21C.FCO to    R22C21D.FCI SPI_I/n11815
FCITOFCO_D  ---     0.162    R22C21D.FCI to    R22C21D.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R22C21D.FCO to    R22C22A.FCI SPI_I/n11816
FCITOFCO_D  ---     0.162    R22C22A.FCI to    R22C22A.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R22C22A.FCO to    R22C22B.FCI SPI_I/n11817
FCITOFCO_D  ---     0.162    R22C22B.FCI to    R22C22B.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R22C22B.FCO to    R22C22C.FCI SPI_I/n11818
FCITOF1_DE  ---     0.643    R22C22C.FCI to     R22C22C.F1 SPI_I/SLICE_71
ROUTE         1     1.363     R22C22C.F1 to     R21C23D.A0 SPI_I/n2705
CTOF_DEL    ---     0.495     R21C23D.A0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   14.751   (30.0% logic, 70.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R21C23A.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i75  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              14.750ns  (24.4% logic, 75.6% route), 8 logic levels.

 Constraint Details:

     14.750ns physical path delay SPI_I/SLICE_15 to SLICE_1099 meets
     26.316ns delay constraint less
     -0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.079ns) by 11.329ns

 Physical Path Details:

      Data path SPI_I/SLICE_15 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C21D.CLK to     R21C21D.Q1 SPI_I/SLICE_15 (from clkout_c)
ROUTE         5     2.690     R21C21D.Q1 to     R22C21C.A0 SPI_I/recv_buffer_87
C0TOFCO_DE  ---     1.023     R22C21C.A0 to    R22C21C.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R22C21C.FCO to    R22C21D.FCI SPI_I/n11815
FCITOFCO_D  ---     0.162    R22C21D.FCI to    R22C21D.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R22C21D.FCO to    R22C22A.FCI SPI_I/n11816
FCITOFCO_D  ---     0.162    R22C22A.FCI to    R22C22A.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R22C22A.FCO to    R22C22B.FCI SPI_I/n11817
FCITOFCO_D  ---     0.162    R22C22B.FCI to    R22C22B.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R22C22B.FCO to    R22C22C.FCI SPI_I/n11818
FCITOF1_DE  ---     0.643    R22C22C.FCI to     R22C22C.F1 SPI_I/SLICE_71
ROUTE         1     1.363     R22C22C.F1 to     R21C23D.A0 SPI_I/n2705
CTOF_DEL    ---     0.495     R21C23D.A0 to     R21C23D.F0 SPI_I/SLICE_888
ROUTE         2     1.308     R21C23D.F0 to     R21C20B.A1 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495     R21C20B.A1 to     R21C20B.F1 SPI_I/SLICE_1158
ROUTE        11     5.795     R21C20B.F1 to    R11C15D.LSR SPI_I/n8525 (to clkout_c)
                  --------
                   14.750   (24.4% logic, 75.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.162        OSC.OSC to    R21C21D.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R11C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.189MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   64.189 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1   Loads: 206
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1   Loads: 104
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_406.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 187
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 17

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 5

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 26

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 32

   Clock Domain: pwm_clk   Source: SLICE_406.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4975 paths, 1 nets, and 7565 connections (99.75% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Thu Mar 16 10:42:48 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i52  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i51  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_66 to SPI_I/SLICE_70 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_66 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22B.CLK to     R23C22B.Q0 SPI_I/SLICE_66 (from clkout_c)
ROUTE         5     0.154     R23C22B.Q0 to     R23C22A.M1 SPI_I/recv_buffer_64 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C22B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C22A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i34  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_25 to SPI_I/SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_25 to SPI_I/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C20C.CLK to     R23C20C.Q1 SPI_I/SLICE_25 (from clkout_c)
ROUTE         5     0.154     R23C20C.Q1 to     R23C20C.M0 SPI_I/recv_buffer_46 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C20C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C20C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i67  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i66  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_9 to SPI_I/SLICE_9 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C23B.CLK to     R21C23B.Q1 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     0.154     R21C23B.Q1 to     R21C23B.M0 SPI_I/recv_buffer_79 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R21C23B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R21C23B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i27  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i26  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_19 to SPI_I/SLICE_20 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_19 to SPI_I/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21D.CLK to     R23C21D.Q0 SPI_I/SLICE_19 (from clkout_c)
ROUTE         5     0.154     R23C21D.Q0 to     R23C21C.M1 SPI_I/recv_buffer_39 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C21D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C21C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i57  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i56  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_59 to SPI_I/SLICE_59 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_59 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22D.CLK to     R23C22D.Q1 SPI_I/SLICE_59 (from clkout_c)
ROUTE         5     0.154     R23C22D.Q1 to     R23C22D.M0 SPI_I/recv_buffer_69 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C22D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C22D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i56  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i55  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_59 to SPI_I/SLICE_63 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_59 to SPI_I/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22D.CLK to     R23C22D.Q0 SPI_I/SLICE_59 (from clkout_c)
ROUTE         5     0.154     R23C22D.Q0 to     R23C22C.M1 SPI_I/recv_buffer_68 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C22D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C22C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_579 to CLKDIV_I/SLICE_579 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_579 to CLKDIV_I/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2B.CLK to      R21C2B.Q0 CLKDIV_I/SLICE_579 (from clkout_c)
ROUTE         2     0.154      R21C2B.Q0 to      R21C2B.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.424        OSC.OSC to     R21C2B.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.424        OSC.OSC to     R21C2B.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i35  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i34  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_23 to SPI_I/SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_23 to SPI_I/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C20D.CLK to     R23C20D.Q0 SPI_I/SLICE_23 (from clkout_c)
ROUTE         5     0.154     R23C20D.Q0 to     R23C20C.M1 SPI_I/recv_buffer_47 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C20D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C20C.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i23  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i22  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_21 to SPI_I/SLICE_22 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_21 to SPI_I/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21B.CLK to     R23C21B.Q0 SPI_I/SLICE_21 (from clkout_c)
ROUTE         4     0.154     R23C21B.Q0 to     R23C21A.M1 SPI_I/recv_buffer_35 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C21B.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R23C21A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i77  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i76  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_14 to SPI_I/SLICE_14 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_14 to SPI_I/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C22A.CLK to     R21C22A.Q1 SPI_I/SLICE_14 (from clkout_c)
ROUTE         5     0.154     R21C22A.Q1 to     R21C22A.M0 SPI_I/recv_buffer_89 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R21C22A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.425        OSC.OSC to    R21C22A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1   Loads: 206
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1   Loads: 104
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_406.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 187
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 15

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 7

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 26

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 32

   Clock Domain: pwm_clk   Source: SLICE_406.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4975 paths, 1 nets, and 7565 connections (99.75% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
