{
  "required_errors": {
    "TS2472": 26
  },
  "required_error_lines": {
    "TS2472": [
      37,
      38,
      41,
      42,
      46,
      47,
      51,
      52,
      56,
      57,
      61,
      62,
      66,
      67,
      71,
      72,
      76,
      77,
      81,
      82,
      86,
      87,
      91,
      92,
      96,
      97
    ]
  },
  "extra_errors": {},
  "extra_error_lines": {}
}