# Generated by Yosys 0.9+3901 (git sha1 9f7cd10c, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os)
autoidx 13
attribute \top 1
attribute \src "test.v:1.1-20.10"
module \test
  attribute \src "test.v:17.15-17.21"
  wire width 16 \_GEN_0
  attribute \src "test.v:18.15-18.21"
  wire width 16 \_GEN_1
  attribute \src "test.v:10.9-10.11"
  wire \_T
  attribute \src "test.v:11.15-11.19"
  wire width 16 \_T_2
  attribute \src "test.v:12.9-12.13"
  wire \_T_3
  attribute \src "test.v:14.9-14.13"
  wire \_T_5
  attribute \src "test.v:16.15-16.19"
  wire width 16 \_T_8
  attribute \src "test.v:2.17-2.22"
  wire input 1 \clock
  wire \io_opcode
  attribute \src "test.v:6.17-6.31"
  wire width 4 input 5 \io_opcode_long
  attribute \src "test.v:7.17-7.26"
  wire width 16 output 6 \io_result
  attribute \src "test.v:4.17-4.21"
  wire width 16 input 3 \io_x
  attribute \src "test.v:5.17-5.21"
  wire width 16 input 4 \io_y
  attribute \src "test.v:3.17-3.22"
  wire input 2 \reset
  attribute \src "test.v:11.22-11.33"
  cell $add $add$test.v:11$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_T_2
  end
  attribute \src "test.v:9.26-9.49"
  cell $logic_and $logic_and$test.v:9$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \io_opcode_long
    connect \B 2'11
    connect \Y \_T
  end
  attribute \src "test.v:16.22-16.33"
  cell $sub $sub$test.v:16$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \io_x
    connect \B \io_y
    connect \Y \_GEN_1
  end
  attribute \src "test.v:19.22-19.40"
  cell $mux $ternary$test.v:19$11
    parameter \WIDTH 16
    connect \A \_GEN_1
    connect \B \_T_2
    connect \S \_T
    connect \Y \io_result
  end
  connect \_T_3 1'0
  connect \_T_5 1'0
  connect \_GEN_0 \_GEN_1
  connect \_T_8 \_GEN_1
  connect \io_opcode \_T
end
