# HDLBits
A repository on all of the Verilog Problem Sets that I have done so far from HDLBits. This is meant to keep track of my progress in learning Verilog.

Link to Website: https://hdlbits.01xz.net/wiki/Main_Page 

![image](https://github.com/user-attachments/assets/33a86d9e-e4d4-4396-92bd-c3e13de6426a)

Table of Contents
=================

<!--ts-->
   * [Getting Started](https://github.com/Eric-Joseph/HDLBits/tree/main/Getting%20Started)
   * [Verilog Language](https://github.com/Eric-Joseph/HDLBits/tree/main/Verilog%20Language)
      * [Basics](https://github.com/Eric-Joseph/HDLBits/tree/main/Verilog%20Language/Basics)
      * [Vectors](https://github.com/Eric-Joseph/HDLBits/tree/main/Verilog%20Language/Vectors)
      * [Modules: Hierarchy](https://github.com/Eric-Joseph/HDLBits/tree/main/Verilog%20Language/Module%20Hierarchy)
<!--te-->
