{"vcs1":{"timestamp_begin":1730910993.739257054, "rt":0.76, "ut":0.40, "st":0.16}}
{"vcselab":{"timestamp_begin":1730910994.611105822, "rt":0.49, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1730910995.200113675, "rt":0.42, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730910993.330124291}
{"VCS_COMP_START_TIME": 1730910993.330124291}
{"VCS_COMP_END_TIME": 1730910995.911463387}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 382392}}
{"vcselab": {"peak_mem": 263240}}
