Analysis & Synthesis report for model8
Wed Oct 23 20:59:59 2024
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |MODEL8|CTL:inst5|SM:inst|state
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated
 15. Source assignments for PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component
 16. Parameter Settings for User Entity Instance: RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
 17. Parameter Settings for User Entity Instance: RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component
 19. Parameter Settings for User Entity Instance: REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component
 20. Parameter Settings for User Entity Instance: REG1:inst|lpm_mux0:inst7|LPM_MUX:lpm_mux_component
 21. Parameter Settings for User Entity Instance: REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component
 22. Parameter Settings for User Entity Instance: REG1:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
 23. Parameter Settings for User Entity Instance: PC:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
 24. Parameter Settings for User Entity Instance: PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component
 25. altsyncram Parameter Settings by Entity Instance
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 23 20:59:59 2024    ;
; Quartus II 64-Bit Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; model8                                   ;
; Top-level Entity Name              ; MODEL8                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 194                                      ;
;     Total combinational functions  ; 176                                      ;
;     Dedicated logic registers      ; 75                                       ;
; Total registers                    ; 75                                       ;
; Total pins                         ; 62                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 2,048                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; MODEL8             ; model8             ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+
; MODEL8/MODEL8.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf      ;
; DFF_8/DFF_8.vhd                  ; yes             ; User VHDL File                     ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd        ;
; REG/IN_SEL.vhd                   ; yes             ; User VHDL File                     ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd         ;
; REG/REG1.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf           ;
; ALU/ALU181.vhd                   ; yes             ; User VHDL File                     ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd         ;
; ALU/ALU.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf            ;
; PC/PC.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/PC/PC.bdf              ;
; STEP/step.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf          ;
; RAM/RAM.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.bdf            ;
; RAM/RAM.mif                      ; yes             ; User Memory Initialization File    ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.mif            ;
; CTL/SM.vhd                       ; yes             ; User VHDL File                     ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd             ;
; CTL/CTL.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf            ;
; lpm_bustri0.vhd                  ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_bustri0.vhd        ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf                   ;
; lpm_ram_dq0.vhd                  ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_ram_dq0.vhd        ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                   ;
; db/altsyncram_q1d1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf ;
; lpm_mux0.vhd                     ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_mux0.vhd           ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf                      ;
; db/mux_93e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/mux_93e.tdf         ;
; lpm_counter0.vhd                 ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_counter0.vhd       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf                  ;
; db/cntr_b2j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/cntr_b2j.tdf        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 194                           ;
;                                             ;                               ;
; Total combinational functions               ; 176                           ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 49                            ;
;     -- 3 input functions                    ; 90                            ;
;     -- <=2 input functions                  ; 37                            ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 161                           ;
;     -- arithmetic mode                      ; 15                            ;
;                                             ;                               ;
; Total registers                             ; 75                            ;
;     -- Dedicated logic registers            ; 75                            ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 62                            ;
; Total memory bits                           ; 2048                          ;
; Maximum fan-out node                        ; CTL:inst5|SM:inst|Selector7~0 ;
; Maximum fan-out                             ; 25                            ;
; Total fan-out                               ; 878                           ;
; Average fan-out                             ; 2.74                          ;
+---------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |MODEL8                                      ; 176 (0)           ; 75 (0)       ; 2048        ; 0            ; 0       ; 0         ; 62   ; 0            ; |MODEL8                                                                                           ; work         ;
;    |ALU:inst1|                               ; 35 (2)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|ALU:inst1                                                                                 ; work         ;
;       |ALU181:inst|                          ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|ALU:inst1|ALU181:inst                                                                     ; work         ;
;       |DFF_8:inst1|                          ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|ALU:inst1|DFF_8:inst1                                                                     ; work         ;
;       |DFF_8:inst2|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|ALU:inst1|DFF_8:inst2                                                                     ; work         ;
;    |CTL:inst5|                               ; 20 (1)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|CTL:inst5                                                                                 ; work         ;
;       |DFF_8:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|CTL:inst5|DFF_8:inst1                                                                     ;              ;
;       |SM:inst|                              ; 19 (19)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|CTL:inst5|SM:inst                                                                         ;              ;
;    |PC:inst3|                                ; 9 (1)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|PC:inst3                                                                                  ; work         ;
;       |lpm_counter0:inst|                    ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|PC:inst3|lpm_counter0:inst                                                                ; work         ;
;          |lpm_counter:lpm_counter_component| ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component                              ; work         ;
;             |cntr_b2j:auto_generated|        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated      ; work         ;
;    |RAM:inst2|                               ; 1 (1)             ; 8 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|RAM:inst2                                                                                 ; work         ;
;       |DFF_8:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|RAM:inst2|DFF_8:inst1                                                                     ; work         ;
;       |lpm_ram_dq0:inst|                     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_q1d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated ; work         ;
;    |REG1:inst|                               ; 75 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst                                                                                 ;              ;
;       |DFF_8:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|DFF_8:inst1                                                                     ; work         ;
;       |DFF_8:inst2|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|DFF_8:inst2                                                                     ; work         ;
;       |DFF_8:inst|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|DFF_8:inst                                                                      ; work         ;
;       |IN_SEL:inst3|                         ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|IN_SEL:inst3                                                                    ; work         ;
;       |lpm_bustri0:inst10|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|lpm_bustri0:inst10                                                              ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component                              ; work         ;
;       |lpm_mux0:inst8|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|lpm_mux0:inst8                                                                  ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component                                        ; work         ;
;             |mux_93e:auto_generated|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated                 ; work         ;
;    |lpm_bustri0:inst8|                       ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|lpm_bustri0:inst8                                                                         ;              ;
;       |lpm_bustri:lpm_bustri_component|      ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component                                         ;              ;
;    |step:inst6|                              ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MODEL8|step:inst6                                                                                ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; ./RAM/RAM.mif ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |MODEL8|CTL:inst5|SM:inst|state                                       ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; REG1:inst|IN_SEL:inst3|D_R0[7]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R0[6]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R0[5]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R0[4]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R0[3]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R0[2]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R0[1]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R0[0]                      ; REG1:inst|IN_SEL:inst3|D_R0[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[7]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[6]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[5]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[4]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[3]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[2]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[1]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R1[0]                      ; REG1:inst|IN_SEL:inst3|D_R1[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[7]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[6]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[5]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[4]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[3]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[2]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[1]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; REG1:inst|IN_SEL:inst3|D_R2[0]                      ; REG1:inst|IN_SEL:inst3|D_R2[7] ; yes                    ;
; ALU:inst1|ALU181:inst|F9[7]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; ALU:inst1|ALU181:inst|F9[6]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; ALU:inst1|ALU181:inst|F9[5]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; ALU:inst1|ALU181:inst|F9[4]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; ALU:inst1|ALU181:inst|F9[3]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; ALU:inst1|ALU181:inst|F9[2]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; ALU:inst1|ALU181:inst|F9[1]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; ALU:inst1|ALU181:inst|F9[0]                         ; CTL:inst5|SM:inst|CTL          ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 75    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 19    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; step:inst6|inst                        ; 17      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MODEL8|ALU:inst1|DFF_8:inst1|Q1[7]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |MODEL8|ALU:inst1|ALU181:inst|Mux3                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MODEL8|CTL:inst5|SM:inst|state                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MODEL8|REG1:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_93e:auto_generated|result_node[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MODEL8|CTL:inst5|SM:inst|Selector8                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MODEL8|CTL:inst5|SM:inst|state                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MODEL8|CTL:inst5|SM:inst|Selector1                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; ./RAM/RAM.mif        ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_q1d1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG1:inst|lpm_mux0:inst7|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                      ;
+------------------------+------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 8          ; Signed Integer                                            ;
; LPM_SIZE               ; 3          ; Signed Integer                                            ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                            ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                            ;
; CBXI_PARAMETER         ; mux_93e    ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                   ;
+------------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG1:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                      ;
+------------------------+------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 8          ; Signed Integer                                            ;
; LPM_SIZE               ; 3          ; Signed Integer                                            ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                            ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                            ;
; CBXI_PARAMETER         ; mux_93e    ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                   ;
+------------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                     ;
; LPM_DIRECTION          ; UP          ; Untyped                                                            ;
; LPM_MODULUS            ; 0           ; Untyped                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                            ;
; CBXI_PARAMETER         ; cntr_b2j    ; Untyped                                                            ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Oct 23 20:59:57 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off model8 -c model8
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file model8/model8.bdf
    Info: Found entity 1: MODEL8
Info: Found 2 design units, including 1 entities, in source file dff_8/dff_8.vhd
    Info: Found design unit 1: DFF_8-bhv
    Info: Found entity 1: DFF_8
Info: Found 2 design units, including 1 entities, in source file reg/in_sel.vhd
    Info: Found design unit 1: IN_SEL-bhv
    Info: Found entity 1: IN_SEL
Info: Found 1 design units, including 1 entities, in source file reg/reg1.bdf
    Info: Found entity 1: REG1
Info: Found 1 design units, including 1 entities, in source file reg/reg2.bdf
    Info: Found entity 1: REG2
Info: Found 2 design units, including 1 entities, in source file alu/alu181.vhd
    Info: Found design unit 1: ALU181-behav
    Info: Found entity 1: ALU181
Info: Found 1 design units, including 1 entities, in source file alu/alu.bdf
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file pc/pc.bdf
    Info: Found entity 1: PC
Info: Found 1 design units, including 1 entities, in source file step/step.bdf
    Info: Found entity 1: step
Info: Found 1 design units, including 1 entities, in source file ram/ram.bdf
    Info: Found entity 1: RAM
Info: Found 2 design units, including 1 entities, in source file ctl/sm.vhd
    Info: Found design unit 1: SM-rtl
    Info: Found entity 1: SM
Info: Found 1 design units, including 1 entities, in source file ctl/ctl.bdf
    Info: Found entity 1: CTL
Info: Elaborating entity "MODEL8" for the top level hierarchy
Info: Elaborating entity "step" for hierarchy "step:inst6"
Info: Elaborating entity "RAM" for hierarchy "RAM:inst2"
Info: Elaborating entity "DFF_8" for hierarchy "RAM:inst2|DFF_8:inst1"
Warning: Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_bustri0-SYN
    Info: Found entity 1: lpm_bustri0
Info: Elaborating entity "lpm_bustri0" for hierarchy "RAM:inst2|lpm_bustri0:inst3"
Info: Elaborating entity "lpm_bustri" for hierarchy "RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "RAM:inst2|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
    Info: Parameter "lpm_width" = "8"
Warning: Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_ram_dq0-SYN
    Info: Found entity 1: lpm_ram_dq0
Info: Elaborating entity "lpm_ram_dq0" for hierarchy "RAM:inst2|lpm_ram_dq0:inst"
Info: Elaborating entity "altsyncram" for hierarchy "RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./RAM/RAM.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q1d1.tdf
    Info: Found entity 1: altsyncram_q1d1
Info: Elaborating entity "altsyncram_q1d1" for hierarchy "RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated"
Info: Elaborating entity "CTL" for hierarchy "CTL:inst5"
Info: Elaborating entity "SM" for hierarchy "CTL:inst5|SM:inst"
Info: Elaborating entity "REG1" for hierarchy "REG1:inst"
Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Elaborating entity "lpm_mux0" for hierarchy "REG1:inst|lpm_mux0:inst7"
Info: Elaborating entity "LPM_MUX" for hierarchy "REG1:inst|lpm_mux0:inst7|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "REG1:inst|lpm_mux0:inst7|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "REG1:inst|lpm_mux0:inst7|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "3"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_93e.tdf
    Info: Found entity 1: mux_93e
Info: Elaborating entity "mux_93e" for hierarchy "REG1:inst|lpm_mux0:inst7|LPM_MUX:lpm_mux_component|mux_93e:auto_generated"
Info: Elaborating entity "IN_SEL" for hierarchy "REG1:inst|IN_SEL:inst3"
Warning (10631): VHDL Process Statement warning at IN_SEL.vhd(17): inferring latch(es) for signal or variable "D_R0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IN_SEL.vhd(17): inferring latch(es) for signal or variable "D_R1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IN_SEL.vhd(17): inferring latch(es) for signal or variable "D_R2", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "D_R2[0]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R2[1]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R2[2]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R2[3]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R2[4]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R2[5]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R2[6]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R2[7]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[0]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[1]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[2]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[3]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[4]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[5]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[6]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R1[7]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[0]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[1]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[2]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[3]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[4]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[5]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[6]" at IN_SEL.vhd(17)
Info (10041): Inferred latch for "D_R0[7]" at IN_SEL.vhd(17)
Info: Elaborating entity "ALU" for hierarchy "ALU:inst1"
Info: Elaborating entity "ALU181" for hierarchy "ALU:inst1|ALU181:inst"
Warning (10492): VHDL Process Statement warning at ALU181.vhd(17): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ALU181.vhd(15): inferring latch(es) for signal or variable "F9", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "F9[0]" at ALU181.vhd(15)
Info (10041): Inferred latch for "F9[1]" at ALU181.vhd(15)
Info (10041): Inferred latch for "F9[2]" at ALU181.vhd(15)
Info (10041): Inferred latch for "F9[3]" at ALU181.vhd(15)
Info (10041): Inferred latch for "F9[4]" at ALU181.vhd(15)
Info (10041): Inferred latch for "F9[5]" at ALU181.vhd(15)
Info (10041): Inferred latch for "F9[6]" at ALU181.vhd(15)
Info (10041): Inferred latch for "F9[7]" at ALU181.vhd(15)
Info: Elaborating entity "PC" for hierarchy "PC:inst3"
Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "lpm_counter0" for hierarchy "PC:inst3|lpm_counter0:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "8"
Info: Found 1 design units, including 1 entities, in source file db/cntr_b2j.tdf
    Info: Found entity 1: cntr_b2j
Info: Elaborating entity "cntr_b2j" for hierarchy "PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "REG1:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]" feeding internal logic into a wire
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]" to the node "RAM:inst2|DFF_8:inst1|Q1[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]" to the node "RAM:inst2|DFF_8:inst1|Q1[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]" to the node "RAM:inst2|DFF_8:inst1|Q1[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]" to the node "RAM:inst2|DFF_8:inst1|Q1[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]" to the node "RAM:inst2|DFF_8:inst1|Q1[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]" to the node "RAM:inst2|DFF_8:inst1|Q1[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]" to the node "RAM:inst2|DFF_8:inst1|Q1[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]" to the node "RAM:inst2|DFF_8:inst1|Q1[0]" into an OR gate
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R0[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R1[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[3]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Warning: Latch REG1:inst|IN_SEL:inst3|D_R2[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5|DFF_8:inst1|Q1[2]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Ignored assignments for entity "REG" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity REG -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity REG -section_id "Root Region" was ignored
Info: Implemented 296 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 52 output pins
    Info: Implemented 226 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4472 megabytes
    Info: Processing ended: Wed Oct 23 20:59:59 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


