---
MainSourceFile:  /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289026
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289492
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289959
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          584487
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_38_1:  '
    FileOffset:      38
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961839
        Length:          0
        ReplacementText: 'VITIS_LOOP_38_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_2:  '
    FileOffset:      49
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961943
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_54_3:  '
    FileOffset:      54
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962027
        Length:          0
        ReplacementText: 'VITIS_LOOP_54_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_64_4:  '
    FileOffset:      64
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962181
        Length:          0
        ReplacementText: 'VITIS_LOOP_64_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_67_5:  '
    FileOffset:      67
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962254
        Length:          0
        ReplacementText: 'VITIS_LOOP_67_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_80_6:  '
    FileOffset:      80
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962396
        Length:          0
        ReplacementText: 'VITIS_LOOP_80_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_82_7:  '
    FileOffset:      82
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962440
        Length:          0
        ReplacementText: 'VITIS_LOOP_82_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_85_8:  '
    FileOffset:      85
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962513
        Length:          0
        ReplacementText: 'VITIS_LOOP_85_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_96_9:  '
    FileOffset:      96
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962649
        Length:          0
        ReplacementText: 'VITIS_LOOP_96_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_105_10:  '
    FileOffset:      105
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962762
        Length:          0
        ReplacementText: 'VITIS_LOOP_105_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_107_11:  '
    FileOffset:      107
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962806
        Length:          0
        ReplacementText: 'VITIS_LOOP_107_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_110_12:  '
    FileOffset:      110
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962879
        Length:          0
        ReplacementText: 'VITIS_LOOP_110_12: '
...
