#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Oct 10 09:03:53 2019
# Process ID: 12472
# Current directory: C:/ldpc_dual/ldpc_dual/ldpc_dual.runs/synth_5
# Command line: vivado.exe -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: C:/ldpc_dual/ldpc_dual/ldpc_dual.runs/synth_5/design_2_wrapper.vds
# Journal file: C:/ldpc_dual/ldpc_dual/ldpc_dual.runs/synth_5\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ldpc_dual/ldpc_dual'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ldpc_dual/ldpc_dual' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ldpc_dual/ldpc_dual/ldpc_dual.runs/synth_5'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_Decoder3U'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderM'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ldpctest/ldpc test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_CLK_DIV'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDCP_data_buffer_mult'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderJ'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderF'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_DecoderB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_Out/solution1/impl'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_Decoder/solution16_K7/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_CTRL/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_INIT_DSP3/solution2/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_data_buffer/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ldpcDecoder:40.0'. The one found in IP location 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/imports/ldpc test' will take precedence over the same IP in location c:/ldpctest/ldpc test
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:HLSLdpcLogDecScaledMin:1.0'. The one found in IP location 'c:/Users/dougo/LDPC_Decoder3U/solution1/impl/ip' will take precedence over the same IP in locations: 
   c:/Users/dougo/LDPC_DecoderU/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderT/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderP/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderM/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderJ/solution2/impl/ip
   c:/Users/dougo/LDPC_DecoderJ/solution4/impl/ip
   c:/Users/dougo/LDPC_DecoderJ/solution5/impl/ip
   c:/Users/dougo/LDPC_DecoderJ/solution6/impl/ip
   c:/Users/dougo/LDPC_DecoderF/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderH/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderE/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderC/solution1/impl/ip
   c:/Users/dougo/LDPC_DecoderB/solution1/impl/ip
   c:/Users/dougo/LDPC_Decoder/solution16_K7/impl/ip
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 298.789 ; gain = 60.391
Command: synth_design -top design_2_wrapper -part xc7k160tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 430.418 ; gain = 220.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_1/synth/design_2_data_ce_mux_1.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_1/synth/design_2_data_ce_mux_1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (1#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_1' (2#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_1/synth/design_2_data_ce_mux_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_2_HLSLdpcLogDecScaledMin_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_0/synth/design_2_HLSLdpcLogDecScaledMin_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaledMin' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:369]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScal3i2' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal3i2.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScal3i2_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal3i2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal3i2.v:22]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScal3i2_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal3i2.v:25]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScal3i2_ram' (3#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal3i2.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScal3i2' (4#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal3i2.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScal8jQ' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal8jQ.v:61]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScal8jQ_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal8jQ.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal8jQ.v:25]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScal8jQ_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal8jQ.v:28]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScal8jQ_ram' (5#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal8jQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScal8jQ' (6#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal8jQ.v:61]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalbvn' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalbvn.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalbvn_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalbvn.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalbvn.v:22]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScalbvn_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalbvn.v:25]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalbvn_ram' (7#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalbvn.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalbvn' (8#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalbvn.v:49]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:8960]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalcGz' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:65]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalcGz_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:21]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScalcGz_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:24]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalcGz_ram' (9#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalcGz' (10#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:45]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldeE' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldeE.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldeE_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldeE.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldeE.v:22]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScaldeE_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldeE.v:25]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldeE_ram' (11#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldeE.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldeE' (12#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldeE.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldiF' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldiF.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldiF_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldiF.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldiF.v:22]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScaldiF_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldiF.v:25]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldiF_ram' (13#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldiF.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldiF' (14#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldiF.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldjF' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldjF.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldjF_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldjF.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldjF.v:22]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScaldjF_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldjF.v:25]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldjF_ram' (15#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldjF.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldjF' (16#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldjF.v:49]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldAI' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldAI.v:57]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldAI_ram' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldAI.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldAI.v:24]
INFO: [Synth 8-3876] $readmem data file './HLSLdpcLogDecScaldAI_ram.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldAI.v:27]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldAI_ram' (17#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldAI.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldAI' (18#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldAI.v:57]
INFO: [Synth 8-638] synthesizing module 'calc_ma' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_ma.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_ma.v:659]
INFO: [Synth 8-638] synthesizing module 'mcalcC' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2075]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2163]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mcalcC' (19#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:10]
INFO: [Synth 8-638] synthesizing module 'mcalcD' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:213]
INFO: [Synth 8-256] done synthesizing module 'mcalcD' (20#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:10]
INFO: [Synth 8-638] synthesizing module 'mcalcF' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:213]
INFO: [Synth 8-256] done synthesizing module 'mcalcF' (21#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:10]
INFO: [Synth 8-638] synthesizing module 'mcalcG' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:213]
INFO: [Synth 8-256] done synthesizing module 'mcalcG' (22#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:10]
INFO: [Synth 8-638] synthesizing module 'mcalcB' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcB.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcB.v:78]
INFO: [Synth 8-256] done synthesizing module 'mcalcB' (23#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcB.v:10]
INFO: [Synth 8-638] synthesizing module 'mcalcE' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcE.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcE.v:78]
INFO: [Synth 8-256] done synthesizing module 'mcalcE' (24#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcE.v:10]
INFO: [Synth 8-256] done synthesizing module 'calc_ma' (25#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_ma.v:10]
INFO: [Synth 8-638] synthesizing module 'setup_calc' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc.v:1832]
INFO: [Synth 8-638] synthesizing module 'mcalcAA' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA.v:1231]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx3_1DeQ' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_1DeQ.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx3_1DeQ_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_1DeQ.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx3_1DeQ_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_1DeQ.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx3_1DeQ_rom' (26#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_1DeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx3_1DeQ' (27#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_1DeQ.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AEe0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AEe0.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AEe0_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AEe0.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AEe0_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AEe0.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AEe0_rom' (28#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AEe0' (29#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AEe0.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AFfa' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AFfa.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AFfa_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AFfa.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AFfa_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AFfa.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AFfa_rom' (30#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AFfa.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AFfa' (31#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AFfa.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AGfk' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AGfk.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AGfk_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AGfk.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AGfk_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AGfk.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AGfk_rom' (32#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AGfk.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AGfk' (33#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AGfk.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AHfu' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AHfu.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AHfu_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AHfu.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AHfu_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AHfu.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AHfu_rom' (34#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AHfu.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AHfu' (35#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AHfu.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AIfE' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AIfE.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AIfE_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AIfE.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AIfE_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AIfE.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AIfE_rom' (36#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AIfE.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AIfE' (37#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AIfE.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AJfO' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AJfO.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AJfO_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AJfO.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AJfO_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AJfO.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AJfO_rom' (38#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AJfO.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AJfO' (39#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AJfO.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BKfY' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BKfY.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BKfY_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BKfY.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BKfY_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BKfY.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BKfY_rom' (40#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BKfY.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BKfY' (41#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BKfY.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BLf8' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BLf8.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BLf8_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BLf8.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BLf8_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BLf8.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BLf8_rom' (42#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BLf8' (43#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BLf8.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BMgi' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BMgi.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BMgi_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BMgi.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BMgi_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BMgi.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BMgi_rom' (44#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BMgi.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BMgi' (45#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BMgi.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BNgs' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BNgs.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BNgs_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BNgs.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BNgs_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BNgs.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BNgs_rom' (46#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BNgs.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BNgs' (47#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BNgs.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BOgC' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BOgC.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BOgC_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BOgC.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BOgC_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BOgC.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BOgC_rom' (48#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BOgC.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BOgC' (49#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BOgC.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BPgM' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BPgM.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BPgM_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BPgM.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BPgM_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BPgM.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BPgM_rom' (50#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BPgM.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BPgM' (51#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BPgM.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx3_4QgW' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_4QgW.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx3_4QgW_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_4QgW.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx3_4QgW_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_4QgW.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx3_4QgW_rom' (52#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_4QgW.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx3_4QgW' (53#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_4QgW.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18ARg6' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18ARg6.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18ARg6_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18ARg6.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18ARg6_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18ARg6.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18ARg6_rom' (54#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18ARg6.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18ARg6' (55#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18ARg6.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AShg' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AShg.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AShg_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AShg.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AShg_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AShg.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AShg_rom' (56#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AShg.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AShg' (57#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AShg.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AThq' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AThq.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AThq_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AThq.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AThq_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AThq.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AThq_rom' (58#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AThq.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AThq' (59#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AThq.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AUhA' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AUhA.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AUhA_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AUhA.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AUhA_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AUhA.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AUhA_rom' (60#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AUhA.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AUhA' (61#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AUhA.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AVhK' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AVhK.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AVhK_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AVhK.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AVhK_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AVhK.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AVhK_rom' (62#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AVhK.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AVhK' (63#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AVhK.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AWhU' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AWhU.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18AWhU_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AWhU.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18AWhU_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AWhU.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AWhU_rom' (64#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AWhU.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18AWhU' (65#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AWhU.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BXh4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BXh4.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BXh4_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BXh4.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BXh4_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BXh4.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BXh4_rom' (66#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BXh4.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BXh4' (67#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BXh4.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BYie' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BYie.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BYie_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BYie.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BYie_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BYie.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BYie_rom' (68#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BYie.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BYie' (69#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BYie.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BZio' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BZio.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18BZio_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BZio.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18BZio_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BZio.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BZio_rom' (70#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18BZio' (71#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BZio.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18B0iy' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B0iy.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18B0iy_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B0iy.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18B0iy_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B0iy.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18B0iy_rom' (72#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18B0iy' (73#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B0iy.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18B1iI' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B1iI.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18B1iI_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B1iI.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18B1iI_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B1iI.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18B1iI_rom' (74#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18B1iI' (75#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B1iI.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18B2iS' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B2iS.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_varinx18B2iS_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B2iS.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_varinx18B2iS_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B2iS.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18B2iS_rom' (76#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B2iS.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_varinx18B2iS' (77#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B2iS.v:56]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA' (78#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA.v:10]
INFO: [Synth 8-256] done synthesizing module 'setup_calc' (79#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc.v:10]
INFO: [Synth 8-638] synthesizing module 'write_result' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result.v:1958]
INFO: [Synth 8-256] done synthesizing module 'write_result' (80#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result.v:10]
INFO: [Synth 8-638] synthesizing module 'setup_calc_12' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_12.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_12.v:1414]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12.v:733]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxbkb' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxbkb.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxbkb_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxbkb.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxbkb_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxbkb.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxbkb_rom' (81#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxbkb' (82#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxbkb.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxcud' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxcud.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxcud_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxcud.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxcud_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxcud.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxcud_rom' (83#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxcud' (84#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxcud.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxdEe' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxdEe.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxdEe_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxdEe.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxdEe_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxdEe.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxdEe_rom' (85#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxdEe' (86#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxdEe.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxeOg' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxeOg.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxeOg_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxeOg.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxeOg_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxeOg.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxeOg_rom' (87#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxeOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxeOg' (88#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxeOg.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxfYi' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxfYi.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxfYi_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxfYi.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxfYi_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxfYi.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxfYi_rom' (89#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxfYi' (90#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxfYi.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxg8j' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxg8j.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxg8j_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxg8j.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxg8j_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxg8j.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxg8j_rom' (91#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxg8j' (92#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxg8j.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxhbi' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxhbi.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxhbi_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxhbi.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxhbi_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxhbi.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxhbi_rom' (93#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxhbi' (94#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxhbi.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxibs' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxibs.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxibs_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxibs.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxibs_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxibs.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxibs_rom' (95#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxibs.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxibs' (96#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxibs.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxjbC' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxjbC.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxjbC_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxjbC.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxjbC_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxjbC.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxjbC_rom' (97#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxjbC' (98#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxjbC.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxkbM' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxkbM.v:56]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_12_varinxkbM_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxkbM.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_12_varinxkbM_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxkbM.v:27]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxkbM_rom' (99#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12_varinxkbM' (100#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxkbM.v:56]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_12' (101#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12.v:10]
INFO: [Synth 8-256] done synthesizing module 'setup_calc_12' (102#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_12.v:10]
INFO: [Synth 8-638] synthesizing module 'setup_calc_23' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_23.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_23.v:1430]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:749]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxlbW' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxlbW_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxlbW.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxlbW_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxlbW.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxlbW_rom' (103#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxlbW' (104#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxmb6' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxmb6.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxmb6_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxmb6.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxmb6_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxmb6.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxmb6_rom' (105#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxmb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxmb6' (106#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxmb6.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxncg' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxncg.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxncg_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxncg.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxncg_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxncg.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxncg_rom' (107#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxncg' (108#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxncg.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxocq' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxocq.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxocq_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxocq.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxocq_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxocq.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxocq_rom' (109#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxocq' (110#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxocq.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxpcA' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxpcA.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxpcA_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxpcA.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxpcA_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxpcA.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxpcA_rom' (111#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxpcA.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxpcA' (112#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxpcA.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxqcK' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxqcK_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxqcK.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxqcK_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxqcK.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxqcK_rom' (113#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxqcK' (114#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxrcU' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxrcU.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxrcU_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxrcU.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxrcU_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxrcU.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxrcU_rom' (115#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxrcU.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxrcU' (116#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxrcU.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxsc4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxsc4.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxsc4_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxsc4.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxsc4_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxsc4.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxsc4_rom' (117#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxsc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxsc4' (118#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxsc4.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxtde' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxtde.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxtde_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxtde.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxtde_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxtde.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxtde_rom' (119#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxtde.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxtde' (120#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxtde.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxudo' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxudo.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxudo_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxudo.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxudo_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxudo.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxudo_rom' (121#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxudo.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxudo' (122#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxudo.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxvdy' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxvdy.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxvdy_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxvdy.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxvdy_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxvdy.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxvdy_rom' (123#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxvdy' (124#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxvdy.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxwdI' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxwdI.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxwdI_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxwdI.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxwdI_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxwdI.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxwdI_rom' (125#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxwdI.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxwdI' (126#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxwdI.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxxdS' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxxdS.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxxdS_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxxdS.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxxdS_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxxdS.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxxdS_rom' (127#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxxdS.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxxdS' (128#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxxdS.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxyd2' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxyd2.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxyd2_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxyd2.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxyd2_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxyd2.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxyd2_rom' (129#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxyd2.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxyd2' (130#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxyd2.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxzec' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxzec.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxzec_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxzec.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxzec_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxzec.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxzec_rom' (131#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxzec.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxzec' (132#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxzec.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxAem' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxAem.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxAem_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxAem.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxAem_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxAem.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxAem_rom' (133#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxAem.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxAem' (134#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxAem.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxBew' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxBew.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxBew_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxBew.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxBew_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxBew.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxBew_rom' (135#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxBew.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxBew' (136#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxBew.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxCeG' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'mcalcAA_23_varinxCeG_rom' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxCeG.v:9]
INFO: [Synth 8-3876] $readmem data file './mcalcAA_23_varinxCeG_rom.dat' is read successfully [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxCeG.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxCeG_rom' (137#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23_varinxCeG' (138#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxCeG.v:43]
INFO: [Synth 8-256] done synthesizing module 'mcalcAA_23' (139#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'setup_calc_23' (140#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_23.v:10]
INFO: [Synth 8-638] synthesizing module 'write_result_12' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_12.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_12.v:1222]
INFO: [Synth 8-256] done synthesizing module 'write_result_12' (141#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_12.v:10]
INFO: [Synth 8-638] synthesizing module 'write_result_23' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_23.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_23.v:1216]
INFO: [Synth 8-256] done synthesizing module 'write_result_23' (142#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_23.v:10]
INFO: [Synth 8-638] synthesizing module 'calc_n' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n.v:2049]
INFO: [Synth 8-638] synthesizing module 'load_pest_all' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all.v:764]
INFO: [Synth 8-256] done synthesizing module 'load_pest_all' (143#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all.v:10]
INFO: [Synth 8-638] synthesizing module 'update_lam_all' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all.v:10]
INFO: [Synth 8-256] done synthesizing module 'update_lam_all' (144#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all.v:10]
INFO: [Synth 8-638] synthesizing module 'update_hat_all' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_hat_all.v:10]
INFO: [Synth 8-256] done synthesizing module 'update_hat_all' (145#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_hat_all.v:10]
INFO: [Synth 8-256] done synthesizing module 'calc_n' (146#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n.v:10]
INFO: [Synth 8-638] synthesizing module 'calc_n_12' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_12.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_12.v:1486]
INFO: [Synth 8-638] synthesizing module 'load_pest_12_top' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_top.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_top.v:334]
INFO: [Synth 8-256] done synthesizing module 'load_pest_12_top' (147#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_top.v:10]
INFO: [Synth 8-638] synthesizing module 'load_pest_12_bot' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_bot.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_bot.v:333]
INFO: [Synth 8-256] done synthesizing module 'load_pest_12_bot' (148#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_bot.v:10]
INFO: [Synth 8-638] synthesizing module 'update_lam_all_12' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all_12.v:10]
INFO: [Synth 8-256] done synthesizing module 'update_lam_all_12' (149#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all_12.v:10]
INFO: [Synth 8-256] done synthesizing module 'calc_n_12' (150#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_12.v:10]
INFO: [Synth 8-638] synthesizing module 'calc_n_23' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_23.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_23.v:1679]
INFO: [Synth 8-638] synthesizing module 'load_pest_all_23' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all_23.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all_23.v:591]
INFO: [Synth 8-256] done synthesizing module 'load_pest_all_23' (151#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all_23.v:10]
INFO: [Synth 8-638] synthesizing module 'update_lam_all_23' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'update_lam_all_23' (152#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'calc_n_23' (153#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_23.v:10]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaledMin' (154#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_HLSLdpcLogDecScaledMin_0_0' (155#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_0/synth/design_2_HLSLdpcLogDecScaledMin_0_0.v:57]
WARNING: [Synth 8-350] instance 'Decoder_A' of module 'design_2_HLSLdpcLogDecScaledMin_0_0' requires 88 connections, but only 78 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:435]
INFO: [Synth 8-638] synthesizing module 'design_2_HLSLdpcLogDecScaledMin_0_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_1/synth/design_2_HLSLdpcLogDecScaledMin_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_2_HLSLdpcLogDecScaledMin_0_1' (156#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_1/synth/design_2_HLSLdpcLogDecScaledMin_0_1.v:57]
WARNING: [Synth 8-350] instance 'Decoder_B' of module 'design_2_HLSLdpcLogDecScaledMin_0_1' requires 88 connections, but only 78 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:514]
INFO: [Synth 8-638] synthesizing module 'design_2_LDPC_CTRL_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/synth/design_2_LDPC_CTRL_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LDPC_CTRL' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/0673/hdl/verilog/LDPC_CTRL.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/0673/hdl/verilog/LDPC_CTRL.v:99]
INFO: [Synth 8-256] done synthesizing module 'LDPC_CTRL' (157#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/0673/hdl/verilog/LDPC_CTRL.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_LDPC_CTRL_0_0' (158#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/synth/design_2_LDPC_CTRL_0_0.v:57]
WARNING: [Synth 8-350] instance 'LDPC_CTRL_0' of module 'design_2_LDPC_CTRL_0_0' requires 25 connections, but only 22 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:593]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (159#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_0_0' (160#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_LDPC_Div_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_Div_0_0/synth/design_2_LDPC_Div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LDPC_Div' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/4430/hdl/verilog/LDPC_Div.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/4430/hdl/verilog/LDPC_Div.v:52]
INFO: [Synth 8-256] done synthesizing module 'LDPC_Div' (161#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/4430/hdl/verilog/LDPC_Div.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_LDPC_Div_0_0' (162#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_Div_0_0/synth/design_2_LDPC_Div_0_0.v:57]
WARNING: [Synth 8-350] instance 'LDPC_Div_0' of module 'design_2_LDPC_Div_0_0' requires 11 connections, but only 8 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:618]
INFO: [Synth 8-638] synthesizing module 'design_2_LDPC_Out_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_Out_0_0/synth/design_2_LDPC_Out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LDPC_Out' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a227/hdl/verilog/LDPC_Out.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a227/hdl/verilog/LDPC_Out.v:134]
INFO: [Synth 8-256] done synthesizing module 'LDPC_Out' (163#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a227/hdl/verilog/LDPC_Out.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_LDPC_Out_0_0' (164#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_Out_0_0/synth/design_2_LDPC_Out_0_0.v:57]
WARNING: [Synth 8-350] instance 'LDPC_Out_0' of module 'design_2_LDPC_Out_0_0' requires 39 connections, but only 35 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:627]
INFO: [Synth 8-638] synthesizing module 'design_2_LDPC_buff_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_buff_0_0/synth/design_2_LDPC_buff_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LDPC_buff' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/LDPC_buff.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/LDPC_buff.v:249]
INFO: [Synth 8-638] synthesizing module 'write_raw_data' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/write_raw_data.v:10]
INFO: [Synth 8-256] done synthesizing module 'write_raw_data' (165#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/write_raw_data.v:10]
INFO: [Synth 8-256] done synthesizing module 'LDPC_buff' (166#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/LDPC_buff.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_LDPC_buff_0_0' (167#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_LDPC_buff_0_0/synth/design_2_LDPC_buff_0_0.v:57]
WARNING: [Synth 8-350] instance 'LDPC_buff_0' of module 'design_2_LDPC_buff_0_0' requires 73 connections, but only 63 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:663]
INFO: [Synth 8-638] synthesizing module 'design_2_buff_start_lat_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_buff_start_lat_0/synth/design_2_buff_start_lat_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_buff_start_lat_0/synth/design_2_buff_start_lat_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_buff_start_lat_0' (174#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_buff_start_lat_0/synth/design_2_buff_start_lat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_0_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_1/synth/design_2_c_addsub_0_1.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_1/synth/design_2_c_addsub_0_1.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_0_1' (175#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_1/synth/design_2_c_addsub_0_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_util_vector_logic_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized1' (175#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_util_vector_logic_0_0' (176#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_0/synth/design_2_data_ce_mux_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_0/synth/design_2_data_ce_mux_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized3' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized3' (176#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_0' (177#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_0/synth/design_2_data_ce_mux_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux1_0/synth/design_2_data_ce_mux1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux1_0/synth/design_2_data_ce_mux1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized5' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized5' (177#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux1_0' (178#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux1_0/synth/design_2_data_ce_mux1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_ab_1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_1_0/synth/design_2_data_ce_mux_ab_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_1_0/synth/design_2_data_ce_mux_ab_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized7' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized7' (178#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_ab_1_0' (179#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_1_0/synth/design_2_data_ce_mux_ab_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_ab_2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_2_0/synth/design_2_data_ce_mux_ab_2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_2_0/synth/design_2_data_ce_mux_ab_2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized9' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized9' (179#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_ab_2_0' (180#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_2_0/synth/design_2_data_ce_mux_ab_2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_ab_3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_3_0/synth/design_2_data_ce_mux_ab_3_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_3_0/synth/design_2_data_ce_mux_ab_3_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized11' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized11' (180#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_ab_3_0' (181#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_3_0/synth/design_2_data_ce_mux_ab_3_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_ab_4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_4_0/synth/design_2_data_ce_mux_ab_4_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_4_0/synth/design_2_data_ce_mux_ab_4_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized13' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized13' (181#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_ab_4_0' (182#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_4_0/synth/design_2_data_ce_mux_ab_4_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_ab_5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_5_0/synth/design_2_data_ce_mux_ab_5_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_5_0/synth/design_2_data_ce_mux_ab_5_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized15' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized15' (182#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_ab_5_0' (183#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_5_0/synth/design_2_data_ce_mux_ab_5_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_ab_6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_6_0/synth/design_2_data_ce_mux_ab_6_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_6_0/synth/design_2_data_ce_mux_ab_6_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized17' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized17' (183#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_ab_6_0' (184#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_ab_6_0/synth/design_2_data_ce_mux_ab_6_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_3' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_3/synth/design_2_data_ce_mux_3.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_3/synth/design_2_data_ce_mux_3.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized19' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized19' (184#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_3' (185#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_3/synth/design_2_data_ce_mux_3.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_bb_1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_1_0/synth/design_2_data_ce_mux_bb_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_1_0/synth/design_2_data_ce_mux_bb_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized21' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized21' (185#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_bb_1_0' (186#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_1_0/synth/design_2_data_ce_mux_bb_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_bb_2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_2_0/synth/design_2_data_ce_mux_bb_2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_2_0/synth/design_2_data_ce_mux_bb_2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized23' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized23' (186#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_bb_2_0' (187#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_2_0/synth/design_2_data_ce_mux_bb_2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_bb_3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_3_0/synth/design_2_data_ce_mux_bb_3_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_3_0/synth/design_2_data_ce_mux_bb_3_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized25' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized25' (187#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_bb_3_0' (188#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_3_0/synth/design_2_data_ce_mux_bb_3_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_bb_4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_4_0/synth/design_2_data_ce_mux_bb_4_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_4_0/synth/design_2_data_ce_mux_bb_4_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized27' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized27' (188#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_bb_4_0' (189#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_4_0/synth/design_2_data_ce_mux_bb_4_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_bb_5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_5_0/synth/design_2_data_ce_mux_bb_5_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_5_0/synth/design_2_data_ce_mux_bb_5_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized29' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized29' (189#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_bb_5_0' (190#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_5_0/synth/design_2_data_ce_mux_bb_5_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_bb_6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_6_0/synth/design_2_data_ce_mux_bb_6_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_6_0/synth/design_2_data_ce_mux_bb_6_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized31' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized31' (190#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_bb_6_0' (191#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_bb_6_0/synth/design_2_data_ce_mux_bb_6_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux_0/synth/design_2_data_mux_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux_0/synth/design_2_data_mux_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux_0' (192#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux_0/synth/design_2_data_mux_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux1_0/synth/design_2_data_mux1_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux1_0/synth/design_2_data_mux1_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux1_0' (193#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux1_0/synth/design_2_data_mux1_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux11_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux11_0/synth/design_2_data_mux11_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux11_0/synth/design_2_data_mux11_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux11_0' (194#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux11_0/synth/design_2_data_mux11_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux12_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux12_0/synth/design_2_data_mux12_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux12_0/synth/design_2_data_mux12_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux12_0' (195#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux12_0/synth/design_2_data_mux12_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux13_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux13_0/synth/design_2_data_mux13_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux13_0/synth/design_2_data_mux13_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux13_0' (196#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux13_0/synth/design_2_data_mux13_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux14_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux14_0/synth/design_2_data_mux14_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux14_0/synth/design_2_data_mux14_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux14_0' (197#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux14_0/synth/design_2_data_mux14_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux15_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux15_0/synth/design_2_data_mux15_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux15_0/synth/design_2_data_mux15_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux15_0' (198#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux15_0/synth/design_2_data_mux15_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux16_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux16_0/synth/design_2_data_mux16_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux16_0/synth/design_2_data_mux16_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux16_0' (199#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_mux16_0/synth/design_2_data_mux16_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/synth/design_2_blk_mem_gen_0_4.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/synth/design_2_blk_mem_gen_0_4.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_4' (208#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/synth/design_2_blk_mem_gen_0_4.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_0' of module 'design_2_blk_mem_gen_0_4' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:841]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_b_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_0_0/synth/design_2_decode_data_b_0_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_0_0/synth/design_2_decode_data_b_0_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_b_0_0' (209#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_0_0/synth/design_2_decode_data_b_0_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_1' of module 'design_2_decode_data_b_0_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:853]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_a_1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_1_0/synth/design_2_decode_data_a_1_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_1_0/synth/design_2_decode_data_a_1_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_a_1_0' (210#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_1_0/synth/design_2_decode_data_a_1_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_2' of module 'design_2_decode_data_a_1_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:865]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_a_2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_2_0/synth/design_2_decode_data_a_2_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_2_0/synth/design_2_decode_data_a_2_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_a_2_0' (211#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_2_0/synth/design_2_decode_data_a_2_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_3' of module 'design_2_decode_data_a_2_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:877]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_a_3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_3_0/synth/design_2_decode_data_a_3_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_3_0/synth/design_2_decode_data_a_3_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_a_3_0' (212#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_3_0/synth/design_2_decode_data_a_3_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_4' of module 'design_2_decode_data_a_3_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:889]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_a_4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_4_0/synth/design_2_decode_data_a_4_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_4_0/synth/design_2_decode_data_a_4_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_a_4_0' (213#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_4_0/synth/design_2_decode_data_a_4_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_5' of module 'design_2_decode_data_a_4_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:901]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_a_5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_5_0/synth/design_2_decode_data_a_5_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_5_0/synth/design_2_decode_data_a_5_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_a_5_0' (214#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_5_0/synth/design_2_decode_data_a_5_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_6' of module 'design_2_decode_data_a_5_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:913]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_a_6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_6_0/synth/design_2_decode_data_a_6_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_6_0/synth/design_2_decode_data_a_6_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_a_6_0' (215#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_6_0/synth/design_2_decode_data_a_6_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_a_7' of module 'design_2_decode_data_a_6_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:925]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/synth/design_2_decode_data_0_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/synth/design_2_decode_data_0_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_0_0' (216#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/synth/design_2_decode_data_0_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_0' of module 'design_2_decode_data_0_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:937]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_a_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_0_0/synth/design_2_decode_data_a_0_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_0_0/synth/design_2_decode_data_a_0_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_a_0_0' (217#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_a_0_0/synth/design_2_decode_data_a_0_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_1' of module 'design_2_decode_data_a_0_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:949]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_b_1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_1_0/synth/design_2_decode_data_b_1_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_1_0/synth/design_2_decode_data_b_1_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_b_1_0' (218#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_1_0/synth/design_2_decode_data_b_1_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_2' of module 'design_2_decode_data_b_1_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:961]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_b_2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_2_0/synth/design_2_decode_data_b_2_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_2_0/synth/design_2_decode_data_b_2_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_b_2_0' (219#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_2_0/synth/design_2_decode_data_b_2_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_3' of module 'design_2_decode_data_b_2_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:973]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_b_3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_3_0/synth/design_2_decode_data_b_3_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_3_0/synth/design_2_decode_data_b_3_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_b_3_0' (220#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_3_0/synth/design_2_decode_data_b_3_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_4' of module 'design_2_decode_data_b_3_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:985]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_b_4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_4_0/synth/design_2_decode_data_b_4_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_4_0/synth/design_2_decode_data_b_4_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_b_4_0' (221#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_4_0/synth/design_2_decode_data_b_4_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_5' of module 'design_2_decode_data_b_4_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:997]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_b_5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_5_0/synth/design_2_decode_data_b_5_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_5_0/synth/design_2_decode_data_b_5_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_b_5_0' (222#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_5_0/synth/design_2_decode_data_b_5_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_6' of module 'design_2_decode_data_b_5_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1009]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_b_6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_6_0/synth/design_2_decode_data_b_6_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_6_0/synth/design_2_decode_data_b_6_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_b_6_0' (223#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_data_b_6_0/synth/design_2_decode_data_b_6_0.vhd:76]
WARNING: [Synth 8-350] instance 'decode_data_b_7' of module 'design_2_decode_data_b_6_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1021]
INFO: [Synth 8-638] synthesizing module 'design_2_mux_lat_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_1/synth/design_2_mux_lat_1.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_1/synth/design_2_mux_lat_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'design_2_mux_lat_1' (224#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_1/synth/design_2_mux_lat_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_start_lat_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_start_lat_1/synth/design_2_decode_start_lat_1.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_start_lat_1/synth/design_2_decode_start_lat_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_start_lat_1' (225#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_start_lat_1/synth/design_2_decode_start_lat_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_start_lat_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_start_lat_0/synth/design_2_decode_start_lat_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_start_lat_0/synth/design_2_decode_start_lat_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_start_lat_0' (226#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_decode_start_lat_0/synth/design_2_decode_start_lat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_2_0/synth/design_2_c_addsub_2_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_2_0/synth/design_2_c_addsub_2_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_2_0' (227#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_2_0/synth/design_2_c_addsub_2_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_3_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_1/synth/design_2_c_addsub_3_1.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_1/synth/design_2_c_addsub_3_1.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_3_1' (228#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_1/synth/design_2_c_addsub_3_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_0/synth/design_2_c_addsub_0_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_0/synth/design_2_c_addsub_0_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_0_0' (229#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_0/synth/design_2_c_addsub_0_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_mux_lat_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_0/synth/design_2_mux_lat_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_0/synth/design_2_mux_lat_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_mux_lat_0' (230#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_0/synth/design_2_mux_lat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_itt_num_lat_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_itt_num_lat_0/synth/design_2_itt_num_lat_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_itt_num_lat_0/synth/design_2_itt_num_lat_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_itt_num_lat_0' (231#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_itt_num_lat_0/synth/design_2_itt_num_lat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_0/synth/design_2_c_addsub_3_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_0/synth/design_2_c_addsub_3_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_3_0' (232#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_3_0/synth/design_2_c_addsub_3_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_6_0/synth/design_2_c_addsub_6_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_6_0/synth/design_2_c_addsub_6_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_6_0' (233#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_6_0/synth/design_2_c_addsub_6_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_mux_lat_2' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_2/synth/design_2_mux_lat_2.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_2/synth/design_2_mux_lat_2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_mux_lat_2' (234#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_mux_lat_2/synth/design_2_mux_lat_2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_4_0/synth/design_2_c_addsub_4_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_4_0/synth/design_2_c_addsub_4_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_4_0' (235#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_4_0/synth/design_2_c_addsub_4_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_5_0/synth/design_2_c_addsub_5_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_5_0/synth/design_2_c_addsub_5_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_5_0' (236#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_5_0/synth/design_2_c_addsub_5_0.vhd:68]
WARNING: [Synth 8-350] instance 'pMaxIterations_lat' of module 'design_2_c_addsub_5_0' requires 4 connections, but only 3 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1095]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_8_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_1/synth/design_2_c_addsub_8_1.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_1/synth/design_2_c_addsub_8_1.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_8_1' (237#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_1/synth/design_2_c_addsub_8_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_0/synth/design_2_raw_ce_mux2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_0/synth/design_2_raw_ce_mux2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized33' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized33' (237#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux2_0' (238#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_0/synth/design_2_raw_ce_mux2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa_1/synth/design_2_raw_ce_mux_aa_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa_1/synth/design_2_raw_ce_mux_aa_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized35' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized35' (238#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa_1' (239#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa_1/synth/design_2_raw_ce_mux_aa_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa1_0/synth/design_2_raw_ce_mux_aa1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa1_0/synth/design_2_raw_ce_mux_aa1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized37' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized37' (239#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa1_0' (240#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa1_0/synth/design_2_raw_ce_mux_aa1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa2_0/synth/design_2_raw_ce_mux_aa2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa2_0/synth/design_2_raw_ce_mux_aa2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized39' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized39' (240#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa2_0' (241#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa2_0/synth/design_2_raw_ce_mux_aa2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa3_0/synth/design_2_raw_ce_mux_aa3_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa3_0/synth/design_2_raw_ce_mux_aa3_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized41' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized41' (241#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa3_0' (242#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa3_0/synth/design_2_raw_ce_mux_aa3_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa4_0/synth/design_2_raw_ce_mux_aa4_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa4_0/synth/design_2_raw_ce_mux_aa4_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized43' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized43' (242#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa4_0' (243#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa4_0/synth/design_2_raw_ce_mux_aa4_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa5_0/synth/design_2_raw_ce_mux_aa5_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa5_0/synth/design_2_raw_ce_mux_aa5_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized45' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized45' (243#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa5_0' (244#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa5_0/synth/design_2_raw_ce_mux_aa5_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa6_0/synth/design_2_raw_ce_mux_aa6_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa6_0/synth/design_2_raw_ce_mux_aa6_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized47' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized47' (244#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa6_0' (245#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa6_0/synth/design_2_raw_ce_mux_aa6_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa7_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa7_0/synth/design_2_raw_ce_mux_aa7_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa7_0/synth/design_2_raw_ce_mux_aa7_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized49' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized49' (245#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa7_0' (246#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa7_0/synth/design_2_raw_ce_mux_aa7_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_aa8_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa8_0/synth/design_2_raw_ce_mux_aa8_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa8_0/synth/design_2_raw_ce_mux_aa8_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized51' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized51' (246#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_aa8_0' (247#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_aa8_0/synth/design_2_raw_ce_mux_aa8_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_2' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_2/synth/design_2_data_ce_mux_2.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_2/synth/design_2_data_ce_mux_2.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized53' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized53' (247#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_2' (248#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_2/synth/design_2_data_ce_mux_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba_1/synth/design_2_raw_ce_mux_ba_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba_1/synth/design_2_raw_ce_mux_ba_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized55' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized55' (248#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba_1' (249#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba_1/synth/design_2_raw_ce_mux_ba_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba1_0/synth/design_2_raw_ce_mux_ba1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba1_0/synth/design_2_raw_ce_mux_ba1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized57' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized57' (249#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba1_0' (250#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba1_0/synth/design_2_raw_ce_mux_ba1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba2_0/synth/design_2_raw_ce_mux_ba2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba2_0/synth/design_2_raw_ce_mux_ba2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized59' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized59' (250#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba2_0' (251#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba2_0/synth/design_2_raw_ce_mux_ba2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba3_0/synth/design_2_raw_ce_mux_ba3_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba3_0/synth/design_2_raw_ce_mux_ba3_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized61' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized61' (251#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba3_0' (252#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba3_0/synth/design_2_raw_ce_mux_ba3_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba4_0/synth/design_2_raw_ce_mux_ba4_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba4_0/synth/design_2_raw_ce_mux_ba4_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized63' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized63' (252#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba4_0' (253#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba4_0/synth/design_2_raw_ce_mux_ba4_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba5_0/synth/design_2_raw_ce_mux_ba5_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba5_0/synth/design_2_raw_ce_mux_ba5_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized65' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized65' (253#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba5_0' (254#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba5_0/synth/design_2_raw_ce_mux_ba5_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba6_0/synth/design_2_raw_ce_mux_ba6_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba6_0/synth/design_2_raw_ce_mux_ba6_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized67' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized67' (254#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba6_0' (255#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba6_0/synth/design_2_raw_ce_mux_ba6_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba7_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba7_0/synth/design_2_raw_ce_mux_ba7_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba7_0/synth/design_2_raw_ce_mux_ba7_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized69' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized69' (255#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba7_0' (256#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba7_0/synth/design_2_raw_ce_mux_ba7_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux_ba8_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba8_0/synth/design_2_raw_ce_mux_ba8_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba8_0/synth/design_2_raw_ce_mux_ba8_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized71' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized71' (256#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux_ba8_0' (257#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux_ba8_0/synth/design_2_raw_ce_mux_ba8_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_3' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/synth/design_2_blk_mem_gen_0_3.vhd:77]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/synth/design_2_blk_mem_gen_0_3.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_3' (258#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/synth/design_2_blk_mem_gen_0_3.vhd:77]
WARNING: [Synth 8-350] instance 'raw_data_a' of module 'design_2_blk_mem_gen_0_3' requires 13 connections, but only 12 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1184]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a_0/synth/design_2_raw_data_a_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a_0/synth/design_2_raw_data_a_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a_0' (259#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a_0/synth/design_2_raw_data_a_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a1' of module 'design_2_raw_data_a_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1197]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a1_0/synth/design_2_raw_data_a1_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a1_0/synth/design_2_raw_data_a1_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a1_0' (260#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a1_0/synth/design_2_raw_data_a1_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a2' of module 'design_2_raw_data_a1_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1209]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a2_0/synth/design_2_raw_data_a2_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a2_0/synth/design_2_raw_data_a2_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a2_0' (261#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a2_0/synth/design_2_raw_data_a2_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a3' of module 'design_2_raw_data_a2_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1221]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a3_0/synth/design_2_raw_data_a3_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a3_0/synth/design_2_raw_data_a3_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a3_0' (262#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a3_0/synth/design_2_raw_data_a3_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a4' of module 'design_2_raw_data_a3_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1233]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a4_0/synth/design_2_raw_data_a4_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a4_0/synth/design_2_raw_data_a4_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a4_0' (263#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a4_0/synth/design_2_raw_data_a4_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a5' of module 'design_2_raw_data_a4_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1245]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a5_0/synth/design_2_raw_data_a5_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a5_0/synth/design_2_raw_data_a5_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a5_0' (264#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a5_0/synth/design_2_raw_data_a5_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a6' of module 'design_2_raw_data_a5_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1257]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a6_0/synth/design_2_raw_data_a6_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a6_0/synth/design_2_raw_data_a6_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a6_0' (265#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a6_0/synth/design_2_raw_data_a6_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a7' of module 'design_2_raw_data_a6_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1269]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a7_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a7_0/synth/design_2_raw_data_a7_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a7_0/synth/design_2_raw_data_a7_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a7_0' (266#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a7_0/synth/design_2_raw_data_a7_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a8' of module 'design_2_raw_data_a7_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1281]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_a8_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a8_0/synth/design_2_raw_data_a8_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a8_0/synth/design_2_raw_data_a8_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_a8_0' (267#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_a8_0/synth/design_2_raw_data_a8_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_a9' of module 'design_2_raw_data_a8_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1293]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/synth/design_2_raw_data_0_0.vhd:77]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/synth/design_2_raw_data_0_0.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_0_0' (268#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/synth/design_2_raw_data_0_0.vhd:77]
WARNING: [Synth 8-350] instance 'raw_data_b' of module 'design_2_raw_data_0_0' requires 13 connections, but only 12 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1305]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b_0/synth/design_2_raw_data_b_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b_0/synth/design_2_raw_data_b_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b_0' (269#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b_0/synth/design_2_raw_data_b_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b1' of module 'design_2_raw_data_b_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1318]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b1_0/synth/design_2_raw_data_b1_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b1_0/synth/design_2_raw_data_b1_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b1_0' (270#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b1_0/synth/design_2_raw_data_b1_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b2' of module 'design_2_raw_data_b1_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1330]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b2_0/synth/design_2_raw_data_b2_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b2_0/synth/design_2_raw_data_b2_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b2_0' (271#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b2_0/synth/design_2_raw_data_b2_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b3' of module 'design_2_raw_data_b2_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1342]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b3_0/synth/design_2_raw_data_b3_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b3_0/synth/design_2_raw_data_b3_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b3_0' (272#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b3_0/synth/design_2_raw_data_b3_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b4' of module 'design_2_raw_data_b3_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1354]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b4_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b4_0/synth/design_2_raw_data_b4_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b4_0/synth/design_2_raw_data_b4_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b4_0' (273#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b4_0/synth/design_2_raw_data_b4_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b5' of module 'design_2_raw_data_b4_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1366]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b5_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b5_0/synth/design_2_raw_data_b5_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b5_0/synth/design_2_raw_data_b5_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b5_0' (274#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b5_0/synth/design_2_raw_data_b5_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b6' of module 'design_2_raw_data_b5_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1378]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b6_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b6_0/synth/design_2_raw_data_b6_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b6_0/synth/design_2_raw_data_b6_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b6_0' (275#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b6_0/synth/design_2_raw_data_b6_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b7' of module 'design_2_raw_data_b6_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1390]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b7_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b7_0/synth/design_2_raw_data_b7_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b7_0/synth/design_2_raw_data_b7_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b7_0' (276#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b7_0/synth/design_2_raw_data_b7_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b8' of module 'design_2_raw_data_b7_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1402]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_b8_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b8_0/synth/design_2_raw_data_b8_0.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b8_0/synth/design_2_raw_data_b8_0.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_b8_0' (277#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_raw_data_b8_0/synth/design_2_raw_data_b8_0.vhd:76]
WARNING: [Synth 8-350] instance 'raw_data_b9' of module 'design_2_raw_data_b8_0' requires 12 connections, but only 11 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1414]
INFO: [Synth 8-638] synthesizing module 'design_2_setupLDPC_0_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_setupLDPC_0_0/synth/design_2_setupLDPC_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'setupLDPC' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/ecf4/hdl/verilog/setupLDPC.v:12]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC' (278#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/ecf4/hdl/verilog/setupLDPC.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_setupLDPC_0_0' (279#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_setupLDPC_0_0/synth/design_2_setupLDPC_0_0.v:57]
WARNING: [Synth 8-350] instance 'setupLDPC_0' of module 'design_2_setupLDPC_0_0' requires 18 connections, but only 15 given [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:1426]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_8_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_0/synth/design_2_c_addsub_8_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_0/synth/design_2_c_addsub_8_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_8_0' (280#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_8_0/synth/design_2_c_addsub_8_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_c_addsub_0_2' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_2/synth/design_2_c_addsub_0_2.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_2/synth/design_2_c_addsub_0_2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_c_addsub_0_2' (281#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_c_addsub_0_2/synth/design_2_c_addsub_0_2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_util_vector_logic_0_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_1/synth/design_2_util_vector_logic_0_1.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_1/synth/design_2_util_vector_logic_0_1.vhd:87]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'design_2_util_vector_logic_0_1' (282#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_1/synth/design_2_util_vector_logic_0_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_0_1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (282#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_0_1' (283#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_1_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (283#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_1_0' (284#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_2_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_2_0/sim/design_2_xlconstant_2_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized2' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized2' (284#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_2_0' (285#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_2_0/sim/design_2_xlconstant_2_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_3_0' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_3_0/sim/design_2_xlconstant_3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized3' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized3' (285#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_3_0' (286#1) [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_3_0/sim/design_2_xlconstant_3_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_2' (287#1) [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (288#1) [C:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-3331] design util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized27 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized27 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized27 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized43 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized43 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized43 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized43 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized43 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized43 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized25 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized25 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized25 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized41 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized41 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized41 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized41 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized41 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized41 has unconnected port C_IN
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized31 has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized31 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized31 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized31 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized31 has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized31 has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized31 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized31 has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized31 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized31 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized31 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_4_synth__parameterized31 has unconnected port S_AXI_AWADDR[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:23:19 ; elapsed = 00:24:12 . Memory (MB): peak = 1160.324 ; gain = 950.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:23:25 ; elapsed = 00:24:19 . Memory (MB): peak = 1160.324 ; gain = 950.797
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'HLSLdpcLogDecScalcGz_ram' instantiated as 'design_2_i/Decoder_A/inst/pLambda10_U/HLSLdpcLogDecScalcGz_ram_U'. 2 instances of this cell are unresolved black boxes. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v:65]
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ldpc_dual/ldpc_dual/ldpc_dual.runs/synth_5/dont_touch.xdc]
Finished Parsing XDC File [C:/ldpc_dual/ldpc_dual/ldpc_dual.runs/synth_5/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1347.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:24:21 ; elapsed = 00:25:17 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:24:21 ; elapsed = 00:25:17 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/CE_not. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/Decoder_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/Decoder_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_CTRL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_CTRL_ap_start. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_Div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_Out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_buff_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/buff_rst_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/buff_start_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_ab_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_ab_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_ab_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_ab_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_ab_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_ab_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_ab_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_bb_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_bb_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_bb_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_bb_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_bb_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_bb_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux_bb_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_a_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_b_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_start_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_start_lat1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/deran_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/err_code_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/etaIndexM_M_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/init_start_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/itt_num_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/itt_num_lat1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/nR_M_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/numbits_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/out_mux_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/pCodeM_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/pMaxIterations_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rate_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_aa9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux_ba9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_a9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_b9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/setupLDPC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/size_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/status_lat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/xlconstant_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:24:21 ; elapsed = 00:25:18 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'lhs_V_68_reg_5195_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1681]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_5209_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1683]
INFO: [Synth 8-4471] merging register 'rhs_V_50_reg_5844_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1701]
INFO: [Synth 8-4471] merging register 'rhs_V_51_reg_5849_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1703]
INFO: [Synth 8-4471] merging register 'rhs_V_52_reg_5855_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1705]
INFO: [Synth 8-4471] merging register 'rhs_V_53_reg_5862_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1707]
INFO: [Synth 8-4471] merging register 'rhs_V_54_reg_5869_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1709]
INFO: [Synth 8-4471] merging register 'rhs_V_55_reg_5875_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1679]
INFO: [Synth 8-4471] merging register 'rhs_V_56_reg_5883_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1675]
INFO: [Synth 8-4471] merging register 'tmp570_reg_5940_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1671]
INFO: [Synth 8-4471] merging register 'tmp579_reg_5945_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1673]
INFO: [Synth 8-4471] merging register 'r_V_158_reg_5951_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2573]
INFO: [Synth 8-4471] merging register 'r_V_160_reg_5956_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2575]
INFO: [Synth 8-4471] merging register 'r_V_162_reg_5961_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:2577]
INFO: [Synth 8-4471] merging register 'r_V_185_reg_5966_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v:1701]
INFO: [Synth 8-4471] merging register 'lhs_V_51_reg_5195_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1677]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_5209_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1679]
INFO: [Synth 8-4471] merging register 'rhs_V_36_reg_5844_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1697]
INFO: [Synth 8-4471] merging register 'rhs_V_37_reg_5849_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1699]
INFO: [Synth 8-4471] merging register 'rhs_V_38_reg_5855_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1701]
INFO: [Synth 8-4471] merging register 'rhs_V_39_reg_5862_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1703]
INFO: [Synth 8-4471] merging register 'rhs_V_40_reg_5869_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1705]
INFO: [Synth 8-4471] merging register 'rhs_V_41_reg_5875_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1675]
INFO: [Synth 8-4471] merging register 'rhs_V_42_reg_5883_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1671]
INFO: [Synth 8-4471] merging register 'tmp459_reg_5940_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1667]
INFO: [Synth 8-4471] merging register 'tmp468_reg_5945_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1669]
INFO: [Synth 8-4471] merging register 'r_V_111_reg_5951_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:2573]
INFO: [Synth 8-4471] merging register 'r_V_113_reg_5956_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:2575]
INFO: [Synth 8-4471] merging register 'r_V_115_reg_5961_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:2577]
INFO: [Synth 8-4471] merging register 'r_V_138_reg_5966_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v:1697]
INFO: [Synth 8-4471] merging register 'lhs_V_33_reg_5195_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1681]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_5209_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1683]
INFO: [Synth 8-4471] merging register 'rhs_V_22_reg_5844_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1701]
INFO: [Synth 8-4471] merging register 'rhs_V_23_reg_5849_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1703]
INFO: [Synth 8-4471] merging register 'rhs_V_24_reg_5855_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1705]
INFO: [Synth 8-4471] merging register 'rhs_V_25_reg_5862_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1707]
INFO: [Synth 8-4471] merging register 'rhs_V_26_reg_5869_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1709]
INFO: [Synth 8-4471] merging register 'rhs_V_27_reg_5875_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1679]
INFO: [Synth 8-4471] merging register 'rhs_V_28_reg_5883_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1675]
INFO: [Synth 8-4471] merging register 'tmp307_reg_5940_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1671]
INFO: [Synth 8-4471] merging register 'tmp316_reg_5945_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1673]
INFO: [Synth 8-4471] merging register 'r_V_62_reg_5951_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:3069]
INFO: [Synth 8-4471] merging register 'r_V_64_reg_5956_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:3071]
INFO: [Synth 8-4471] merging register 'r_V_66_reg_5961_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:3073]
INFO: [Synth 8-4471] merging register 'r_V_89_reg_5966_reg[0:0]' into 'lhs_V_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v:1701]
INFO: [Synth 8-4471] merging register 'lhs_V_16_reg_5195_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1673]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_5209_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1675]
INFO: [Synth 8-4471] merging register 'rhs_V_9_reg_5844_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1695]
INFO: [Synth 8-4471] merging register 'rhs_V_15_reg_5849_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1697]
INFO: [Synth 8-4471] merging register 'rhs_V_10_reg_5855_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1699]
INFO: [Synth 8-4471] merging register 'rhs_V_11_reg_5862_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1701]
INFO: [Synth 8-4471] merging register 'rhs_V_12_reg_5869_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1703]
INFO: [Synth 8-4471] merging register 'rhs_V_13_reg_5875_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1671]
INFO: [Synth 8-4471] merging register 'rhs_V_14_reg_5883_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1667]
INFO: [Synth 8-4471] merging register 'tmp155_reg_5940_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1663]
INFO: [Synth 8-4471] merging register 'tmp164_reg_5945_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1665]
INFO: [Synth 8-4471] merging register 'r_V_15_reg_5951_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:2819]
INFO: [Synth 8-4471] merging register 'r_V_17_reg_5956_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:2821]
INFO: [Synth 8-4471] merging register 'r_V_19_reg_5961_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:2823]
INFO: [Synth 8-4471] merging register 'r_V_42_reg_5966_reg[0:0]' into 'lhs_V_1_reg_5183_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v:1695]
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'num_ntA_read_reg_7932_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA.v:2677]
WARNING: [Synth 8-3936] Found unconnected internal register 'num_ntB_read_reg_7927_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA.v:2678]
INFO: [Synth 8-5546] ROM "tmp_fu_2102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_918_fu_5584_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'num_ntA_read_reg_4465_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12.v:1511]
WARNING: [Synth 8-3936] Found unconnected internal register 'num_ntB_read_reg_4460_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12.v:1512]
INFO: [Synth 8-5546] ROM "tmp_fu_1277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_836_fu_3577_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp16_fu_2245_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp20_fu_2301_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp23_fu_2333_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp29_fu_2413_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp30_fu_2445_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp31_fu_2501_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp32_fu_2533_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp33_fu_2589_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp34_fu_2621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp35_fu_2677_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp36_fu_2709_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp37_fu_2770_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp38_fu_2802_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp39_fu_2858_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp40_fu_2890_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp41_fu_2946_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp42_fu_2978_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp43_fu_3034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp44_fu_3066_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_fu_2213_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'num_ntA_read_reg_4291_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:1517]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_port_reg_num_ntA_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:1569]
WARNING: [Synth 8-3936] Found unconnected internal register 'num_ntB_read_reg_4286_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:1518]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_port_reg_num_ntB_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:1570]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_757_fu_2833_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_344_reg_4516_reg' and it is trimmed from '13' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_12.v:1686]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_fu_1426_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1252_reg' and it is trimmed from '12' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_12.v:2751]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_fu_1180_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1456_reg' and it is trimmed from '12' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_23.v:2910]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'Lam_buf4a_addr_reg_9135_reg[9:0]' into 'Lam_buf4_addr_reg_9130_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19973]
INFO: [Synth 8-4471] merging register 'Lam_bufA4a_addr_reg_9140_reg[9:0]' into 'Lam_buf4_addr_reg_9130_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19974]
INFO: [Synth 8-4471] merging register 'Lam_bufA4b_addr_reg_9145_reg[9:0]' into 'Lam_buf4_addr_reg_9130_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19975]
INFO: [Synth 8-4471] merging register 'Lam_bufA4c_addr_reg_9150_reg[9:0]' into 'Lam_buf4_addr_reg_9130_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19976]
INFO: [Synth 8-4471] merging register 'Lam_bufB4_addr_reg_9155_reg[9:0]' into 'Lam_buf4_addr_reg_9130_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19977]
INFO: [Synth 8-4471] merging register 'Lam_buf6a_addr_3_reg_9186_reg[9:0]' into 'Lam_buf6_addr_4_reg_9181_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19985]
INFO: [Synth 8-4471] merging register 'Lam_bufA6_addr_3_reg_9196_reg[9:0]' into 'Lam_buf6_addr_4_reg_9181_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19986]
INFO: [Synth 8-4471] merging register 'Lam_bufA6b_addr_3_reg_9201_reg[9:0]' into 'Lam_buf6_addr_4_reg_9181_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19987]
INFO: [Synth 8-4471] merging register 'Lam_bufA6c_addr_3_reg_9206_reg[9:0]' into 'Lam_buf6_addr_4_reg_9181_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19988]
INFO: [Synth 8-4471] merging register 'Lam_bufB6_addr_4_reg_9211_reg[9:0]' into 'Lam_buf6_addr_4_reg_9181_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19989]
INFO: [Synth 8-4471] merging register 'pLambda6_addr_reg_9191_reg[9:0]' into 'Lam_buf6_addr_4_reg_9181_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19990]
INFO: [Synth 8-4471] merging register 'Lam_buf6a_addr_reg_9101_reg[9:0]' into 'Lam_buf6_addr_reg_9096_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:19999]
INFO: [Synth 8-4471] merging register 'Lam_bufA6_addr_reg_9106_reg[9:0]' into 'Lam_buf6_addr_reg_9096_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:20000]
INFO: [Synth 8-4471] merging register 'Lam_bufA6b_addr_reg_9111_reg[9:0]' into 'Lam_buf6_addr_reg_9096_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:20001]
INFO: [Synth 8-4471] merging register 'Lam_bufA6c_addr_reg_9116_reg[9:0]' into 'Lam_buf6_addr_reg_9096_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:20002]
INFO: [Synth 8-4471] merging register 'Lam_bufB10_addr_reg_9121_reg[9:0]' into 'Lam_buf6_addr_reg_9096_reg[9:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:20003]
INFO: [Synth 8-4471] merging register 'i_i_cast1_reg_9373_reg[31:12]' into 'inx_cast1_reg_8910_reg[31:12]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:34735]
WARNING: [Synth 8-3936] Found unconnected internal register 'inx_cast1_reg_8910_reg' and it is trimmed from '12' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:20040]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_i_cast1_reg_9373_reg' and it is trimmed from '12' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v:20019]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_fu_8580_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_fu_8200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8230_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp7_fu_8876_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_fu_8580_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_fu_8200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_8230_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp7_fu_8876_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_cast_fu_8439_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_cast_fu_8381_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge6_fu_8335_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_257_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_257_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_V" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_138_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sel_tmp9_fu_669_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp10_fu_675_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp11_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp12_fu_687_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp13_fu_693_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp14_fu_699_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp15_fu_705_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_344_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat0_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat1_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat2_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat3_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat4_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat5_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat6_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat7_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat8_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat9_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_dat10_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_744_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_732_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp6_fu_792_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp7_fu_798_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pMaxIterations_V" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:25:15 ; elapsed = 00:26:14 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_2_i/LDPC_buff_0/inst/StgValue_87_write_raw_data_fu_556' (write_raw_data) to 'design_2_i/LDPC_buff_0/inst/StgValue_117_write_raw_data_fu_589'

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |calc_ma__GB0                  |           1|     19988|
|2     |mcalcF                        |           1|      9994|
|3     |calc_ma__GB2                  |           1|     13009|
|4     |HLSLdpcLogDecScaledMin__GCBM0 |           1|     21035|
|5     |HLSLdpcLogDecScaledMin__GCBM1 |           1|     10138|
|6     |HLSLdpcLogDecScaledMin__GCBM2 |           1|     16512|
|7     |HLSLdpcLogDecScaledMin__GCBM3 |           1|     19550|
|8     |HLSLdpcLogDecScaledMin__GCBM4 |           1|     24232|
|9     |HLSLdpcLogDecScaledMin__GCBM5 |           1|     40685|
|10    |design_2__GC0                 |           1|      4795|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst/tmp_1_fu_138_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inst/tmp_fu_344_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/tmp_2_fu_350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/tmp_6_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/tmp_4_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/tmp_5_fu_362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp14_fu_699_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp15_fu_705_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp12_fu_687_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp13_fu_693_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp10_fu_675_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp11_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/irig_reg' and it is trimmed from '32' to '31' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/LDPC_buff.v:805]
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat0_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat1_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat2_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat3_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat4_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat5_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat6_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat7_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat8_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat9_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/StgValue_87_write_raw_data_fu_556/r_dat10_we0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/tmp_16_fu_744_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/tmp_14_fu_732_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/tmp_15_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp6_fu_792_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/sel_tmp7_fu_798_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/ecf4/hdl/verilog/setupLDPC.v:279]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mcalcF:/\lhs_V_reg_5183_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mcalcF:/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module mcalcF.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_5183_reg[0]) is unused and will be removed from module mcalcF.
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[2]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[4]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[5]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[6]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[7]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[8]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[9]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[10]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[11]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[12]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[13]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[14]' (FDE) to 'design_2_i/i_2_0/LDPC_CTRL_0/inst/state_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/i_2_0/LDPC_CTRL_0/\inst/state_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/i_2_0/LDPC_CTRL_0/\inst/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/ap_CS_fsm_reg[0]) is unused and will be removed from module design_2_LDPC_CTRL_0_0.
INFO: [Synth 8-3332] Sequential element (inst/state_reg[15]) is unused and will be removed from module design_2_LDPC_CTRL_0_0.
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[0]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[1]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[2]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[3]' (FDE) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[4]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[5]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[6]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[7]' (FDE) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[8]' (FDE) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/i_2_0/LDPC_Div_0/\inst/max_reg[11] )
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[13]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[14]' (FDR) to 'design_2_i/i_2_0/LDPC_Div_0/inst/max_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/i_2_0/LDPC_Div_0/\inst/max_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/i_2_0/LDPC_Div_0/\inst/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/max_reg[15]) is unused and will be removed from module design_2_LDPC_Div_0_0.
INFO: [Synth 8-3332] Sequential element (inst/max_reg[11]) is unused and will be removed from module design_2_LDPC_Div_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ap_CS_fsm_reg[0]) is unused and will be removed from module design_2_LDPC_Div_0_0.
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[0]' (FDS) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[1]' (FDS) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[2]' (FDS) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[13]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[14]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[15]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[0]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[1]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[2]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[3]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[4]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[5]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[6]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[7]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[8]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[9]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/i_2_0/LDPC_Out_0/\inst/max_reg[11] )
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[3]' (FDS) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[4]' (FDS) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[5]' (FDS) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/i_2_0/LDPC_Out_0/\inst/trig_reg[6] )
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[11]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[12]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[13]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[14]' (FDR) to 'design_2_i/i_2_0/LDPC_Out_0/inst/trig_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/i_2_0/LDPC_Out_0/\inst/trig_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/i_2_0/LDPC_Out_0/\inst/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/max_reg[11]) is unused and will be removed from module design_2_LDPC_Out_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trig_reg[6]) is unused and will be removed from module design_2_LDPC_Out_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ap_CS_fsm_reg[0]) is unused and will be removed from module design_2_LDPC_Out_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trig_reg[15]) is unused and will be removed from module design_2_LDPC_Out_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/i_2_0/LDPC_buff_0/\inst/ccsds_V_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[0]' (FD) to 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[1]' (FD) to 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[2]' (FD) to 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[3]' (FD) to 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[4]' (FD) to 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[5]' (FD) to 'design_2_i/i_2_0/LDPC_buff_0/inst/trig_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/i_2_0/LDPC_buff_0/\inst/trig_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/i_2_0/LDPC_buff_0/\inst/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/ap_CS_fsm_reg[0]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/trig_reg[6]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[30]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[29]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[28]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[27]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[26]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[25]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[24]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[23]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[22]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[21]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[20]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[19]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[18]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[17]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[16]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/irig_reg[15]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[15]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[14]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[13]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[12]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[11]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[10]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[9]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ccsds_V_reg[8]) is unused and will be removed from module design_2_LDPC_buff_0_0.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mcalcD_fu_602/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mcalcD_fu_602/\lhs_V_reg_5183_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mcalcG_fu_826/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mcalcG_fu_826/\lhs_V_1_reg_5183_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module mcalcG.
WARNING: [Synth 8-3332] Sequential element (lhs_V_1_reg_5183_reg[0]) is unused and will be removed from module mcalcG.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module mcalcD.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_5183_reg[0]) is unused and will be removed from module mcalcD.
INFO: [Synth 8-4471] merging register 'grp_mcalcE_fu_960/ap_CS_fsm_reg[0:0]' into 'grp_mcalcB_fu_938/ap_CS_fsm_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcE.v:216]
INFO: [Synth 8-4471] merging register 'ap_CS_fsm_reg[0:0]' into 'grp_mcalcB_fu_938/ap_CS_fsm_reg[0:0]' [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_ma.v:1242]
WARNING: [Synth 8-3917] design calc_ma__GB2 has port Eta_ans_0[0] driven by constant 1
WARNING: [Synth 8-3917] design calc_ma__GB2 has port Eta_ans_1_32[0] driven by constant 1
WARNING: [Synth 8-3917] design calc_ma__GB2 has port Eta_ans_2_25[0] driven by constant 1
WARNING: [Synth 8-3917] design calc_ma__GB2 has port Eta_ans_3_0[0] driven by constant 1
WARNING: [Synth 8-3917] design calc_ma__GB2 has port Eta_ans_3_1[0] driven by constant 1
WARNING: [Synth 8-3917] design calc_ma__GB2 has port Eta_ans_3_2[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mcalcC_fu_490/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_mcalcB_fu_938/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mcalcC_fu_490/\lhs_V_reg_5183_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module mcalcC.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_5183_reg[0]) is unused and will be removed from module mcalcC.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_552_cast_reg_6171_reg' and it is trimmed from '13' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result.v:2453]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[0]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[1]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[2]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[3]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[4]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[5]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[6]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[7]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[8]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[9]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_write_result_fu_4833/tmp_552_cast_reg_6171_reg[10]' (FDE) to 'grp_write_result_fu_4833/SpEtaPrevC_addr_reg_6220_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'n_cast_cast2_reg_1138_reg' and it is trimmed from '12' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n.v:3352]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nCodeN11_reg_8903_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_calc_n_fu_7175/grp_load_pest_all_fu_468/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (pos_assign_cast_cast_reg_1510_reg[11]) is unused and will be removed from module calc_n_23.
WARNING: [Synth 8-3332] Sequential element (pos_assign_cast_cast_reg_1510_reg[12]) is unused and will be removed from module calc_n_23.
WARNING: [Synth 8-3332] Sequential element (pos_assign_cast_cast_1_reg_1298_reg[11]) is unused and will be removed from module calc_n_12.
WARNING: [Synth 8-3332] Sequential element (pos_assign_cast_cast_1_reg_1298_reg[12]) is unused and will be removed from module calc_n_12.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module load_pest_all.
INFO: [Synth 8-5544] ROM "sel_tmp15_cast_fu_8439_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_cast_fu_8381_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'cols_reg[0]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'cols_reg[1]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'cols_reg[2]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'cols_reg[3]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'cols_reg[4]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'cols_reg[5]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'cols_reg[6]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'cols_reg[7]' (FDE) to 'rows_reg[7]'
INFO: [Synth 8-3886] merging instance 'cols_reg[8]' (FDE) to 'rows_reg[8]'
INFO: [Synth 8-3886] merging instance 'cols_reg[9]' (FDE) to 'rows_reg[9]'
INFO: [Synth 8-3886] merging instance 'cols_reg[10]' (FDE) to 'rows_reg[10]'
INFO: [Synth 8-3886] merging instance 'cols_reg[11]' (FDE) to 'rows_reg[11]'
INFO: [Synth 8-3886] merging instance 'cols_reg[12]' (FDR) to 'rows_reg[15]'
INFO: [Synth 8-3886] merging instance 'cols_reg[13]' (FDR) to 'rows_reg[15]'
INFO: [Synth 8-3886] merging instance 'cols_reg[14]' (FDR) to 'rows_reg[15]'
INFO: [Synth 8-3886] merging instance 'cols_reg[15]' (FDR) to 'rows_reg[15]'
INFO: [Synth 8-3886] merging instance 'rows_reg[0]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'rows_reg[1]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'rows_reg[2]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'rows_reg[3]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'rows_reg[4]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3886] merging instance 'rows_reg[5]' (FDR) to 'rows_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rows_reg[6] )
INFO: [Synth 8-3886] merging instance 'rows_reg[12]' (FDR) to 'rows_reg[15]'
INFO: [Synth 8-3886] merging instance 'rows_reg[13]' (FDR) to 'rows_reg[15]'
INFO: [Synth 8-3886] merging instance 'rows_reg[14]' (FDR) to 'rows_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rows_reg[15] )
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_mcalcAA_23_fu_556/tmp_708_reg_4323_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:1519]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_mcalcAA_23_fu_556/num_nt_read_reg_4186_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v:1563]
INFO: [Synth 8-5546] ROM "grp_mcalcAA_23_fu_556/tmp_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_mcalcAA_12_fu_514/tmp_758_reg_4475_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12.v:1513]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_837_reg_7942_reg' and it is trimmed from '16' to '11' bits. [c:/ldpc_dual/ldpc_dual/ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA.v:2696]
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[10]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[0]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[1]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[2]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[3]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[4]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[5]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[6]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[7]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[8]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntA_reg[9]' (FDE) to 'grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/ap_port_reg_num_ntB_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_setup_calc_fu_4168/grp_mcalcAA_fu_680/varinx3_1024_45_U/mcalcAA_varinx3_1DeQ_rom_U/q0_reg[7]' (FDE) to 'grp_setup_calc_fu_4168/grp_mcalcAA_fu_680/varinx3_1024_45_U/mcalcAA_varinx3_1DeQ_rom_U/q0_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_setup_calc_fu_4168/grp_mcalcAA_fu_680 /varinx18A_1024_a_U/\mcalcAA_varinx18AEe0_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_setup_calc_fu_4168/grp_mcalcAA_fu_680 /varinx18A_1024_b_U/\mcalcAA_varinx18AFfa_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_setup_calc_fu_4168/grp_mcalcAA_fu_680 /varinx18B_1024_d_U/\mcalcAA_varinx18BNgs_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_setup_calc_fu_4168/grp_mcalcAA_fu_680 /varinx18B_1024_a_U/\mcalcAA_varinx18BKfY_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_setup_calc_fu_4168/grp_mcalcAA_fu_680 /varinx18A_1024_f_U/\mcalcAA_varinx18AJfO_rom_U/q0_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_setup_calc_12_fu_5447/\grp_mcalcAA_12_fu_514/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabx_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabe_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_8_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_9_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_10_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_12_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_13_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_14_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_15_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_16_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_taby_17_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_8_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_9_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_10_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_12_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_13_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_14_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_15_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_16_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabf_17_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_8_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_9_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_10_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_12_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_13_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_14_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_15_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_16_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabz_17_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_8_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_9_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_10_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_12_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_13_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_14_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_15_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_16_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Eta_tabg_17_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_setup_calc_fu_4168/grp_mcalcAA_fu_680 /\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_12_fu_514/ap_CS_fsm_reg[0]) is unused and will be removed from module setup_calc_12.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_12_fu_514/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module setup_calc_12.
WARNING: [Synth 8-3332] Sequential element (mcalcAA_varinx18AEe0_rom_U/q0_reg[6]) is unused and will be removed from module mcalcAA_varinx18AEe0.
WARNING: [Synth 8-3332] Sequential element (mcalcAA_varinx18AFfa_rom_U/q0_reg[13]) is unused and will be removed from module mcalcAA_varinx18AFfa.
WARNING: [Synth 8-3332] Sequential element (mcalcAA_varinx18AJfO_rom_U/q0_reg[6]) is unused and will be removed from module mcalcAA_varinx18AJfO.
WARNING: [Synth 8-3332] Sequential element (mcalcAA_varinx18BKfY_rom_U/q0_reg[13]) is unused and will be removed from module mcalcAA_varinx18BKfY.
WARNING: [Synth 8-3332] Sequential element (mcalcAA_varinx18BNgs_rom_U/q0_reg[6]) is unused and will be removed from module mcalcAA_varinx18BNgs.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module mcalcAA.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module mcalcAA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:26:33 ; elapsed = 00:27:39 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |calc_ma__GB0                  |           2|      7022|
|2     |mcalcF                        |           2|      3511|
|3     |calc_ma__GB2                  |           2|      4446|
|4     |HLSLdpcLogDecScaledMin__GCBM0 |           2|     22800|
|5     |HLSLdpcLogDecScaledMin__GCBM1 |           2|      7677|
|6     |HLSLdpcLogDecScaledMin__GCBM2 |           2|     15479|
|7     |HLSLdpcLogDecScaledMin__GCBM3 |           2|     21290|
|8     |HLSLdpcLogDecScaledMin__GCBM4 |           2|     22715|
|9     |HLSLdpcLogDecScaledMin__GCBM5 |           2|     34614|
|10    |design_2__GC0                 |           1|      1705|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:50 ; elapsed = 00:27:57 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HLSLdpcLogDecScaledMin__GCBM0:/grp_write_result_fu_4833/\prLam2C_buf4b_addr_reg_5841_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HLSLdpcLogDecScaledMin__GCBM0:/grp_write_result_fu_4833/\prLamC_buf4b_addr_reg_5391_reg[9] )
WARNING: [Synth 8-3332] Sequential element (prLam2C_buf4b_addr_reg_5841_reg[9]) is unused and will be removed from module write_result.
WARNING: [Synth 8-3332] Sequential element (prLamC_buf4b_addr_reg_5391_reg[9]) is unused and will be removed from module write_result.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_reg_4757_reg[15]) is unused and will be removed from module setup_calc_23.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_reg_4757_reg[14]) is unused and will be removed from module setup_calc_23.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_reg_4757_reg[13]) is unused and will be removed from module setup_calc_23.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_reg_4757_reg[12]) is unused and will be removed from module setup_calc_23.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_1_reg_4762_reg[15]) is unused and will be removed from module setup_calc_23.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_1_reg_4762_reg[14]) is unused and will be removed from module setup_calc_23.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_1_reg_4762_reg[13]) is unused and will be removed from module setup_calc_23.
WARNING: [Synth 8-3332] Sequential element (grp_mcalcAA_23_fu_556/Lam_buf6_load_1_reg_4762_reg[12]) is unused and will be removed from module setup_calc_23.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:27:31 ; elapsed = 00:28:38 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |calc_ma__GB0                  |           2|      6952|
|2     |mcalcF                        |           2|      3476|
|3     |calc_ma__GB2                  |           2|      4400|
|4     |HLSLdpcLogDecScaledMin__GCBM0 |           2|     15107|
|5     |HLSLdpcLogDecScaledMin__GCBM1 |           2|      7126|
|6     |HLSLdpcLogDecScaledMin__GCBM2 |           2|     15479|
|7     |HLSLdpcLogDecScaledMin__GCBM3 |           2|     12623|
|8     |HLSLdpcLogDecScaledMin__GCBM4 |           2|     11278|
|9     |HLSLdpcLogDecScaledMin__GCBM5 |           2|     28860|
|10    |design_2__GC0                 |           1|      1705|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamB_buf_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2C_bufb_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamB_buf1_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamB_buf1b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf1_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf1a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf1b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamB_buf2_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf2_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf2a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf2b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2_buf2_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf2_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2C_buf2_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamB_buf3a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf3_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf3_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf3a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/pLambda5_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf5_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2B_buf5b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2C_buf5_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/pLambda7_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf9_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLam2C_buf9_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/prLamC_buf10a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevC_U/HLSLdpcLogDecScaldeE_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevC_U/HLSLdpcLogDecScaldeE_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevD_U/HLSLdpcLogDecScal3i2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevDa_U/HLSLdpcLogDecScaldeE_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevDa_U/HLSLdpcLogDecScaldeE_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevDb_U/HLSLdpcLogDecScaldiF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevDc_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevDc_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevDd_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevDd_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevE_U/HLSLdpcLogDecScal3i2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevEa_U/HLSLdpcLogDecScaldeE_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevEa_U/HLSLdpcLogDecScaldeE_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevEb_U/HLSLdpcLogDecScaldiF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevEc_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevEc_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevEd_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_2/inst/SpEtaPrevEd_U/HLSLdpcLogDecScaldjF_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf10b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf10a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamC_buf10b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf6_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2B_buf6_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamC_buf6_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamB_buf6_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2B_buf5a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2B_buf5_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamB_buf5a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamB_buf5_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf4b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf4_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2_buf4a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2_buf4_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamC_buf4b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamC_buf4a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamC_buf4_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf3_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamB_buf3b_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamB_buf3_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf1_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamC_buf1_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLamB_buf1a_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_2_6/inst/prLam2C_buf_U/HLSLdpcLogDecScalbvn_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx6A_4096_a_U/mcalcAA_12_varinxhbi_rom_U/q0_reg_0' (RAMB36E1_7) to 'design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx3_4096_12_U/mcalcAA_12_varinxg8j_rom_U/q0_reg_0'
INFO: [Synth 8-223] decloning instance 'design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx3_4096_12_U/mcalcAA_12_varinxg8j_rom_U/q1_reg_0' (RAMB36E1_7) to 'design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx6A_4096_a_U/mcalcAA_12_varinxhbi_rom_U/q1_reg_0'
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx3_4096_23_U/mcalcAA_23_varinxudo_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx3_1024_23_U/mcalcAA_23_varinxlbW_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx3_1024_23_U/mcalcAA_23_varinxlbW_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_4096_c_U/mcalcAA_23_varinxxdS_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_1024_c_U/mcalcAA_23_varinxocq_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_1024_c_U/mcalcAA_23_varinxocq_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_4096_a_U/mcalcAA_23_varinxvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_1024_a_U/mcalcAA_23_varinxmb6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_1024_a_U/mcalcAA_23_varinxmb6_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_4096_b_U/mcalcAA_23_varinxwdI_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_1024_b_U/mcalcAA_23_varinxncg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_1024_b_U/mcalcAA_23_varinxncg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_4096_d_V_U/mcalcAA_23_varinxyd2_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10A_1024_d_V_U/mcalcAA_23_varinxpcA_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_4096_a_U/mcalcAA_23_varinxzec_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_1024_a_U/mcalcAA_23_varinxqcK_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_1024_a_U/mcalcAA_23_varinxqcK_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_4096_b_U/mcalcAA_23_varinxAem_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_1024_b_U/mcalcAA_23_varinxrcU_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_1024_b_U/mcalcAA_23_varinxrcU_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_4096_c_U/mcalcAA_23_varinxBew_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_1024_c_U/mcalcAA_23_varinxsc4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_1024_c_U/mcalcAA_23_varinxsc4_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_4096_d_V_U/mcalcAA_23_varinxCeG_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_23_fu_5942/grp_mcalcAA_23_fu_556/varinx10B_1024_d_V_U/mcalcAA_23_varinxtde_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx3_1024_12_U/mcalcAA_12_varinxbkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx3_1024_12_U/mcalcAA_12_varinxbkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx3_4096_12_U/mcalcAA_12_varinxg8j_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/Decoder_B/insti_7/inst/grp_setup_calc_12_fu_5447/grp_mcalcAA_12_fu_514/varinx3_4096_12_U/mcalcAA_12_varinxg8j_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:27:56 ; elapsed = 00:29:11 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |HLSLdpcLogDecScaledMin__GCBM0 |           2|      6178|
|2     |HLSLdpcLogDecScaledMin__GCBM2 |           2|      2803|
|3     |HLSLdpcLogDecScaledMin__GCBM3 |           2|      2201|
|4     |HLSLdpcLogDecScaledMin__GCBM4 |           2|      2310|
|5     |HLSLdpcLogDecScaledMin__GCBM5 |           2|     10937|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:28:16 ; elapsed = 00:29:31 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:28:17 ; elapsed = 00:29:32 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:28:30 ; elapsed = 00:29:45 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:28:31 ; elapsed = 00:29:47 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:28:34 ; elapsed = 00:29:49 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:28:35 ; elapsed = 00:29:50 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |  5281|
|3     |LUT1        |  2552|
|4     |LUT2        |  9288|
|5     |LUT3        | 13508|
|6     |LUT4        | 10342|
|7     |LUT5        | 13554|
|8     |LUT6        |  9053|
|9     |MUXCY       |   114|
|10    |MUXF7       |   139|
|11    |MUXF8       |     4|
|12    |RAM128X1D   |  1504|
|13    |RAMB18E1    |   166|
|14    |RAMB18E1_1  |   108|
|15    |RAMB18E1_10 |     2|
|16    |RAMB18E1_11 |     2|
|17    |RAMB18E1_12 |     2|
|18    |RAMB18E1_13 |     4|
|19    |RAMB18E1_14 |     4|
|20    |RAMB18E1_15 |     4|
|21    |RAMB18E1_16 |     4|
|22    |RAMB18E1_17 |     4|
|23    |RAMB18E1_18 |     4|
|24    |RAMB18E1_19 |     4|
|25    |RAMB18E1_2  |     2|
|26    |RAMB18E1_20 |     4|
|27    |RAMB18E1_21 |     4|
|28    |RAMB18E1_22 |     4|
|29    |RAMB18E1_23 |     4|
|30    |RAMB18E1_24 |     4|
|31    |RAMB18E1_25 |     4|
|32    |RAMB18E1_26 |     4|
|33    |RAMB18E1_27 |     4|
|34    |RAMB18E1_28 |     4|
|35    |RAMB18E1_29 |     4|
|36    |RAMB18E1_3  |     2|
|37    |RAMB18E1_30 |     4|
|38    |RAMB18E1_31 |    12|
|39    |RAMB18E1_32 |    24|
|40    |RAMB18E1_4  |     2|
|41    |RAMB18E1_5  |     2|
|42    |RAMB18E1_6  |     2|
|43    |RAMB18E1_7  |     2|
|44    |RAMB18E1_8  |     2|
|45    |RAMB18E1_9  |     2|
|46    |RAMB36E1    |    42|
|47    |RAMB36E1_1  |     8|
|48    |RAMB36E1_18 |     2|
|49    |RAMB36E1_19 |     2|
|50    |RAMB36E1_2  |     2|
|51    |RAMB36E1_20 |     2|
|52    |RAMB36E1_21 |     2|
|53    |RAMB36E1_22 |     2|
|54    |RAMB36E1_23 |     2|
|55    |RAMB36E1_24 |     2|
|56    |RAMB36E1_25 |     2|
|57    |RAMB36E1_26 |     2|
|58    |RAMB36E1_3  |     2|
|59    |RAMB36E1_4  |     2|
|60    |RAMB36E1_5  |     2|
|61    |RAMB36E1_6  |     2|
|62    |RAMB36E1_7  |     2|
|63    |RAMB36E1_8  |     2|
|64    |SRL16E      |     1|
|65    |XORCY       |   140|
|66    |FDRE        | 18864|
|67    |FDSE        |   129|
|68    |IBUF        |    52|
|69    |OBUF        |   146|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:28:35 ; elapsed = 00:29:50 . Memory (MB): peak = 1347.941 ; gain = 1138.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 385 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:22 ; elapsed = 00:28:43 . Memory (MB): peak = 1347.941 ; gain = 851.613
Synthesis Optimization Complete : Time (s): cpu = 00:28:35 ; elapsed = 00:29:51 . Memory (MB): peak = 1347.941 ; gain = 1138.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1551 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 47 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1504 instances

INFO: [Common 17-83] Releasing license: Synthesis
1457 Infos, 307 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:29:07 ; elapsed = 00:30:14 . Memory (MB): peak = 1347.941 ; gain = 1049.152
INFO: [Common 17-1381] The checkpoint 'C:/ldpc_dual/ldpc_dual/ldpc_dual.runs/synth_5/design_2_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1347.941 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.735 . Memory (MB): peak = 1347.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 09:34:47 2019...
