// Seed: 3002768605
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri0  module_0
);
  logic id_8 = id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 _id_3,
    output supply0 id_4,
    input wor id_5,
    output supply1 id_6,
    output tri id_7,
    output supply1 id_8,
    input tri id_9,
    output supply0 id_10,
    output uwire id_11,
    input supply0 id_12,
    output wor id_13,
    input wand id_14
);
  assign id_13 = -1;
  assign id_8  = -1;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_6,
      id_9,
      id_5,
      id_9,
      id_5
  );
  logic [1 : id_3] id_16;
  ;
endmodule
