// Seed: 3620399853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  tri0 id_24 = 1;
  static reg id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36;
  initial begin
    if (1) id_35 <= id_25;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6
);
  tri id_8 = id_1 - 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
