report_timing -group REGIN -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group REGIN
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Sun Mar 15 15:54:01 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.10 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.07 *     0.17 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.17 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.08 *     0.18 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.18 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.18 f
  data arrival time                                                            0.18

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.18
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.81


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U152/QN (NOR2X0)              0.05      0.08 *     0.18 f
  uce_0__uce/n66 (net)           1                   0.00       0.18 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.05      0.00 *     0.18 f
  data arrival time                                             0.18

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.81


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U147/QN (NOR2X0)              0.04      0.08 *     0.18 f
  uce_0__uce/n70 (net)           1                   0.00       0.18 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.04      0.00 *     0.18 f
  data arrival time                                             0.18

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.81


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.03      0.09 *     0.19 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.19 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.19 f
  data arrival time                                                            0.19

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.19
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.10 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.10 *     0.20 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.20 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.20 f
  data arrival time                                                            0.20

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.04      0.10 *     0.20 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.20 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.20 f
  data arrival time                                                            0.20

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.20
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.03      0.11 *     0.21 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.21 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U13/ZN (INVX0)                0.03      0.06 *     0.16 f
  uce_0__uce/n138 (net)          1                   0.00       0.16 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.06 *     0.22 f
  uce_0__uce/n68 (net)           1                   0.00       0.22 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.22 f
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.77


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U89/QN (NOR3X0)               0.08      0.12 *     0.22 f
  uce_1__uce/n127 (net)          1                   0.00       0.22 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.08      0.00 *     0.22 f
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.02       0.98
  data required time                                            0.98
  ------------------------------------------------------------------------------------------
  data required time                                            0.98
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.06      0.08 *     0.18 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.18 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.25 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.25 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.06      0.08 *     0.18 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.18 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.25 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.25 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.06      0.08 *     0.18 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.18 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.07 *     0.25 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.25 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.06      0.08 *     0.18 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.18 f
  uce_0__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.26 f
  uce_0__uce/index_counter/n21 (net)            1                   0.00       0.26 f
  uce_0__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.73


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.06      0.10 *     0.20 f
  uce_1__uce/n130 (net)          2                   0.00       0.20 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.07 *     0.26 f
  uce_1__uce/n128 (net)          1                   0.00       0.26 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.26 f
  data arrival time                                             0.26

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.73


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.07      0.11 *     0.21 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.21 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.28 f
  uce_1__uce/index_counter/n22 (net)            1                   0.00       0.28 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.07      0.11 *     0.21 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.21 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.28 f
  uce_1__uce/index_counter/n26 (net)            1                   0.00       0.28 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.07      0.11 *     0.21 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.21 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                 0.03      0.07 *     0.28 f
  uce_1__uce/index_counter/n24 (net)            1                   0.00       0.28 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.06      0.10 *     0.20 f
  uce_1__uce/n130 (net)          2                   0.00       0.20 f
  uce_1__uce/U100/Q (OA221X1)              0.04      0.08 *     0.28 f
  uce_1__uce/n129 (net)          1                   0.00       0.28 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.04      0.00 *     0.28 f
  data arrival time                                             0.28

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                23                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.07      0.11 *     0.21 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.21 f
  uce_1__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.29 f
  uce_1__uce/index_counter/n25 (net)            1                   0.00       0.29 f
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[27] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[27] (net)                       0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[27] (saed90_248x64_1P_bit)     0.11     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[58] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[58] (net)                       0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[58] (saed90_248x64_1P_bit)     0.11     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[89] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[89] (net)                       0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[89] (saed90_248x64_1P_bit)     0.11     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[120] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[120] (net)                      0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[120] (saed90_248x64_1P_bit)     0.11     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[151] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[151] (net)                      0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[151] (saed90_248x64_1P_bit)     0.11     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[182] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[182] (net)                      0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[182] (saed90_248x64_1P_bit)     0.11     0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[213] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[213] (net)                      0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[213] (saed90_248x64_1P_bit)     0.11     0.01 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.12      0.10 *     0.20 r
  mem_resp_li[43] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.20 r
  uce_0__uce/U757/Q (AND2X1)                              0.04      0.07 *     0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.28 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.28 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.28 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.28 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.28 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.28 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.28 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.28 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.11      0.11 *     0.39 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     8                0.00       0.39 r
  core/fe/mem/icache/tag_mem/data_i[244] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.39 r
  core/fe/mem/icache/tag_mem/data_i[244] (net)                      0.00       0.39 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[244] (saed90_248x64_1P_bit)     0.11     0.01 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.66


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[17] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.18 r
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.25 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.35 r
  core/fe/mem/icache/U1557/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1503 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[1] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[1] (net)                        0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[17] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.18 r
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.25 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.35 r
  core/fe/mem/icache/U1557/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1503 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[32] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[32] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[32] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[17] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.18 r
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.25 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.35 r
  core/fe/mem/icache/U1557/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1503 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[63] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[63] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[63] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[17] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.18 r
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.25 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[94] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[94] (net)                       0.00       0.35 r
  core/fe/mem/icache/tag_mem/U81/Z (NBUFFX2)              0.05      0.08 *     0.43 r
  core/fe/mem/icache/tag_mem/n80 (net)          1                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[94] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.25 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1566/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1513 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[2] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[2] (net)                        0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.25 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1566/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1513 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[33] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[33] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.25 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1566/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1513 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[64] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[64] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[64] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.25 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1559/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1505 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[0] (net)                        0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[0] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.25 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1559/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1505 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[31] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[31] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[31] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.25 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1559/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1505 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[62] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[62] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[62] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.25 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[95] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[95] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/U110/Z (NBUFFX2)             0.05      0.08 *     0.43 r
  core/fe/mem/icache/tag_mem/n105 (net)         1                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[95] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.25 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1568/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1515 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[3] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[3] (net)                        0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.25 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[93] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[93] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/U91/Z (NBUFFX2)              0.05      0.08 *     0.43 r
  core/fe/mem/icache/tag_mem/n90 (net)          1                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[93] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.25 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1568/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1515 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[34] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[34] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[34] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.25 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1568/Z (NBUFFX2)                    0.04      0.08 *     0.43 r
  core/fe/mem/icache/n1515 (net)                3                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[65] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[65] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[65] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[75] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[75] (net)                          2                   0.00       0.10 f
  U3372/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[75] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[75] (net)                                   0.00       0.21 f
  uce_0__uce/U171/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[19] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[18] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[19] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[19] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[19] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[19] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1536/Q (MUX21X1)                    0.04      0.07 *     0.38 f
  core/fe/mem/icache/n511 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.25 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[96] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[96] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/U111/Z (NBUFFX2)             0.05      0.08 *     0.44 r
  core/fe/mem/icache/tag_mem/n110 (net)         1                   0.00       0.44 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[96] (saed90_248x64_1P_bit)     0.05     0.00 *     0.44 r
  data arrival time                                                            0.44

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.44
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[23] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_0__uce/U737/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1563/Z (NBUFFX2)                    0.05      0.08 *     0.44 r
  core/fe/mem/icache/n1510 (net)                3                   0.00       0.44 r
  core/fe/mem/icache/tag_mem/data_i[7] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.44 r
  core/fe/mem/icache/tag_mem/data_i[7] (net)                        0.00       0.44 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[7] (saed90_248x64_1P_bit)     0.05     0.00 *     0.44 r
  data arrival time                                                            0.44

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.44
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[95] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[95] (net)                          2                   0.00       0.10 f
  U3396/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[95] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[95] (net)                                   0.00       0.21 f
  uce_0__uce/U194/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[39] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[38] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[39] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[39] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[39] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[39] (net)                       0.00       0.31 f
  core/fe/mem/icache/U960/Q (MUX21X1)                     0.03      0.07 *     0.38 f
  core/fe/mem/icache/n531 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[85] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[85] (net)                          2                   0.00       0.10 f
  U3384/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[85] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[85] (net)                                   0.00       0.21 f
  uce_0__uce/U183/Q (AND2X1)                              0.06      0.09 *     0.31 f
  uce_0__uce/data_mem_pkt_o[29] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[28] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[29] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[29] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[29] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[29] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1526/Q (MUX21X1)                    0.03      0.07 *     0.38 f
  core/fe/mem/icache/n521 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[23] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_0__uce/U737/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1563/Z (NBUFFX2)                    0.05      0.08 *     0.44 r
  core/fe/mem/icache/n1510 (net)                3                   0.00       0.44 r
  core/fe/mem/icache/tag_mem/data_i[38] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.44 r
  core/fe/mem/icache/tag_mem/data_i[38] (net)                       0.00       0.44 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[38] (saed90_248x64_1P_bit)     0.05     0.00 *     0.44 r
  data arrival time                                                            0.44

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.44
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[23] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_0__uce/U737/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/U1563/Z (NBUFFX2)                    0.05      0.08 *     0.44 r
  core/fe/mem/icache/n1510 (net)                3                   0.00       0.44 r
  core/fe/mem/icache/tag_mem/data_i[69] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.44 r
  core/fe/mem/icache/tag_mem/data_i[69] (net)                       0.00       0.44 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[69] (saed90_248x64_1P_bit)     0.05     0.00 *     0.44 r
  data arrival time                                                            0.44

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.44
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[83] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[83] (net)                          2                   0.00       0.10 f
  U3382/Q (AO222X1)                                       0.12      0.12 *     0.22 f
  mem_resp_li[83] (net)                         1                   0.00       0.22 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                           0.00       0.22 f
  uce_0__uce/mem_resp_i[83] (net)                                   0.00       0.22 f
  uce_0__uce/U181/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[26] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[27] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[27] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[27] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                    0.03      0.07 *     0.38 f
  core/fe/mem/icache/n519 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[23] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_0__uce/U737/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[100] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[100] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U101/Z (NBUFFX2)             0.05      0.08 *     0.44 r
  core/fe/mem/icache/tag_mem/n100 (net)         1                   0.00       0.44 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[100] (saed90_248x64_1P_bit)     0.05     0.00 *     0.44 r
  data arrival time                                                            0.44

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.44
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[78] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[78] (net)                          2                   0.00       0.10 f
  U3375/Q (AO222X1)                                       0.12      0.12 *     0.22 f
  mem_resp_li[78] (net)                         1                   0.00       0.22 f
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                           0.00       0.22 f
  uce_0__uce/mem_resp_i[78] (net)                                   0.00       0.22 f
  uce_0__uce/U176/Q (AND2X1)                              0.06      0.09 *     0.31 f
  uce_0__uce/data_mem_pkt_o[22] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[21] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[22] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[22] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[22] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[22] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1533/Q (MUX21X1)                    0.04      0.07 *     0.38 f
  core/fe/mem/icache/n514 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[76] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[76] (net)                          2                   0.00       0.10 f
  U3373/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[76] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[76] (net)                                   0.00       0.21 f
  uce_0__uce/U172/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[20] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[19] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[20] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[20] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[20] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[20] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1535/Q (MUX21X1)                    0.03      0.07 *     0.38 f
  core/fe/mem/icache/n512 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[96] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[96] (net)                          2                   0.00       0.10 f
  U3397/Q (AO222X1)                                       0.12      0.12 *     0.22 f
  mem_resp_li[96] (net)                         1                   0.00       0.22 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                           0.00       0.22 f
  uce_0__uce/mem_resp_i[96] (net)                                   0.00       0.22 f
  uce_0__uce/U195/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[39] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[40] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[40] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[40] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)                       0.00       0.31 f
  core/fe/mem/icache/U961/Q (MUX21X1)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n532 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[94] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[94] (net)                          2                   0.00       0.10 f
  U3395/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[94] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[94] (net)                                   0.00       0.21 f
  uce_0__uce/U193/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[38] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[37] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[38] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[38] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[38] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[38] (net)                       0.00       0.31 f
  core/fe/mem/icache/U959/Q (MUX21X1)                     0.03      0.07 *     0.38 f
  core/fe/mem/icache/n530 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[90] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[90] (net)                          2                   0.00       0.10 f
  U3391/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[90] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[90] (net)                                   0.00       0.21 f
  uce_0__uce/U189/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[34] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[33] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[34] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[34] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[34] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[34] (net)                       0.00       0.31 f
  core/fe/mem/icache/U954/Q (MUX21X1)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n526 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[87] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[87] (net)                          2                   0.00       0.10 f
  U3388/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[87] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[87] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[87] (net)                                   0.00       0.21 f
  uce_0__uce/U185/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[31] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[31] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[30] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[31] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[31] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[31] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[31] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[31] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[31] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[31] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[31] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1524/Q (MUX21X1)                    0.03      0.07 *     0.38 f
  core/fe/mem/icache/n523 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_29_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_29_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[73] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[73] (net)                          2                   0.00       0.10 f
  U3369/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[73] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[73] (net)                                   0.00       0.21 f
  uce_0__uce/U169/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[16] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[17] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[17] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[17] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                    0.04      0.07 *     0.38 f
  core/fe/mem/icache/n509 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[91] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[91] (net)                          2                   0.00       0.10 f
  U3392/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[91] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[91] (net)                                   0.00       0.21 f
  uce_0__uce/U190/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[35] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[34] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[35] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[35] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[35] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[35] (net)                       0.00       0.31 f
  core/fe/mem/icache/U955/Q (MUX21X1)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n527 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[84] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[84] (net)                          2                   0.00       0.10 f
  U3383/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[84] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[84] (net)                                   0.00       0.21 f
  uce_0__uce/U182/Q (AND2X1)                              0.06      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[27] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[28] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[28] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[28] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                    0.03      0.07 *     0.38 f
  core/fe/mem/icache/n520 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[70] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[70] (net)                          2                   0.00       0.10 f
  U3366/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[70] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[70] (net)                                   0.00       0.21 f
  uce_0__uce/U166/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[13] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[14] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[14] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[14] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                    0.03      0.07 *     0.38 f
  core/fe/mem/icache/n506 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)     0.03     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[116] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[116] (net)                         2                   0.00       0.10 f
  U3420/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[116] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[116] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[116] (net)                                  0.00       0.21 f
  uce_0__uce/U217/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[60] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[60] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[59] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[60] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[60] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[60] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[60] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[60] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[60] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[60] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[60] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1500/Q (MUX21X1)                    0.04      0.07 *     0.38 f
  core/fe/mem/icache/n552 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_58_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_58_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[88] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[88] (net)                          2                   0.00       0.10 f
  U3389/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[88] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[88] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[88] (net)                                   0.00       0.21 f
  uce_0__uce/U186/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[32] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[32] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[31] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[32] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[32] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[32] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[32] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[32] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[32] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[32] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[32] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1523/Q (MUX21X1)                    0.04      0.07 *     0.38 f
  core/fe/mem/icache/n524 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_30_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_30_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[113] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[113] (net)                         2                   0.00       0.10 f
  U3417/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[113] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[113] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[113] (net)                                  0.00       0.21 f
  uce_0__uce/U213/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[57] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[57] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[56] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[57] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[57] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[57] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[57] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[57] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[57] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[57] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[57] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1503/Q (MUX21X1)                    0.04      0.07 *     0.38 f
  core/fe/mem/icache/n549 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_55_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_55_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[118] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[118] (net)                         2                   0.00       0.10 f
  U3422/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[118] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[118] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[118] (net)                                  0.00       0.21 f
  uce_0__uce/U219/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[62] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[62] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[61] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[62] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[62] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[62] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[62] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[62] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[62] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[62] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[62] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1498/Q (MUX21X1)                    0.04      0.07 *     0.38 f
  core/fe/mem/icache/n554 (net)                 1                   0.00       0.38 f
  core/fe/mem/icache/uncached_load_data_r_reg_60_/D (DFFX1)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_60_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[105] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[105] (net)                         2                   0.00       0.10 f
  U3408/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[105] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[105] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[105] (net)                                  0.00       0.21 f
  uce_0__uce/U205/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[49] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[49] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[48] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[49] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[49] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[49] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[49] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[49] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[49] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[49] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[49] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1512/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n541 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_47_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_47_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[82] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[82] (net)                          2                   0.00       0.10 f
  U3381/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[82] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[82] (net)                                   0.00       0.21 f
  uce_0__uce/U180/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[25] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[26] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[26] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[26] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n518 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[86] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[86] (net)                          2                   0.00       0.10 f
  U3387/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[86] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[86] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[86] (net)                                   0.00       0.21 f
  uce_0__uce/U184/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[30] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[30] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[29] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[30] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[30] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[30] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[30] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[30] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[30] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[30] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[30] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1525/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n522 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_28_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_28_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.61


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[79] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[79] (net)                          2                   0.00       0.10 f
  U3376/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[79] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[79] (net)                                   0.00       0.21 f
  uce_0__uce/U177/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[23] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[22] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[23] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[23] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[23] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[23] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1532/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n515 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[114] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[114] (net)                         2                   0.00       0.10 f
  U3418/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[114] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[114] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[114] (net)                                  0.00       0.21 f
  uce_0__uce/U215/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[58] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[58] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[57] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[58] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[58] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[58] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[58] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[58] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[58] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[58] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[58] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1502/Q (MUX21X1)                    0.04      0.07 *     0.39 f
  core/fe/mem/icache/n550 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_56_/D (DFFX1)     0.04     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_56_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[115] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[115] (net)                         2                   0.00       0.10 f
  U3419/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[115] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[115] (net)                                  0.00       0.21 f
  uce_0__uce/U216/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[59] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[58] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[59] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[59] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[59] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[59] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1501/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n551 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[103] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[103] (net)                         2                   0.00       0.10 f
  U3406/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[103] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[103] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[103] (net)                                  0.00       0.21 f
  uce_0__uce/U203/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[47] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[47] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[46] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[47] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[47] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[47] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[47] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[47] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[47] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[47] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[47] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1514/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n539 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_45_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_45_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[110] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[110] (net)                         2                   0.00       0.10 f
  U3414/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[110] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[110] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[110] (net)                                  0.00       0.21 f
  uce_0__uce/U210/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[54] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[54] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[53] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[54] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[54] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[54] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[54] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[54] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[54] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[54] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[54] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1507/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n546 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_52_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_52_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[104] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[104] (net)                         2                   0.00       0.10 f
  U3407/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[104] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[104] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[104] (net)                                  0.00       0.21 f
  uce_0__uce/U204/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[48] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[48] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[47] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[48] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[48] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[48] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[48] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[48] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[48] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[48] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[48] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1513/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n540 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_46_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_46_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[119] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[119] (net)                         2                   0.00       0.10 f
  U3423/Q (AO222X1)                                       0.11      0.11 *     0.21 f
  mem_resp_li[119] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[119] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[119] (net)                                  0.00       0.21 f
  uce_0__uce/U220/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[63] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[63] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[62] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[63] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[63] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[63] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[63] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[63] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[63] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[63] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[63] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1497/Q (MUX21X1)                    0.04      0.07 *     0.39 f
  core/fe/mem/icache/n555 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_61_/D (DFFX1)     0.04     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_61_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[97] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[97] (net)                          2                   0.00       0.10 f
  U3398/Q (AO222X1)                                       0.12      0.12 *     0.22 f
  mem_resp_li[97] (net)                         1                   0.00       0.22 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                           0.00       0.22 f
  uce_0__uce/mem_resp_i[97] (net)                                   0.00       0.22 f
  uce_0__uce/U196/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[40] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[41] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[41] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[41] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n533 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[111] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[111] (net)                         2                   0.00       0.10 f
  U3415/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[111] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[111] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[111] (net)                                  0.00       0.21 f
  uce_0__uce/U211/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[55] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[55] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[54] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[55] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[55] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[55] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[55] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[55] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[55] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[55] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[55] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1506/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n547 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_53_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_53_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[99] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[99] (net)                          2                   0.00       0.10 f
  U3402/Q (AO222X1)                                       0.12      0.12 *     0.22 f
  mem_resp_li[99] (net)                         1                   0.00       0.22 f
  uce_0__uce/mem_resp_i[99] (bp_uce_02_2)                           0.00       0.22 f
  uce_0__uce/mem_resp_i[99] (net)                                   0.00       0.22 f
  uce_0__uce/U198/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[43] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[43] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[42] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[43] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[43] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[43] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[43] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[43] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[43] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[43] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[43] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1519/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n535 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_41_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_41_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[80] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[80] (net)                          2                   0.00       0.10 f
  U3377/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[80] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[80] (net)                                   0.00       0.21 f
  uce_0__uce/U178/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[23] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[24] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[24] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[24] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n516 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[17] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.18 r
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.25 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U77/Z (NBUFFX8)              0.04      0.09 *     0.45 r
  core/fe/mem/icache/tag_mem/n79 (net)          1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[71] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[71] (net)                          2                   0.00       0.10 f
  U3367/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[71] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[71] (net)                                   0.00       0.21 f
  uce_0__uce/U167/Q (AND2X1)                              0.07      0.10 *     0.31 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3                   0.00       0.31 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                       0.00       0.31 f
  data_mem_pkt_li[14] (net)                                         0.00       0.31 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                    0.00       0.31 f
  core/data_mem_pkt_i[15] (net)                                     0.00       0.31 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                       0.00       0.31 f
  core/fe/data_mem_pkt_i[15] (net)                                  0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                   0.00       0.31 f
  core/fe/mem/data_mem_pkt_i[15] (net)                              0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)         0.00       0.31 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)                       0.00       0.31 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                    0.04      0.07 *     0.39 f
  core/fe/mem/icache/n507 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)     0.04     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[98] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[98] (net)                          2                   0.00       0.10 f
  U3401/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[98] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[98] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[98] (net)                                   0.00       0.21 f
  uce_0__uce/U197/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[42] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[42] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[41] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[42] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[42] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[42] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[42] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[42] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[42] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[42] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[42] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1520/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n534 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_40_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_40_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[101] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[101] (net)                         2                   0.00       0.10 f
  U3404/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[101] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[101] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[101] (net)                                  0.00       0.21 f
  uce_0__uce/U200/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[45] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[45] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[44] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[45] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[45] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[45] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[45] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[45] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[45] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[45] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[45] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1516/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n537 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_43_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_43_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.25 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U102/Z (NBUFFX8)             0.04      0.09 *     0.45 r
  core/fe/mem/icache/tag_mem/n104 (net)         1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[17] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.18 r
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.25 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[156] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U78/Z (NBUFFX8)              0.04      0.09 *     0.45 r
  core/fe/mem/icache/tag_mem/n78 (net)          1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[67] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[67] (net)                          2                   0.00       0.10 f
  U3363/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[67] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[67] (net)                                   0.00       0.21 f
  uce_0__uce/U163/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[10] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[11] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[11] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[11] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                    0.04      0.07 *     0.39 f
  core/fe/mem/icache/n503 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)     0.04     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)        0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[108] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[108] (net)                         2                   0.00       0.10 f
  U3411/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[108] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[108] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[108] (net)                                  0.00       0.21 f
  uce_0__uce/U208/Q (AND2X1)                              0.08      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[52] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[52] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[51] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[52] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[52] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[52] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[52] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[52] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[52] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[52] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[52] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1509/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n544 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_50_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_50_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[109] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[109] (net)                         2                   0.00       0.10 f
  U3412/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[109] (net)                        1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[109] (bp_uce_02_2)                          0.00       0.21 f
  uce_0__uce/mem_resp_i[109] (net)                                  0.00       0.21 f
  uce_0__uce/U209/Q (AND2X1)                              0.08      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[53] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[53] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[52] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[53] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[53] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[53] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[53] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[53] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[53] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[53] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[53] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1508/Q (MUX21X1)                    0.03      0.07 *     0.39 f
  core/fe/mem/icache/n545 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_51_/D (DFFX1)     0.03     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_51_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.25 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U87/Z (NBUFFX8)              0.04      0.09 *     0.45 r
  core/fe/mem/icache/tag_mem/n89 (net)          1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[66] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[66] (net)                          2                   0.00       0.10 f
  U3362/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[66] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[66] (net)                                   0.00       0.21 f
  uce_0__uce/U162/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[9] (net)                                          0.00       0.32 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[10] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[10] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[10] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                    0.04      0.07 *     0.39 f
  core/fe/mem/icache/n502 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)     0.04     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)        0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[69] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[69] (net)                          2                   0.00       0.10 f
  U3365/Q (AO222X1)                                       0.12      0.11 *     0.21 f
  mem_resp_li[69] (net)                         1                   0.00       0.21 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                           0.00       0.21 f
  uce_0__uce/mem_resp_i[69] (net)                                   0.00       0.21 f
  uce_0__uce/U165/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[12] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[13] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[13] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[13] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                    0.04      0.07 *     0.39 f
  core/fe/mem/icache/n505 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)     0.04     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.25 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[127] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U103/Z (NBUFFX8)             0.04      0.09 *     0.45 r
  core/fe/mem/icache/tag_mem/n109 (net)         1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.25 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[155] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U88/Z (NBUFFX8)              0.04      0.09 *     0.45 r
  core/fe/mem/icache/tag_mem/n88 (net)          1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                23                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 f
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 f
  clint/cmd_buffer/U3/ZN (INVX0)                          0.30      0.23 *     0.33 r
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.33 r
  clint/cmd_buffer/U11/QN (NAND2X0)                       0.04      0.06 *     0.39 f
  clint/cmd_buffer/n5 (net)                     1                   0.00       0.39 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                  0.04      0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[100] (in)                                    0.00      0.00       0.10 f
  mem_resp_i[100] (net)                         2                   0.00       0.10 f
  U3403/Q (AO222X1)                                       0.12      0.12 *     0.22 f
  mem_resp_li[100] (net)                        1                   0.00       0.22 f
  uce_0__uce/mem_resp_i[100] (bp_uce_02_2)                          0.00       0.22 f
  uce_0__uce/mem_resp_i[100] (net)                                  0.00       0.22 f
  uce_0__uce/U199/Q (AND2X1)                              0.07      0.10 *     0.32 f
  uce_0__uce/data_mem_pkt_o[44] (net)           3                   0.00       0.32 f
  uce_0__uce/data_mem_pkt_o[44] (bp_uce_02_2)                       0.00       0.32 f
  data_mem_pkt_li[43] (net)                                         0.00       0.32 f
  core/data_mem_pkt_i[44] (bp_core_minimal_02_0)                    0.00       0.32 f
  core/data_mem_pkt_i[44] (net)                                     0.00       0.32 f
  core/fe/data_mem_pkt_i[44] (bp_fe_top_02_0)                       0.00       0.32 f
  core/fe/data_mem_pkt_i[44] (net)                                  0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[44] (bp_fe_mem_02_0)                   0.00       0.32 f
  core/fe/mem/data_mem_pkt_i[44] (net)                              0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[44] (bp_fe_icache_02_0)         0.00       0.32 f
  core/fe/mem/icache/data_mem_pkt_i[44] (net)                       0.00       0.32 f
  core/fe/mem/icache/U1517/Q (MUX21X1)                    0.04      0.07 *     0.39 f
  core/fe/mem/icache/n536 (net)                 1                   0.00       0.39 f
  core/fe/mem/icache/uncached_load_data_r_reg_42_/D (DFFX1)     0.04     0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/uncached_load_data_r_reg_42_/CLK (DFFX1)       0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                23                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 f
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 f
  clint/resp_buffer/U6/ZN (INVX0)                         0.30      0.23 *     0.33 r
  clint/resp_buffer/n18 (net)                   4                   0.00       0.33 r
  clint/resp_buffer/U9/QN (NAND2X0)                       0.04      0.06 *     0.39 f
  clint/resp_buffer/n16 (net)                   1                   0.00       0.39 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)                 0.04      0.00 *     0.39 f
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                         0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[17] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.18 r
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.25 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[187] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U79/Z (NBUFFX8)              0.04      0.10 *     0.45 r
  core/fe/mem/icache/tag_mem/n77 (net)          1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.25 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.25 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.25 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.25 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[157] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U104/Z (NBUFFX8)             0.04      0.10 *     0.45 r
  core/fe/mem/icache/tag_mem/n103 (net)         1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[23] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_0__uce/U737/Q (AND2X1)                              0.04      0.06 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.25 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.10      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     6                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U97/Z (NBUFFX8)              0.04      0.09 *     0.45 r
  core/fe/mem/icache/tag_mem/n99 (net)          1                   0.00       0.45 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[131] (saed90_248x64_1P_bit)     0.04     0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60




