xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Apr 28, 2024 at 14:49:07 CDT
irun
	-f sim_cmd_line.f
		+access+rwc
		-timescale 1ns/1ns
		-R
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-uvmhome /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
	+UVM_TESTNAME=read_two_procs_force_write

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(193) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test read_two_procs_force_write...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
------------------------------------------------------------------------
Name                        Type                        Size  Value     
------------------------------------------------------------------------
uvm_test_top                read_two_procs_force_write  -     @2840     
  tb                        env                         -     @2949     
    cpu[0]                  cpu_agent_c                 -     @2981     
      driver                cpu_driver_c                -     @4801     
        rsp_port            uvm_analysis_port           -     @4952     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @4903     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @4124     
        mon_out             uvm_analysis_port           -     @4179     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @4215     
        rsp_export          uvm_analysis_export         -     @4272     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @4822     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    cpu[1]                  cpu_agent_c                 -     @2980     
      driver                cpu_driver_c                -     @5668     
        rsp_port            uvm_analysis_port           -     @5813     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @5765     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @5009     
        mon_out             uvm_analysis_port           -     @5057     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @5092     
        rsp_export          uvm_analysis_export         -     @5148     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @5688     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    cpu[2]                  cpu_agent_c                 -     @3010     
      driver                cpu_driver_c                -     @6521     
        rsp_port            uvm_analysis_port           -     @6666     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @6618     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @5862     
        mon_out             uvm_analysis_port           -     @5910     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @5945     
        rsp_export          uvm_analysis_export         -     @6001     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @6541     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    cpu[3]                  cpu_agent_c                 -     @3040     
      driver                cpu_driver_c                -     @7374     
        rsp_port            uvm_analysis_port           -     @7519     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @7471     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @6715     
        mon_out             uvm_analysis_port           -     @6763     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @6798     
        rsp_export          uvm_analysis_export         -     @6854     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @7394     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    sb                      cache_scoreboard_c          -     @3827     
      sb_cpu0m              uvm_analysis_imp_cpu0m      -     @3893     
        recording_detail    integral                    32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m      -     @3944     
        recording_detail    integral                    32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m      -     @3993     
        recording_detail    integral                    32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m      -     @4042     
        recording_detail    integral                    32    'd1       
      sb_sbus               uvm_analysis_imp_sbus       -     @4091     
        recording_detail    integral                    32    'd1       
      recording_detail      integral                    32    'd1       
    sbus_monitor            system_bus_monitor_c        -     @3688     
      sbus_out              uvm_analysis_port           -     @3790     
        recording_detail    integral                    32    'd1       
      recording_detail      integral                    32    'd1       
    vsequencer              virtual_sequencer_c         -     @3070     
      rsp_export            uvm_analysis_export         -     @3159     
        recording_detail    integral                    32    'd1       
      seq_item_export       uvm_seq_item_pull_imp       -     @3709     
        recording_detail    integral                    32    'd1       
      recording_detail      integral                    32    'd1       
      arbitration_queue     array                       0     -         
      lock_queue            array                       0     -         
      num_last_reqs         integral                    32    'd1       
      num_last_rsps         integral                    32    'd1       
    recording_detail        integral                    32    'd1       
------------------------------------------------------------------------

UVM_INFO ../test/read_two_procs_force_write.sv(26) @ 0: uvm_test_top [read_two_procs_force_write] Executing read_two_procs_force_write test
SDI/Verilog Transaction Recording Facility Version 22.03-s012
UVM_INFO ../uvm/system_bus_monitor_c.sv(240) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@read_two_procs_force_write_seq [read_two_procs_force_write_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@read_two_procs_force_write_seq [read_two_procs_force_write_seq] Main Processor=1	SP1=0	SP2=3
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    0                                                        
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7908     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7915     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7822                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    335                                                      
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7878      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'ha5f63101                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    465                                                      
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'ha5f63101
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7923     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7762                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    555                                                      
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7850     
  dat           integral          32    'ha5f63101
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 665: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a5f63101 received = a5f63101
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 665: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 685: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 685: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7773                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    685                                                      
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7797     
  dat           integral          32    'ha5f63101
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a5f63101 received = a5f63101
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'ha5f63101 
  wr_data_snoop              integral        32    'ha5f63101 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 965: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'h57df8b9e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    965                                                      
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 1075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7774     
  dat           integral          32    'h57df8b9e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1095: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7857     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7806                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1115                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h57df8b9e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 57df8b9e received = 57df8b9e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1195: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7783                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1195                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 1375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'h57df8b9e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1405: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 57df8b9e received = 57df8b9e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7986      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h57df8b9e 
  wr_data_snoop              integral        32    'h57df8b9e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1425: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1425: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7784                                                    
  data                         integral           32    'h3c17050f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1425                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 1635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7912     
  dat           integral          32    'h3c17050f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1655: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1655: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7942     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7946                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1675                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'h3c17050f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1835: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3c17050f received = 3c17050f
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1835: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1855: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7805                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1855                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 2055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 2065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7791     
  dat           integral          32    'h3c17050f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2085: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3c17050f received = 3c17050f
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7761      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h3c17050f 
  wr_data_snoop              integral        32    'h3c17050f 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2105: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7873                                                    
  data                         integral           32    'hb92c9f27                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    2105                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 2315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 2335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 2345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7829     
  dat           integral          32    'hb92c9f27
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7916     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    2375                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7949     
  dat           integral          32    'hb92c9f27
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b92c9f27 received = b92c9f27
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2445: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    2465                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 2555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 2615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 2625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7966     
  dat           integral          32    'hb92c9f27
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2645: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b92c9f27 received = b92c9f27
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7790      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hb92c9f27 
  wr_data_snoop              integral        32    'hb92c9f27 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'h5728d9a                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    2665                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 2705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 2725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 2735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'h5728d9a 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7868     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7936                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    2765                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7787     
  dat           integral          32    'h5728d9a 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05728d9a received = 05728d9a
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    2955                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'h5728d9a 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05728d9a received = 05728d9a
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h5728d9a  
  wr_data_snoop              integral        32    'h5728d9a  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3175: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'hcc904b26                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    3175                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 3335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 3355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7800     
  dat           integral          32    'hcc904b26
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7798     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    3375                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'hcc904b26
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = cc904b26 received = cc904b26
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3545: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7841                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    3545                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'hcc904b26
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3855: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = cc904b26 received = cc904b26
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7801      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hcc904b26 
  wr_data_snoop              integral        32    'hcc904b26 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3875: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7919                                                    
  data                         integral           32    'h4ac7392b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    3875                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 4035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 4045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 4055: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7879     
  dat           integral          32    'h4ac7392b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4055: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4055: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4055: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7803     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4075: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4075: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7857                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4075                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 4235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'h4ac7392b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4235: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 4ac7392b received = 4ac7392b
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4235: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4255: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7853                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4255                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 4505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 4515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7851     
  dat           integral          32    'h4ac7392b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 4ac7392b received = 4ac7392b
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h4ac7392b 
  wr_data_snoop              integral        32    'h4ac7392b 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4555: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'hd12fd3f3                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4555                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 4675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 4685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 4695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7991     
  dat           integral          32    'hd12fd3f3
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7964     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7912                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4715                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'hd12fd3f3
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d12fd3f3 received = d12fd3f3
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7906                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4845                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7832     
  dat           integral          32    'hd12fd3f3
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5035: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d12fd3f3 received = d12fd3f3
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5035: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hd12fd3f3 
  wr_data_snoop              integral        32    'hd12fd3f3 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'h66cb5ad2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    5055                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 5205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 5225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7772     
  dat           integral          32    'h66cb5ad2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7987     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7829                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    5265                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5385: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'h66cb5ad2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5385: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5385: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 66cb5ad2 received = 66cb5ad2
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5385: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5405: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    5405                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 5505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7762     
  dat           integral          32    'h66cb5ad2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5595: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 66cb5ad2 received = 66cb5ad2
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h66cb5ad2 
  wr_data_snoop              integral        32    'h66cb5ad2 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                    
  data                         integral           32    'h63deeef2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    5615                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 5725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 5745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7913     
  dat           integral          32    'h63deeef2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5765: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7778     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7860                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    5785                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'h63deeef2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5955: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 63deeef2 received = 63deeef2
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5955: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5975: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7763                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    5975                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 6115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 6145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7806     
  dat           integral          32    'h63deeef2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 63deeef2 received = 63deeef2
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6145: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6145: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7767      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h63deeef2 
  wr_data_snoop              integral        32    'h63deeef2 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6165: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'hbd589863                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    6165                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 6265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 6285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7776     
  dat           integral          32    'hbd589863
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7782     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7800                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    6305                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 6445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7834     
  dat           integral          32    'hbd589863
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = bd589863 received = bd589863
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 6445: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7855                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    6465                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 6735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 6765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7946     
  dat           integral          32    'hbd589863
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = bd589863 received = bd589863
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6765: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7917      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hbd589863 
  wr_data_snoop              integral        32    'hbd589863 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'hb30f7813                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    6785                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 6985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 7005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7908     
  dat           integral          32    'hb30f7813
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7865     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7025                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 7185: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'hb30f7813
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7185: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7185: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b30f7813 received = b30f7813
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7185: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7205: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7794                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7205                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 7305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 7365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 7375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 7395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7947     
  dat           integral          32    'hb30f7813
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7395: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b30f7813 received = b30f7813
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hb30f7813 
  wr_data_snoop              integral        32    'hb30f7813 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7415: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7766                                                    
  data                         integral           32    'h376475e2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7415                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 7605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 7625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 7635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 7645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7850     
  dat           integral          32    'h376475e2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7825     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7991                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7665                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 7795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7994     
  dat           integral          32    'h376475e2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7795: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 376475e2 received = 376475e2
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7795: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7770                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7815                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 7985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 8075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7936     
  dat           integral          32    'h376475e2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 376475e2 received = 376475e2
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h376475e2 
  wr_data_snoop              integral        32    'h376475e2 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7848                                                    
  data                         integral           32    'h3554b9e2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    8095                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 8335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h3554b9e2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7802     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7772                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    8375                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7843     
  dat           integral          32    'h3554b9e2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3554b9e2 received = 3554b9e2
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8585: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7846                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    8585                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 8795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7793     
  dat           integral          32    'h3554b9e2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8795: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3554b9e2 received = 3554b9e2
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h3554b9e2 
  wr_data_snoop              integral        32    'h3554b9e2 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'hde71a8a3                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    8815                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 9005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 9015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 9025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'hde71a8a3
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9025: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9025: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7943     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7913                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9045                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'hde71a8a3
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = de71a8a3 received = de71a8a3
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9155: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9155: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7837                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9155                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 9375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 9435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 9445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9465: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'hde71a8a3
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9465: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9465: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = de71a8a3 received = de71a8a3
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9465: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9465: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7986      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hde71a8a3 
  wr_data_snoop              integral        32    'hde71a8a3 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9485: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9485: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'h1a4ae803                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9485                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 9685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 9705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 9715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 9725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7949     
  dat           integral          32    'h1a4ae803
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7900     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7776                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9745                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 9835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7799     
  dat           integral          32    'h1a4ae803
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9835: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1a4ae803 received = 1a4ae803
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 9835: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9855: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7871                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9855                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 10075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 10135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 10145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7912     
  dat           integral          32    'h1a4ae803
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1a4ae803 received = 1a4ae803
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7761      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h1a4ae803 
  wr_data_snoop              integral        32    'h1a4ae803 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7784                                                    
  data                         integral           32    'hf2b2be62                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    10185                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 10335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 10355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 10365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 10375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7787     
  dat           integral          32    'hf2b2be62
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10375: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7989     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7908                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    10395                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 10595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7926     
  dat           integral          32    'hf2b2be62
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10595: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = f2b2be62 received = f2b2be62
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 10595: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7951                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    10615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 10655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 10715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 10725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7829     
  dat           integral          32    'hf2b2be62
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = f2b2be62 received = f2b2be62
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7790      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hf2b2be62 
  wr_data_snoop              integral        32    'hf2b2be62 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7873                                                    
  data                         integral           32    'h7afee21a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    10765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 10985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 11005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 11015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 11025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'h7afee21a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11025: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11025: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7760     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7850                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    11045                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 11245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7788     
  dat           integral          32    'h7afee21a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 11245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 11245: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 7afee21a received = 7afee21a
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 11245: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7792                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    11265                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 11475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 11535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 11545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 11565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'h7afee21a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 11565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 11565: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 7afee21a received = 7afee21a
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11565: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h7afee21a 
  wr_data_snoop              integral        32    'h7afee21a 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11585: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'h5f0bdd73                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    11585                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 11815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 11835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 11845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 11855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'h5f0bdd73
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7845     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7828                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    11875                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 12085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7859     
  dat           integral          32    'h5f0bdd73
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 12085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 12085: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5f0bdd73 received = 5f0bdd73
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 12085: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12105: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12105                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 12325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 12385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 12395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 12415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7800     
  dat           integral          32    'h5f0bdd73
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 12415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 12415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5f0bdd73 received = 5f0bdd73
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7801      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h5f0bdd73 
  wr_data_snoop              integral        32    'h5f0bdd73 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'h5d0cf67b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 12505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 12525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 12535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 12545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'h5d0cf67b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7988     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7777                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12565                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 12705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'h5d0cf67b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 12705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 12705: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5d0cf67b received = 5d0cf67b
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 12705: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12725: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7923                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12725                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 12855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 12915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 12925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 12945: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7879     
  dat           integral          32    'h5d0cf67b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 12945: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 12945: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5d0cf67b received = 5d0cf67b
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12945: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12945: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h5d0cf67b 
  wr_data_snoop              integral        32    'h5d0cf67b 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12965: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7919                                                    
  data                         integral           32    'hbe988bba                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12965                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 13085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 13105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 13115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 13125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'hbe988bba
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13125: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7765     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7949                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    13145                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 13335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7795     
  dat           integral          32    'hbe988bba
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 13335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 13335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = be988bba received = be988bba
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 13335: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13355: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7774                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    13355                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 13495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 13555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 13565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 13585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7991     
  dat           integral          32    'hbe988bba
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 13585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 13585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = be988bba received = be988bba
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13585: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hbe988bba 
  wr_data_snoop              integral        32    'hbe988bba 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13605: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'h9a9ce916                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    13605                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 13685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 13705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 13715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 13725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'h9a9ce916
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7836     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7787                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    13745                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'h9a9ce916
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9a9ce916 received = 9a9ce916
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13925: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7942                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    13925                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 14125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 14185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 14195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 14215: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7772     
  dat           integral          32    'h9a9ce916
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 14215: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 14215: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9a9ce916 received = 9a9ce916
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14215: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14215: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h9a9ce916 
  wr_data_snoop              integral        32    'h9a9ce916 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14235: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'heb64bdcf                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    14235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 14385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 14405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 14415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7834     
  dat           integral          32    'heb64bdcf
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7779     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7807                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    14445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 14545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7878     
  dat           integral          32    'heb64bdcf
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 14545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 14545: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = eb64bdcf received = eb64bdcf
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 14545: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14565: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7916                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    14565                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 14715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 14775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 14785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 14805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7913     
  dat           integral          32    'heb64bdcf
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 14805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 14805: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = eb64bdcf received = eb64bdcf
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7767      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'heb64bdcf 
  wr_data_snoop              integral        32    'heb64bdcf 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                    
  data                         integral           32    'h9ab98977                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    14825                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 15045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 15065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 15075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 15085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'h9ab98977
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7789     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7866                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15105                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'h9ab98977
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9ab98977 received = 9ab98977
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 15305: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15325: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7868                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15325                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 15505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 15565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 15575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 15595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7776     
  dat           integral          32    'h9ab98977
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15595: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9ab98977 received = 9ab98977
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7917      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h9ab98977 
  wr_data_snoop              integral        32    'h9ab98977 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'hff84a541                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 15685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 15705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 15715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 15725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7994     
  dat           integral          32    'hff84a541
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7822     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15745                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 15895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7985     
  dat           integral          32    'hff84a541
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15895: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ff84a541 received = ff84a541
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 15895: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15915: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7798                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15915                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 16105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 16165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 16175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 16195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7908     
  dat           integral          32    'hff84a541
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 16195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 16195: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ff84a541 received = ff84a541
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hff84a541 
  wr_data_snoop              integral        32    'hff84a541 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'h15f4e661                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    16215                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 16355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 16375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 16385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 16395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7843     
  dat           integral          32    'h15f4e661
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7773     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    16415                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 16455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7764     
  dat           integral          32    'h15f4e661
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 16455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 16455: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 15f4e661 received = 15f4e661
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 16455: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16475: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7803                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    16475                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 16695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 16755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 16765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 16785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7850     
  dat           integral          32    'h15f4e661
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 16785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 16785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 15f4e661 received = 15f4e661
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16785: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h15f4e661 
  wr_data_snoop              integral        32    'h15f4e661 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16805: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7766                                                    
  data                         integral           32    'h562eb1a8                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    16805                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 16965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 16985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 16995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 17005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'h562eb1a8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7783     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7796                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17025                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 17065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7820     
  dat           integral          32    'h562eb1a8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 17065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 17065: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 562eb1a8 received = 562eb1a8
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 17065: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17085: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17085: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7964                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17085                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 17145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 17205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 17215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 17235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h562eb1a8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 17235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 17235: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 562eb1a8 received = 562eb1a8
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17235: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h562eb1a8 
  wr_data_snoop              integral        32    'h562eb1a8 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17255: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7848                                                    
  data                         integral           32    'hf361c8a4                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17255                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 17295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 17315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 17325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 17335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7799     
  dat           integral          32    'hf361c8a4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7805     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7834                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17355                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 17385: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7781     
  dat           integral          32    'hf361c8a4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 17385: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 17385: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = f361c8a4 received = f361c8a4
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 17385: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17405: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7987                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17405                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 17535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 17595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 17605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 17625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'hf361c8a4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 17625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 17625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = f361c8a4 received = f361c8a4
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7986      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hf361c8a4 
  wr_data_snoop              integral        32    'hf361c8a4 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'h829f444d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17645                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 17845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 17865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 17875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 17885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7926     
  dat           integral          32    'h829f444d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7824     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7867                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17905                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 18035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7955     
  dat           integral          32    'h829f444d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 18035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 18035: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 829f444d received = 829f444d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 18035: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7778                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18055                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 18235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 18295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 18305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 18325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7949     
  dat           integral          32    'h829f444d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 18325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 18325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 829f444d received = 829f444d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7761      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h829f444d 
  wr_data_snoop              integral        32    'h829f444d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'h43d3dd3d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18345                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 18385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 18405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 18415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 18425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7788     
  dat           integral          32    'h43d3dd3d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18425: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7804     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 18645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'h43d3dd3d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 18645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 18645: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 43d3dd3d received = 43d3dd3d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 18645: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7782                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18665                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 18845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 18905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 18915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7787     
  dat           integral          32    'h43d3dd3d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 43d3dd3d received = 43d3dd3d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7790      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h43d3dd3d 
  wr_data_snoop              integral        32    'h43d3dd3d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7784                                                    
  data                         integral           32    'ha7d62de2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18955                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 19095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 19115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 19125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 19135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7859     
  dat           integral          32    'ha7d62de2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 19135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7841     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19155: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19155: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7843                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    19155                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 19245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7925     
  dat           integral          32    'ha7d62de2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 19245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 19245: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a7d62de2 received = a7d62de2
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 19245: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7865                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    19265                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 19495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 19555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 19565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 19585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'ha7d62de2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 19585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 19585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a7d62de2 received = a7d62de2
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19585: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'ha7d62de2 
  wr_data_snoop              integral        32    'ha7d62de2 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19605: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7873                                                    
  data                         integral           32    'hb1ab5cda                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    19605                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 19785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 19805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 19815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 19825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'hb1ab5cda
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 19825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7853     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7891                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    19845                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 20075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7952     
  dat           integral          32    'hb1ab5cda
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b1ab5cda received = b1ab5cda
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 20075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7825                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20095                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 20185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 20245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 20255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 20275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'hb1ab5cda
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b1ab5cda received = b1ab5cda
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20275: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20275: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7801      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hb1ab5cda 
  wr_data_snoop              integral        32    'hb1ab5cda 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20295: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'h1b3084f7                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20295                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 20405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 20425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 20435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 20445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7795     
  dat           integral          32    'h1b3084f7
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 20445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20445: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20445: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7906     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7799                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20465                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7862     
  dat           integral          32    'h1b3084f7
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1b3084f7 received = 1b3084f7
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20575: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7802                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20575                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 20685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 20745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 20755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 20775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'h1b3084f7
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1b3084f7 received = 1b3084f7
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h1b3084f7 
  wr_data_snoop              integral        32    'h1b3084f7 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'hc250900                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20795                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 20885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 20905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 20915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 20925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'hc250900 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 20925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20925: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7990     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7926                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20945                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 21005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'hc250900 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21005: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0c250900 received = 0c250900
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 21005: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21025: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7986                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    21025                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 21245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 21305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 21335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'hc250900 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0c250900 received = 0c250900
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hc250900  
  wr_data_snoop              integral        32    'hc250900  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21355: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7919                                                    
  data                         integral           32    'h44ca121                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    21355                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 21475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 21495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 21515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7878     
  dat           integral          32    'h44ca121 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7763     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7788                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    21535                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 21625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7797     
  dat           integral          32    'h44ca121 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 044ca121 received = 044ca121
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 21625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7761                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    21645                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 21675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 21735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 21765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'h44ca121 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 044ca121 received = 044ca121
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21765: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h44ca121  
  wr_data_snoop              integral        32    'h44ca121  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'h5064779                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    21785                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 21885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 21905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 21925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'h5064779 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21925: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7855     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7841                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    21945                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 22145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'h5064779 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 22145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 22145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05064779 received = 05064779
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 22145: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22165: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7790                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    22165                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 22305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 22365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 22375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 22395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7834     
  dat           integral          32    'h5064779 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 22395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 22395: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05064779 received = 05064779
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 22395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 22395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7767      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h5064779  
  wr_data_snoop              integral        32    'h5064779  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22415: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'heda123d4                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    22415                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 22555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 22575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 22585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 22595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7985     
  dat           integral          32    'heda123d4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 22595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 22595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7853                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    22615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7791     
  dat           integral          32    'heda123d4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = eda123d4 received = eda123d4
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 22805: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7760                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    22825                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 22925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 22985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 22995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 23015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'heda123d4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 23015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 23015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = eda123d4 received = eda123d4
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7917      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'heda123d4 
  wr_data_snoop              integral        32    'heda123d4 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23035: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                    
  data                         integral           32    'h17875022                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23035                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 23145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 23155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 23165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7764     
  dat           integral          32    'h17875022
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7770     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7906                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23185                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 23315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7966     
  dat           integral          32    'h17875022
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 23315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 23315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 17875022 received = 17875022
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 23315: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7845                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23335                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 23535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 23545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 23565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7994     
  dat           integral          32    'h17875022
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 23565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 23565: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 17875022 received = 17875022
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23565: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h17875022 
  wr_data_snoop              integral        32    'h17875022 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23585: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'h64795b9b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23585                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 23725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 23735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 23745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7820     
  dat           integral          32    'h64795b9b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7846     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7882                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 23825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'h64795b9b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 23825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 23825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 64795b9b received = 64795b9b
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 23825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7988                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23845                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 23955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 23965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 23985: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7843     
  dat           integral          32    'h64795b9b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 23985: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 23985: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 64795b9b received = 64795b9b
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23985: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h64795b9b 
  wr_data_snoop              integral        32    'h64795b9b 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24005: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'he014500f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    24005                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 24215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 24235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 24245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 24255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7781     
  dat           integral          32    'he014500f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7837     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7878                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    24275                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 24415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'he014500f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 24415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 24415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = e014500f received = e014500f
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 24415: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7765                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    24435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 24565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 24625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 24635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 24655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'he014500f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 24655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 24655: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = e014500f received = e014500f
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24655: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24655: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'he014500f 
  wr_data_snoop              integral        32    'he014500f 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24675: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7766                                                    
  data                         integral           32    'h6f88c3c1                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    24675                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 24855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 24875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 24885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 24895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7955     
  dat           integral          32    'h6f88c3c1
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7871     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7808                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    24915                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 25025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7851     
  dat           integral          32    'h6f88c3c1
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 25025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 25025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 6f88c3c1 received = 6f88c3c1
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 25025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7836                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25045                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 25235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 25295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 25305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 25325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7799     
  dat           integral          32    'h6f88c3c1
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 25325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 25325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 6f88c3c1 received = 6f88c3c1
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 25325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 25325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7943      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h6f88c3c1 
  wr_data_snoop              integral        32    'h6f88c3c1 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7848                                                    
  data                         integral           32    'hcfdaa0a9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25345                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 25375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 25395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 25405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 25415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'hcfdaa0a9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 25415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 25415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 25415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7951     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7985                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7832     
  dat           integral          32    'hcfdaa0a9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = cfdaa0a9 received = cfdaa0a9
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25545: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7779                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25545                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 25615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 25675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 25685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 25705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7926     
  dat           integral          32    'hcfdaa0a9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 25705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 25705: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = cfdaa0a9 received = cfdaa0a9
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 25705: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 25705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7900      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hcfdaa0a9 
  wr_data_snoop              integral        32    'hcfdaa0a9 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25725: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'h50bbd58c                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25725                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 25935: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 25955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 25965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 25975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7925     
  dat           integral          32    'h50bbd58c
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 25975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 25975: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 25975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7792     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7764                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25995                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 26045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7762     
  dat           integral          32    'h50bbd58c
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 26045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 26045: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 50bbd58c received = 50bbd58c
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 26045: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7789                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    26065                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 26195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 26255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 26265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 26285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7788     
  dat           integral          32    'h50bbd58c
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 26285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 26285: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 50bbd58c received = 50bbd58c
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 26285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 26285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7989      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h50bbd58c 
  wr_data_snoop              integral        32    'h50bbd58c 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26305: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'h747ddbd2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    26305                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 26355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 26375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 26385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 26395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7952     
  dat           integral          32    'h747ddbd2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 26395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 26395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 26395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7820                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    26415                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 26485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7806     
  dat           integral          32    'h747ddbd2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 26485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 26485: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 747ddbd2 received = 747ddbd2
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 26485: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26505: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7936                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    26505                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 26575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 26635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 26645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 26665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'h747ddbd2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 26665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 26665: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 747ddbd2 received = 747ddbd2
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 26665: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 26665: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h747ddbd2 
  wr_data_snoop              integral        32    'h747ddbd2 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26685: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26685: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7784                                                    
  data                         integral           32    'haf36d667                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    26685                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 26885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 26905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 26915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 26925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7862     
  dat           integral          32    'haf36d667
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 26925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 26925: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 26925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7923     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7781                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    26945                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 27125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7946     
  dat           integral          32    'haf36d667
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 27125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 27125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = af36d667 received = af36d667
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 27125: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    27145                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 27315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 27375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 27385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 27405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haf36d667
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 27405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 27405: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = af36d667 received = af36d667
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 27405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 27405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7801      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'haf36d667 
  wr_data_snoop              integral        32    'haf36d667 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27425: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27425: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7873                                                    
  data                         integral           32    'h53de217f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    27425                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 27655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 27675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 27685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 27695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'h53de217f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 27695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 27695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 27695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7774     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7955                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    27715                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 27875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7947     
  dat           integral          32    'h53de217f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 27875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 27875: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 53de217f received = 53de217f
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 27875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27895: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7857                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    27895                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 27975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 28035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 28045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 28065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7906     
  dat           integral          32    'h53de217f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 28065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 28065: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 53de217f received = 53de217f
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 28065: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 28065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h53de217f 
  wr_data_snoop              integral        32    'h53de217f 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28085: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28085: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'h1d838045                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28085                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 28215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 28235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 28245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 28255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7797     
  dat           integral          32    'h1d838045
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 28255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 28255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 28255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7942     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7809                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28275                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 28435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7822     
  dat           integral          32    'h1d838045
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 28435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 28435: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1d838045 received = 1d838045
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 28435: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28455: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28455: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7805                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28455                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 28575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 28635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 28645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 28665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'h1d838045
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 28665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 28665: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1d838045 received = 1d838045
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 28665: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 28665: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h1d838045 
  wr_data_snoop              integral        32    'h1d838045 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28685: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28685: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'h9509b4ad                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28685                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 28805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 28825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 28835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'h9509b4ad
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7916     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7925                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28865                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 29015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7773     
  dat           integral          32    'h9509b4ad
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 29015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 29015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9509b4ad received = 9509b4ad
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 29015: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29035: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    29035                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 29065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 29125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 29135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 29155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7878     
  dat           integral          32    'h9509b4ad
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 29155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 29155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9509b4ad received = 9509b4ad
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 29155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 29155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h9509b4ad 
  wr_data_snoop              integral        32    'h9509b4ad 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29175: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7919                                                    
  data                         integral           32    'h1220296a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    29175                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 29385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 29405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 29415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 29425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7791     
  dat           integral          32    'h1220296a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 29425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 29425: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 29425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7868     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7952                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    29445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 29595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7783     
  dat           integral          32    'h1220296a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 29595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 29595: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1220296a received = 1220296a
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 29595: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    29615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 29715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 29775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 29785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 29805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'h1220296a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 29805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 29805: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1220296a received = 1220296a
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 29805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 29805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7767      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h1220296a 
  wr_data_snoop              integral        32    'h1220296a 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'hafebc1ae                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    29825                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 29995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 30015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 30025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7966     
  dat           integral          32    'hafebc1ae
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 30035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 30035: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 30035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7798     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7862                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30055                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7912     
  dat           integral          32    'hafebc1ae
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 30165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 30165: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = afebc1ae received = afebc1ae
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 30165: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7859                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30185                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 30335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 30395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 30405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 30425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7985     
  dat           integral          32    'hafebc1ae
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 30425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 30425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = afebc1ae received = afebc1ae
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 30425: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 30425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7917      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hafebc1ae 
  wr_data_snoop              integral        32    'hafebc1ae 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'hdd0bf88                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 30655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 30675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 30685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'hdd0bf88 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7803     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7810                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30715                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7829     
  dat           integral          32    'hdd0bf88 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 30865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 30865: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0dd0bf88 received = 0dd0bf88
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 30865: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30885: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30885: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7801                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30885                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 30965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 31025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 31035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 31055: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7764     
  dat           integral          32    'hdd0bf88 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 31055: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 31055: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0dd0bf88 received = 0dd0bf88
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 31055: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 31055: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hdd0bf88  
  wr_data_snoop              integral        32    'hdd0bf88  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31075: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31075: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                    
  data                         integral           32    'h9ef9ffd4                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    31075                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 31205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 31225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 31235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'h9ef9ffd4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7964     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7797                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    31265                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 31305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'h9ef9ffd4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 31305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 31305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9ef9ffd4 received = 9ef9ffd4
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 31305: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31325: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7795                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    31325                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 31495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 31555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 31565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 31585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7820     
  dat           integral          32    'h9ef9ffd4
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 31585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 31585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9ef9ffd4 received = 9ef9ffd4
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 31585: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 31585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h9ef9ffd4 
  wr_data_snoop              integral        32    'h9ef9ffd4 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31605: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'hda56668b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    31605                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 31785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 31805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 31815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 31825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7851     
  dat           integral          32    'hda56668b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 31825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 31825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 31825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7987     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7916                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    31845                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 32025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7800     
  dat           integral          32    'hda56668b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = da56668b received = da56668b
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 32025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32045                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 32205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 32215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 32235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7781     
  dat           integral          32    'hda56668b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32235: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = da56668b received = da56668b
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 32235: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 32235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hda56668b 
  wr_data_snoop              integral        32    'hda56668b 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32255: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'hfb40b4ef                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32255                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 32345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 32355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 32365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7832     
  dat           integral          32    'hfb40b4ef
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 32365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 32365: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 32365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7778     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7791                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32385                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 32495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7879     
  dat           integral          32    'hfb40b4ef
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32495: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = fb40b4ef received = fb40b4ef
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 32495: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32515: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32515: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7763                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32515                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 32695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 32705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 32725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7955     
  dat           integral          32    'hfb40b4ef
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = fb40b4ef received = fb40b4ef
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 32725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 32725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7943      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hfb40b4ef 
  wr_data_snoop              integral        32    'hfb40b4ef 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7766                                                    
  data                         integral           32    'h4edf3e59                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32745                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 32855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 32865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 32875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7762     
  dat           integral          32    'h4edf3e59
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 32875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 32875: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 32875: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7782     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32895: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32895: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7966                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32895                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 32975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7991     
  dat           integral          32    'h4edf3e59
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 4edf3e59 received = 4edf3e59
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 32975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7855                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32995                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 33085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 33145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 33155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 33175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'h4edf3e59
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 33175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 33175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 4edf3e59 received = 4edf3e59
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 33175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 33175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7900      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h4edf3e59 
  wr_data_snoop              integral        32    'h4edf3e59 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33195: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7848                                                    
  data                         integral           32    'hc82a6add                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33195                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 33355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 33375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 33385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 33395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7806     
  dat           integral          32    'hc82a6add
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 33395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 33395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 33395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7865     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7885                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33415                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 33495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7772     
  dat           integral          32    'hc82a6add
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 33495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 33495: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c82a6add received = c82a6add
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 33495: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33515: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33515: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7794                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33515                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 33635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 33695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 33705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 33725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7925     
  dat           integral          32    'hc82a6add
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 33725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 33725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c82a6add received = c82a6add
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 33725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 33725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7989      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hc82a6add 
  wr_data_snoop              integral        32    'hc82a6add 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'h6a5ef13a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33745                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 33855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 33875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 33885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7946     
  dat           integral          32    'h6a5ef13a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7825     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7768                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33915                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 34105: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7913     
  dat           integral          32    'h6a5ef13a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 34105: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 34105: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 6a5ef13a received = 6a5ef13a
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 34105: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34125: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7770                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    34125                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 34285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 34345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 34355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 34375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7952     
  dat           integral          32    'h6a5ef13a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 34375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 34375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 6a5ef13a received = 6a5ef13a
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 34375: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 34375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h6a5ef13a 
  wr_data_snoop              integral        32    'h6a5ef13a 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'h78566a61                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    34395                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 34575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 34595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 34605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7947     
  dat           integral          32    'h78566a61
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7802     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7851                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    34635                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 34825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7776     
  dat           integral          32    'h78566a61
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 34825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 34825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 78566a61 received = 78566a61
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 34825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7846                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    34845                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 34955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 35015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 35045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7862     
  dat           integral          32    'h78566a61
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35045: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 78566a61 received = 78566a61
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 35045: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 35045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7877      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h78566a61 
  wr_data_snoop              integral        32    'h78566a61 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7784                                                    
  data                         integral           32    'h7e0a4544                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35065                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 35155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 35175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7822     
  dat           integral          32    'h7e0a4544
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7986     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7832                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35215                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 35345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7908     
  dat           integral          32    'h7e0a4544
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35345: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 7e0a4544 received = 7e0a4544
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 35345: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35365: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7837                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35365                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 35555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 35615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 35645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'h7e0a4544
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35645: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 7e0a4544 received = 7e0a4544
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 35645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 35645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h7e0a4544 
  wr_data_snoop              integral        32    'h7e0a4544 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7873                                                    
  data                         integral           32    'hefb64a52                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35665                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 35795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 35815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 35835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7773     
  dat           integral          32    'hefb64a52
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 35835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 35835: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 35835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7761     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7762                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35855                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 35915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7850     
  dat           integral          32    'hefb64a52
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35915: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = efb64a52 received = efb64a52
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 35915: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35935: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7871                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35935                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 36045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 36105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 36115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 36135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7797     
  dat           integral          32    'hefb64a52
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 36135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 36135: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = efb64a52 received = efb64a52
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 36135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 36135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hefb64a52 
  wr_data_snoop              integral        32    'hefb64a52 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36155: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36155: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'h489a464f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    36155                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 36385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 36405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 36415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 36425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7783     
  dat           integral          32    'h489a464f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 36425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 36425: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 36425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7790     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7806                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    36445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 36585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h489a464f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 36585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 36585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 489a464f received = 489a464f
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 36585: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36605: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7787                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    36605                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 36765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 36825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 36835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 36855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7916     
  dat           integral          32    'h489a464f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 36855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 36855: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 489a464f received = 489a464f
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 36855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 36855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h489a464f 
  wr_data_snoop              integral        32    'h489a464f 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36875: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'he56ca4a8                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    36875                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 37075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 37085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 37095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7912     
  dat           integral          32    'he56ca4a8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 37095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 37095: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 37095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7760     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7946                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    37115                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 37215: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'he56ca4a8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37215: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37215: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = e56ca4a8 received = e56ca4a8
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 37215: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37235: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7792                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    37235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 37415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 37425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 37445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7791     
  dat           integral          32    'he56ca4a8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = e56ca4a8 received = e56ca4a8
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 37445: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 37445: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7767      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'he56ca4a8 
  wr_data_snoop              integral        32    'he56ca4a8 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7919                                                    
  data                         integral           32    'h971d4463                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    37465                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 37595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 37605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 37615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7829     
  dat           integral          32    'h971d4463
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 37615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 37615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 37615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7845     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    37635                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7949     
  dat           integral          32    'h971d4463
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 971d4463 received = 971d4463
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    37785                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 37905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 37915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 37935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7966     
  dat           integral          32    'h971d4463
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37935: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 971d4463 received = 971d4463
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 37935: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 37935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7917      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h971d4463 
  wr_data_snoop              integral        32    'h971d4463 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'h74237367                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    37955                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 38015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 38035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'h74237367
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 38035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38035: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7988     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7822                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38055                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 38145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'h74237367
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 74237367 received = 74237367
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 38145: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38165: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7923                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38165                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 38285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 38345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 38375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'h74237367
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 74237367 received = 74237367
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38375: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h74237367 
  wr_data_snoop              integral        32    'h74237367 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'hb160fb49                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38395                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 38495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 38515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 38535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7800     
  dat           integral          32    'hb160fb49
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 38535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7765     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7773                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38555                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'hb160fb49
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b160fb49 received = b160fb49
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38655: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7774                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38655                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 38795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 38855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'hb160fb49
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b160fb49 received = b160fb49
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hb160fb49 
  wr_data_snoop              integral        32    'hb160fb49 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                    
  data                         integral           32    'h7168f2fd                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38905                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 38955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 38975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 38995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7879     
  dat           integral          32    'h7168f2fd
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 38995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7836     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7783                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    39015                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 39165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'h7168f2fd
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 39165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 39165: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 7168f2fd received = 7168f2fd
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 39165: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7942                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    39185                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 39385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 39445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 39455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 39475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7851     
  dat           integral          32    'h7168f2fd
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 39475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 39475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 7168f2fd received = 7168f2fd
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 39475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 39475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h7168f2fd 
  wr_data_snoop              integral        32    'h7168f2fd 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'h280f322e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    39495                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 39595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 39615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 39625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 39635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7991     
  dat           integral          32    'h280f322e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 39635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 39635: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 39635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7779     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7912                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    39655                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 39785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'h280f322e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 39785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 39785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 280f322e received = 280f322e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 39785: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39805: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7769                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    39805                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 39915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 39975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 39985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 40005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7832     
  dat           integral          32    'h280f322e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 40005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 40005: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 280f322e received = 280f322e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 40005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 40005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7943      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h280f322e 
  wr_data_snoop              integral        32    'h280f322e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40025: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'h8c03f3d9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    40025                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 40245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 40265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 40275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 40285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7772     
  dat           integral          32    'h8c03f3d9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 40285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 40285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 40285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7789     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7829                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    40305                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 40375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'h8c03f3d9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 40375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 40375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8c03f3d9 received = 8c03f3d9
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 40375: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7868                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    40395                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 40615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 40675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 40685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 40705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7762     
  dat           integral          32    'h8c03f3d9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 40705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 40705: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8c03f3d9 received = 8c03f3d9
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 40705: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 40705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7900      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h8c03f3d9 
  wr_data_snoop              integral        32    'h8c03f3d9 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40725: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7766                                                    
  data                         integral           32    'h8fba4dc2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    40725                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 40865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 40885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 40895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 40905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7913     
  dat           integral          32    'h8fba4dc2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 40905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 40905: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 40905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7936     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7860                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    40925                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 41125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'h8fba4dc2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8fba4dc2 received = 8fba4dc2
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 41125: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7798                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41145                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 41275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 41335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 41345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 41365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7806     
  dat           integral          32    'h8fba4dc2
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41365: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8fba4dc2 received = 8fba4dc2
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 41365: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 41365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7989      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h8fba4dc2 
  wr_data_snoop              integral        32    'h8fba4dc2 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41385: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7848                                                    
  data                         integral           32    'haca3442e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41385                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 41435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 41455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 41465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 41475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7776     
  dat           integral          32    'haca3442e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 41475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 41475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 41475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7793     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7800                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41495                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 41555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7834     
  dat           integral          32    'haca3442e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41555: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aca3442e received = aca3442e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 41555: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41575: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7803                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41575                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 41675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 41735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 41745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 41765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7946     
  dat           integral          32    'haca3442e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aca3442e received = aca3442e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 41765: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 41765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'haca3442e 
  wr_data_snoop              integral        32    'haca3442e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'h88c418e8                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41785                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 41965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 41985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 41995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 42005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7908     
  dat           integral          32    'h88c418e8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 42005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 42005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 42005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7857     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    42025                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 42255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'h88c418e8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 42255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 42255: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 88c418e8 received = 88c418e8
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 42255: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42275: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7964                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    42275                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 42455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 42515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 42525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 42545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7947     
  dat           integral          32    'h88c418e8
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 42545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 42545: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 88c418e8 received = 88c418e8
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 42545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 42545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7877      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h88c418e8 
  wr_data_snoop              integral        32    'h88c418e8 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42565: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'hbe846e0a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    42565                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 42655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 42675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 42685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 42695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7850     
  dat           integral          32    'hbe846e0a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 42695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 42695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 42695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7805     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7991                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    42715                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 42915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7994     
  dat           integral          32    'hbe846e0a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 42915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 42915: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = be846e0a received = be846e0a
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 42915: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42935: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7987                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    42935                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 43125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 43185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 43195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 43215: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7822     
  dat           integral          32    'hbe846e0a
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 43215: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 43215: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = be846e0a received = be846e0a
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 43215: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 43215: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hbe846e0a 
  wr_data_snoop              integral        32    'hbe846e0a 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43235: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7784                                                    
  data                         integral           32    'h2821f4ff                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    43235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 43435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 43455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 43465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 43475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h2821f4ff
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 43475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 43475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 43475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7824     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7772                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    43495                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 43575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7843     
  dat           integral          32    'h2821f4ff
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 43575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 43575: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2821f4ff received = 2821f4ff
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 43575: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43595: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7778                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    43595                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 43805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 43865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 43875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 43895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7773     
  dat           integral          32    'h2821f4ff
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 43895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 43895: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2821f4ff received = 2821f4ff
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 43895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 43895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h2821f4ff 
  wr_data_snoop              integral        32    'h2821f4ff 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43915: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7873                                                    
  data                         integral           32    'h8c0d6e6c                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    43915                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 43955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 43975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 43985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 43995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'h8c0d6e6c
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 43995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 43995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 43995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7804     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7913                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44015                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 44075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'h8c0d6e6c
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 44075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 44075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8c0d6e6c received = 8c0d6e6c
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 44075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7782                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44095                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 44235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 44295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 44305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 44325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7783     
  dat           integral          32    'h8c0d6e6c
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 44325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 44325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8c0d6e6c received = 8c0d6e6c
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 44325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 44325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h8c0d6e6c 
  wr_data_snoop              integral        32    'h8c0d6e6c 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'hda3ce2d7                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44345                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 44515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 44535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 44545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 44555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7949     
  dat           integral          32    'hda3ce2d7
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 44555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 44555: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 44555: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7859     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7776                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44575                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 44735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7799     
  dat           integral          32    'hda3ce2d7
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 44735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 44735: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = da3ce2d7 received = da3ce2d7
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 44735: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44755: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7865                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44755                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 44985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 45045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 45055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 45075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7912     
  dat           integral          32    'hda3ce2d7
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 45075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 45075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = da3ce2d7 received = da3ce2d7
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 45075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 45075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7767      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hda3ce2d7 
  wr_data_snoop              integral        32    'hda3ce2d7 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'h1469ee04                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    45095                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 45285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 45305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 45315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'h1469ee04
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 45325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 45325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 45325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7801     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7908                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    45345                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7926     
  dat           integral          32    'h1469ee04
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 45485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 45485: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1469ee04 received = 1469ee04
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 45485: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45505: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7825                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    45505                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 45645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 45705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 45715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 45735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7829     
  dat           integral          32    'h1469ee04
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 45735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 45735: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1469ee04 received = 1469ee04
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 45735: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 45735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7917      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h1469ee04 
  wr_data_snoop              integral        32    'h1469ee04 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45755: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7919                                                    
  data                         integral           32    'hc00a8ccb                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    45755                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 45805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 45825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 45835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'hc00a8ccb
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 45845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 45845: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 45845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7795     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7850                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    45865                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7788     
  dat           integral          32    'hc00a8ccb
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 45995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 45995: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c00a8ccb received = c00a8ccb
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 45995: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7802                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    46015                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 46165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 46175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 46195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'hc00a8ccb
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 46195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 46195: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c00a8ccb received = c00a8ccb
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 46195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 46195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hc00a8ccb 
  wr_data_snoop              integral        32    'hc00a8ccb 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'hae000e1f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    46215                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 46375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 46385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 46395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'hae000e1f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 46395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 46395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 46395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7990     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7828                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    46415                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'hae000e1f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ae000e1f received = ae000e1f
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46505: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7986                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    46505                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 46765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 46775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7800     
  dat           integral          32    'hae000e1f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ae000e1f received = ae000e1f
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hae000e1f 
  wr_data_snoop              integral        32    'hae000e1f 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'h1e8ae82d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    46815                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 46875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 46885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 46895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'h1e8ae82d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 46895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 46895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 46895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7763     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46915: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7777                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    46915                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 47055: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'h1e8ae82d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 47055: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 47055: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1e8ae82d received = 1e8ae82d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 47055: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47075: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47075: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7761                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    47075                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 47265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 47325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 47335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 47355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7879     
  dat           integral          32    'h1e8ae82d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 47355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 47355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1e8ae82d received = 1e8ae82d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 47355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 47355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h1e8ae82d 
  wr_data_snoop              integral        32    'h1e8ae82d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                    
  data                         integral           32    'h380e780f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    47375                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 47575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 47595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 47605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 47615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'h380e780f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 47615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 47615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 47615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7855     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7949                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    47635                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 47855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7906     
  dat           integral          32    'h380e780f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 47855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 47855: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 380e780f received = 380e780f
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 47855: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47875: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7790                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    47875                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 47945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 48005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 48015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 48035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7991     
  dat           integral          32    'h380e780f
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 48035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 48035: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 380e780f received = 380e780f
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 48035: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 48035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7943      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h380e780f 
  wr_data_snoop              integral        32    'h380e780f 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'h23e82bd9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    48055                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 48225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 48245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 48255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 48265: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'h23e82bd9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 48265: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 48265: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 48265: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48285: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48285: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7951                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    48285                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 48435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'h23e82bd9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 48435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 48435: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 23e82bd9 received = 23e82bd9
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 48435: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48455: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48455: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7760                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    48455                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 48515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 48575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 48585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 48605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7772     
  dat           integral          32    'h23e82bd9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 48605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 48605: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 23e82bd9 received = 23e82bd9
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 48605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 48605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7900      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h23e82bd9 
  wr_data_snoop              integral        32    'h23e82bd9 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48625: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'ha16fb74b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    48625                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 48705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 48725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 48735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 48745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7834     
  dat           integral          32    'ha16fb74b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 48745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 48745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 48745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7770     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7807                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    48765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 48825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7878     
  dat           integral          32    'ha16fb74b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 48825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 48825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a16fb74b received = a16fb74b
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 48825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7845                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    48845                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 48945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 49005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 49035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7913     
  dat           integral          32    'ha16fb74b
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49035: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a16fb74b received = a16fb74b
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 49035: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 49035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7989      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'ha16fb74b 
  wr_data_snoop              integral        32    'ha16fb74b 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7766                                                    
  data                         integral           32    'hfa3036a9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49055                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 49175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 49195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 49215: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'hfa3036a9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 49215: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 49215: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 49215: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7846     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7866                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 49265: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'hfa3036a9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49265: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49265: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = fa3036a9 received = fa3036a9
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 49265: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49285: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49285: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7988                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49285                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 49415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 49475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 49505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7776     
  dat           integral          32    'hfa3036a9
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49505: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = fa3036a9 received = fa3036a9
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 49505: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 49505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hfa3036a9 
  wr_data_snoop              integral        32    'hfa3036a9 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7848                                                    
  data                         integral           32    'h8b18f653                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49525                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 49705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 49725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 49745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7994     
  dat           integral          32    'h8b18f653
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 49745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 49745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 49745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7837     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 49815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7985     
  dat           integral          32    'h8b18f653
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49815: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8b18f653 received = 8b18f653
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 49815: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7765                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49835                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 50055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 50115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 50125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 50145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7908     
  dat           integral          32    'h8b18f653
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 50145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 50145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8b18f653 received = 8b18f653
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 50145: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 50145: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7877      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h8b18f653 
  wr_data_snoop              integral        32    'h8b18f653 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50165: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'hda3a6b51                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    50165                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 50365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 50385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 50395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 50405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7843     
  dat           integral          32    'hda3a6b51
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 50405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 50405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 50405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7871     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50425: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50425: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    50425                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 50655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7764     
  dat           integral          32    'hda3a6b51
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 50655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 50655: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = da3a6b51 received = da3a6b51
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 50655: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50675: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7836                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    50675                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 50715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 50775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 50785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 50805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7850     
  dat           integral          32    'hda3a6b51
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 50805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 50805: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = da3a6b51 received = da3a6b51
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 50805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 50805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hda3a6b51 
  wr_data_snoop              integral        32    'hda3a6b51 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'h9714375d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    50825                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 51005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 51025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 51035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 51045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'h9714375d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 51045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 51045: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 51045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7787     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7796                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    51065                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 51275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7820     
  dat           integral          32    'h9714375d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9714375d received = 9714375d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 51275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51295: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7779                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    51295                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 51355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 51415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 51425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 51445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h9714375d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9714375d received = 9714375d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 51445: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 51445: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h9714375d 
  wr_data_snoop              integral        32    'h9714375d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7784                                                    
  data                         integral           32    'hd9c08221                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    51465                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 51665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 51685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 51695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 51705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7799     
  dat           integral          32    'hd9c08221
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 51705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 51705: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 51705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7792     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7834                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    51725                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 51805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7781     
  dat           integral          32    'hd9c08221
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51805: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d9c08221 received = d9c08221
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 51805: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7789                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    51825                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 51905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 51965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 51975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 51995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'hd9c08221
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51995: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d9c08221 received = d9c08221
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 51995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 51995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hd9c08221 
  wr_data_snoop              integral        32    'hd9c08221 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7873                                                    
  data                         integral           32    'h9bbffc4d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52015                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 52165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 52185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 52195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 52205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7926     
  dat           integral          32    'h9bbffc4d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 52205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 52205: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 52205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7867                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52225                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 52295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7955     
  dat           integral          32    'h9bbffc4d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 52295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 52295: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9bbffc4d received = 9bbffc4d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 52295: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52315: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7936                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52315                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 52385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 52445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 52455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 52475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7949     
  dat           integral          32    'h9bbffc4d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 52475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 52475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9bbffc4d received = 9bbffc4d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 52475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 52475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7767      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h9bbffc4d 
  wr_data_snoop              integral        32    'h9bbffc4d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'hdc607e9e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52495                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 52595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 52615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 52625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 52635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7788     
  dat           integral          32    'hdc607e9e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 52635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 52635: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 52635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7923     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52655                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 52795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'hdc607e9e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 52795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 52795: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = dc607e9e received = dc607e9e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 52795: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52815                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 52925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 52985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 52995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 53015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'hdc607e9e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 53015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 53015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = dc607e9e received = dc607e9e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 53015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 53015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7917      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hdc607e9e 
  wr_data_snoop              integral        32    'hdc607e9e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53035: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'h85e9560d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53035                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 53085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 53105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 53115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 53125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'h85e9560d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 53125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 53125: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 53125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7774     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7843                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53145                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 53315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7925     
  dat           integral          32    'h85e9560d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 53315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 53315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 85e9560d received = 85e9560d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 53315: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7857                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53335                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 53525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 53585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 53595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 53615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'h85e9560d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 53615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 53615: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 85e9560d received = 85e9560d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 53615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 53615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h85e9560d 
  wr_data_snoop              integral        32    'h85e9560d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53635: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7919                                                    
  data                         integral           32    'h406dd4e                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53635                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 53805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 53825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 53835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 53845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'h406dd4e 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 53845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 53845: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 53845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7942     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7891                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53865                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7952     
  dat           integral          32    'h406dd4e 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0406dd4e received = 0406dd4e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7819                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    54055                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 54115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 54175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 54185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 54205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'h406dd4e 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 54205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 54205: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0406dd4e received = 0406dd4e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 54205: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 54205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h406dd4e  
  wr_data_snoop              integral        32    'h406dd4e  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54225: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'h1dfa0e03                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    54225                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 54435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 54455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 54465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 54475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7906     
  dat           integral          32    'h1dfa0e03
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 54475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 54475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 54475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7769     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7799                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    54495                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 54625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7862     
  dat           integral          32    'h1dfa0e03
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 54625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 54625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1dfa0e03 received = 1dfa0e03
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 54625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    54645                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 54755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 54815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 54825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 54845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'h1dfa0e03
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 54845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 54845: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 1dfa0e03 received = 1dfa0e03
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 54845: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 54845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h1dfa0e03 
  wr_data_snoop              integral        32    'h1dfa0e03 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54865: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'h3b7ef34e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    54865                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 55045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 55065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 55075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 55085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'h3b7ef34e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 55085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 55085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 55085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7868     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55105                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 55245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'h3b7ef34e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 55245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 55245: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3b7ef34e received = 3b7ef34e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 55245: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55265                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 55415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 55475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 55485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 55505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'h3b7ef34e
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 55505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 55505: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3b7ef34e received = 3b7ef34e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 55505: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 55505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7943      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h3b7ef34e 
  wr_data_snoop              integral        32    'h3b7ef34e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                    
  data                         integral           32    'h2435b67d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55525                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 55715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 55735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 55745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 55755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7878     
  dat           integral          32    'h2435b67d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 55755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 55755: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 55755: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7798     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55775: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55775: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7788                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55775                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 55835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7797     
  dat           integral          32    'h2435b67d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 55835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 55835: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2435b67d received = 2435b67d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 55835: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55855: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7859                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55855                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 56065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 56125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 56135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 56155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'h2435b67d
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 56155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 56155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2435b67d received = 2435b67d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 56155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 56155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7900      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h2435b67d 
  wr_data_snoop              integral        32    'h2435b67d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56175: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'he465d9e                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56175                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 56375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 56395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 56405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 56415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'he465d9e 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 56415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 56415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 56415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7803     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7841                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 56475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7916     
  dat           integral          32    'he465d9e 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 56475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 56475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0e465d9e received = 0e465d9e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 56475: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7917                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56495                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 56675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 56735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 56745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 56765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7834     
  dat           integral          32    'he465d9e 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 56765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 56765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0e465d9e received = 0e465d9e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 56765: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 56765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7989      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'he465d9e  
  wr_data_snoop              integral        32    'he465d9e  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'h2bf2d603                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56785                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 56915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 56935: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 56945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7985     
  dat           integral          32    'h2bf2d603
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7964     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7853                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56975                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 57045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7791     
  dat           integral          32    'h2bf2d603
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57045: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2bf2d603 received = 2bf2d603
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 57045: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7795                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    57065                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 57265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 57325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 57335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 57355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'h2bf2d603
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2bf2d603 received = 2bf2d603
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 57355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 57355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7786      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h2bf2d603 
  wr_data_snoop              integral        32    'h2bf2d603 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7766                                                    
  data                         integral           32    'hdb503ee1                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    57375                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 57485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 57505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 57515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 57525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7764     
  dat           integral          32    'hdb503ee1
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 57525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 57525: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 57525: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7987     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57545: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57545: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7769                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    57545                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 57595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7966     
  dat           integral          32    'hdb503ee1
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57595: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = db503ee1 received = db503ee1
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 57595: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    57615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 57725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 57785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 57795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 57815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7994     
  dat           integral          32    'hdb503ee1
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57815: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = db503ee1 received = db503ee1
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 57815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 57815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7877      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hdb503ee1 
  wr_data_snoop              integral        32    'hdb503ee1 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7848                                                    
  data                         integral           32    'hfa46833                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    57835                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 58075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7820     
  dat           integral          32    'hfa46833 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 58095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58095: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7778     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7882                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58115                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'hfa46833 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0fa46833 received = 0fa46833
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 58225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58245: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7901                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58245                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 58365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 58395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7843     
  dat           integral          32    'hfa46833 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58395: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0fa46833 received = 0fa46833
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7805      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hfa46833  
  wr_data_snoop              integral        32    'hfa46833  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58415: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'h28859c71                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58415                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 58605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7781     
  dat           integral          32    'h28859c71
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 58625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7782     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7878                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58645                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'h28859c71
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58695: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 28859c71 received = 28859c71
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 58695: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58715: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7855                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58715                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 58805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 58835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'h28859c71
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58835: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 28859c71 received = 28859c71
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58835: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h28859c71 
  wr_data_snoop              integral        32    'h28859c71 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58855: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7757                                                    
  data                         integral           32    'haca83db                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58855                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(394) @ 58905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] INVALIDATE successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7955     
  dat           integral          32    'haca83db 
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 58925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58925: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7865     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 58945: uvm_test_top.tb.vsequencer@@read_two_procs_force_write_seq [read_two_procs_force_write_seq] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 58945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 2522
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]  1302
[cpu_driver_c]   604
[cpu_monitor_c]     4
[read_two_procs_force_write]     1
[read_two_procs_force_write_seq]     3
[system_bus_monitor_c]   604
Simulation complete via $finish(1) at time 58945 NS + 50
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_281e5ea7_727d9be2.ucm (reused)
  data               :  ./cov_work/scope/test/icc_281e5ea7_727d9be2.ucd
TOOL:	xrun	22.03-s012: Exiting on Apr 28, 2024 at 14:49:12 CDT  (total: 00:00:05)
