// Seed: 939225198
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output wand id_6
);
  wire id_8;
  always @(negedge 1 or negedge 1'b0 == 1) id_4 = id_1;
  function id_9(input integer id_10, output integer id_11);
    begin : id_12
      id_4 = 1'b0 >= id_9;
    end
  endfunction
  wire id_13;
  reg  id_14;
  id_15(
      .id_0(1), .id_1(((1'b0))), .id_2(1), .id_3(id_10), .id_4(!id_14)
  ); module_0(
      id_8, id_10, id_13
  );
  always @(1 < 1 or 1 or posedge 1) begin
    if (id_1) id_14 <= id_0 - 1;
  end
endmodule
