{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648677522512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648677522513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 18:58:42 2022 " "Processing started: Wed Mar 30 18:58:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648677522513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648677522513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio3 -c exercicio3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio3 -c exercicio3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648677522514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648677523063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648677523063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "../../modelosVHDL/combinacionais/somaConstante.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532242 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "../../modelosVHDL/combinacionais/somaConstante.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648677532242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../../modelosVHDL/combinacionais/registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532244 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../../modelosVHDL/combinacionais/registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648677532244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "../../modelosVHDL/combinacionais/muxGenerico2x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532245 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "../../modelosVHDL/combinacionais/muxGenerico2x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648677532245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio1-arquitetura " "Found design unit 1: exercicio1-arquitetura" {  } { { "exercicio3.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio3/exercicio3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532247 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio1 " "Found entity 1: exercicio1" {  } { { "exercicio3.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio3/exercicio3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648677532247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648677532247 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "exercicio3 " "Top-level design entity \"exercicio3\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1648677532283 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648677532408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 30 18:58:52 2022 " "Processing ended: Wed Mar 30 18:58:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648677532408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648677532408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648677532408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648677532408 ""}
