Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 17:55:51 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_utilization -file cpm_qdma_ep_part_wrapper_utilization_placed.rpt -pb cpm_qdma_ep_part_wrapper_utilization_placed.pb
| Design       : cpm_qdma_ep_part_wrapper
| Device       : xcvp1202-vsva2785-3HP-e-S
| Speed File   : -3HP
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Registers                  | 29885 |     0 |          0 |   1800448 |  1.66 |
|   Register as Flip Flop    | 29884 |     0 |          0 |   1800448 |  1.66 |
|   Register as Latch        |     1 |     0 |          0 |   1800448 | <0.01 |
| CLB LUTs                   | 36857 |     0 |          0 |    900224 |  4.09 |
|   LUT as Logic             | 34351 |     0 |          0 |    900224 |  3.82 |
|   LUT as Memory            |  2506 |     0 |          0 |    450112 |  0.56 |
|     LUT as Distributed RAM |  2488 |     0 |            |           |       |
|     LUT as Shift Register  |    18 |     0 |            |           |       |
|       Variable Length      |     2 |     0 |            |           |       |
|       Fixed Length         |    16 |     0 |            |           |       |
| LOOKAHEAD8                 |   635 |     0 |          0 |    112528 |  0.56 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+-------+-------+------------+-----------+-------+
|                   Site Type                   |  Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
| SLICE                                         |  7466 |     0 |          0 |    112528 |  6.63 |
|   SLICEL                                      |  3866 |     0 |            |           |       |
|   SLICEM                                      |  3600 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |   330 |     0 |            |           |       |
| CLB LUTs                                      | 36857 |     0 |          0 |    900224 |  4.09 |
|    using CASCADE                              |  5112 |     0 |            |           |       |
|   LUT as Logic                                | 34351 |     0 |          0 |    900224 |  3.82 |
|     single output                             | 21216 |       |            |           |       |
|     dual output                               | 13135 |       |            |           |       |
|   LUT as Memory                               |  2506 |     0 |          0 |    450112 |  0.56 |
|     LUT as Distributed RAM                    |  2488 |     0 |            |           |       |
|       single output                           |   538 |       |            |           |       |
|       dual output                             |  1950 |       |            |           |       |
|     LUT as Shift Register                     |    18 |     0 |            |           |       |
|       single output                           |    18 |       |            |           |       |
|       dual output                             |     0 |       |            |           |       |
| CLB Registers                                 | 29885 |     0 |          0 |   1800448 |  1.66 |
|   Register driven from within the CLB         | 15167 |       |            |           |       |
|   Register driven from outside the CLB        | 14718 |       |            |           |       |
|     LUT in front of the register is unused    | 10891 |       |            |           |       |
|     LUT in front of the register is used      |  3827 |       |            |           |       |
| CLB Imux registers                            |     0 |     0 |            |           |       |
|   Pipelining                                  |     0 |       |            |           |       |
| Unique Control Sets                           |  1565 |       |          0 |    225056 |  0.70 |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |   25 |     0 |          0 |      1341 |  1.86 |
|   RAMB36E5               |   16 |     0 |          0 |      1341 |  1.19 |
|   RAMB18E5*              |   18 |     0 |          0 |      2682 |  0.67 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |   22 |     0 |          0 |       677 |  3.25 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    3 |     0 |          0 |      3984 |  0.08 |
|   DSP58            |    3 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |  132 |   132 |          0 |       702 | 18.80 |
|   XPIO IOB                   |  132 |   132 |          0 |       702 | 18.80 |
|     INPUT                    |    2 |       |            |           |       |
|     OUTPUT                   |   42 |       |            |           |       |
|     BIDIR                    |   88 |       |            |           |       |
| XPHY                         |    0 |     0 |            |           |       |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |    2 |     0 |          0 |       984 |  0.20 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        44 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    2 |     0 |          0 |        36 |  5.56 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       120 |  0.00 |
|   BUFGCE/MBUFGCE         |    0 |     0 |          0 |       312 |  0.00 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        88 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                     |    0 |     0 |          0 |        21 |  0.00 |
| XPLL                     |    3 |     3 |          0 |        26 | 11.54 |
| MMCM                     |    0 |     0 |          0 |        13 |  0.00 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit |    0 |     0 |          0 |        28 |  0.00 |
| NOC Slave 512 bit  |    3 |     0 |          0 |        28 | 10.71 |
| PS NOC Master Unit |    2 |     0 |          0 |        10 | 20.00 |
| PS NOC Slave Unit  |    0 |     0 |          0 |         6 |  0.00 |
+--------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM5               |    1 |     0 |          0 |         1 | 100.00 |
| DCMAC              |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    1 |     1 |          0 |         4 |  25.00 |
| DDRMC_RIU          |    1 |     1 |          0 |         4 |  25.00 |
| GTME5_QUAD         |    0 |     0 |          0 |         5 |   0.00 |
| GTYP_QUAD          |    2 |     2 |          0 |         7 |  28.57 |
| HSC                |    0 |     0 |          0 |         1 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         2 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        14 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        14 |   0.00 |
| OBUFDS_GTME5       |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTME5_ADV   |    0 |     0 |          0 |        10 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       351 |   0.00 |
| PCIE50E5           |    0 |     0 |          0 |         2 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| BLI Registers      |    0 |     0 |          0 |     50032 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
| HSC                |    0 |     0 |          0 |         1 |   0.00 |
| DCMAC              |    0 |     0 |          0 |         1 |   0.00 |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 27194 |            Register |
| LUT6         | 12500 |                 CLB |
| LUT4         |  8625 |                 CLB |
| LUT3         |  6180 |                 CLB |
| LUT5         |  5983 |                 CLB |
| LUTCY2       |  5040 |                 CLB |
| LUTCY1       |  5040 |                 CLB |
| LUT2         |  3935 |                 CLB |
| RAMD32       |  3404 |                 CLB |
| FDCE         |  2468 |            Register |
| LOOKAHEAD8   |   635 |                 CLB |
| RAMD64E5     |   536 |                 CLB |
| RAMS32       |   498 |                 CLB |
| FDSE         |   202 |            Register |
| LUT1         |   183 |                 CLB |
| IOBUF        |    72 |                 I/O |
| OBUF         |    34 |                 I/O |
| XPHY         |    24 |                 I/O |
| URAM288E5    |    22 |            BLOCKRAM |
| FDPE         |    20 |            Register |
| SRL16E       |    18 |                 CLB |
| RAMB18E5_INT |    18 |            BLOCKRAM |
| XPIO_VREF    |    16 |                 I/O |
| RAMB36E5_INT |    16 |            BLOCKRAM |
| IOBUFDS_COMP |     8 |                 I/O |
| OBUFDS       |     4 |                 I/O |
| XPLL         |     3 |               Clock |
| NOC_NSU512   |     3 |            Advanced |
| DSP58        |     3 |          Arithmetic |
| NOC_NMU128   |     2 |            Advanced |
| GTYP_QUAD    |     2 |            Advanced |
| BUFG_PS      |     2 |               Clock |
| PS9          |     1 |            Advanced |
| LDCE         |     1 |            Register |
| IBUFDS_GTE5  |     1 |                 I/O |
| IBUFDS       |     1 |                 I/O |
| DDRMC_RIU    |     1 |            Advanced |
| DDRMC        |     1 |            Advanced |
| CPM5         |     1 |            Advanced |
+--------------+-------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| bd_8dca_MC0_ddrc_0_phy |    1 |
+------------------------+------+


