
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/649.fotonik3d_s-1176B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 2902852 heartbeat IPC: 3.44489 cumulative IPC: 3.44489 (Simulation time: 0 hr 23 min 8 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2902853 (Simulation time: 0 hr 23 min 8 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 12882857 heartbeat IPC: 1.002 cumulative IPC: 1.002 (Simulation time: 0 hr 39 min 16 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 22864528 heartbeat IPC: 1.00184 cumulative IPC: 1.00192 (Simulation time: 0 hr 55 min 32 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 32844034 heartbeat IPC: 1.00205 cumulative IPC: 1.00196 (Simulation time: 1 hr 11 min 49 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 42826753 heartbeat IPC: 1.00173 cumulative IPC: 1.00191 (Simulation time: 1 hr 27 min 58 sec) 
