#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jan  3 19:43:30 2018
# Process ID: 4796
# Current directory: G:/jizu_project/project_summary
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19228 G:\jizu_project\project_summary\project_summary.xpr
# Log file: G:/jizu_project/project_summary/vivado.log
# Journal file: G:/jizu_project/project_summary\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/jizu_project/project_summary/project_summary.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:107]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:240]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:241]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {G:/jizu_project/project_summary/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config G:/jizu_project/project_summary/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 907.688 ; gain = 29.926
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:107]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:240]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:241]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 941.023 ; gain = 0.000
run 1300 us
export_ip_user_files -of_objects  [get_files F:/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l.srcs/sources_1/new/defines.vh] -no_script -reset -force -quiet
remove_files  F:/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l.srcs/sources_1/new/defines.vh
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse -scan_for_includes G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh
import_files -norecurse G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh' on top of itself. Importing a file from the imported source directory can cause this problem.
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:107]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:240]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:241]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.039 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:107]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:240]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:241]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.039 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:107]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:240]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:241]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.039 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:109]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:252]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.293 ; gain = 0.000
run 1300 us
run 1300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1300 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:109]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:252]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.293 ; gain = 0.000
run 1300 us
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:109]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:252]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.293 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:78]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 19 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:79]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:109]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:252]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=19)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.293 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.293 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:110]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:252]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.293 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:110]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:252]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.684 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:110]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:252]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:253]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1048.684 ; gain = 0.000
run 1300 us
add_wave {{/tb_top/soc_lite/mips/dp/h/stallF}} 
add_wave {{/tb_top/soc_lite/mips/dp/h/stallD}} 
add_wave {{/tb_top/soc_lite/mips/dp/h/flushF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1300 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/tb_top/soc_lite/mips/dp/h/stall_special}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1300 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1300 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1172.848 ; gain = 27.285
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:84]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 9 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:110]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:256]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:257]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=9)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.242 ; gain = 0.000
run 1300 us
run 1300 us
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
ERROR: [VRFC 10-2068] ansi port l_stall_special_judgeM cannot be redeclared in the header [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:60]
ERROR: [VRFC 10-2068] ansi port s_stall_special_judgeM cannot be redeclared in the header [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:61]
ERROR: [VRFC 10-1040] module datapath ignored due to previous errors [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:23]
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol l_stall_special_judgeW, assumed default net type wire [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:83]
INFO: [VRFC 10-2458] undeclared symbol s_stall_special_judgeW, assumed default net type wire [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:86]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:110]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:259]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:260]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1235.145 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol l_stall_special_judgeW, assumed default net type wire [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:83]
INFO: [VRFC 10-2458] undeclared symbol s_stall_special_judgeW, assumed default net type wire [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:85]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:86]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:110]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:261]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:262]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.145 ; gain = 0.000
run 1300 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:261]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:262]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 52.402 ; gain = 0.473
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  3 22:10:13 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.008 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1254.008 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:264]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:265]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.008 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:262]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:263]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.008 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.316 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.316 ; gain = 0.000
run 1300 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.047 ; gain = 0.000
run 1300 us
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files G:/jizu_project/project_summary/nodelay_ram_coe/inst_ram.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe] -no_script -reset -force -quiet
remove_files  {G:/jizu_project/project_summary/nodelay_ram_coe/inst_ram.coe G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.477 ; gain = 0.000
run 1300 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../sim_ram_coe/inst_ram.coe'
generate_target all [get_files  G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.328 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci]
launch_runs -jobs 2 inst_ram_synth_1
[Wed Jan  3 22:53:37 2018] Launched inst_ram_synth_1...
Run output will be captured here: G:/jizu_project/project_summary/project_summary.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory G:/jizu_project/project_summary/project_summary.ip_user_files/sim_scripts -ip_user_files_dir G:/jizu_project/project_summary/project_summary.ip_user_files -ipstatic_source_dir G:/jizu_project/project_summary/project_summary.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/modelsim} {questa=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/questa} {riviera=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/riviera} {activehdl=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {G:/jizu_project/project_summary/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {G:/jizu_project/project_summary/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config G:/jizu_project/project_summary/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1656.055 ; gain = 0.000
run 1300 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../sim_ram_coe/inst_ram.coe'
generate_target all [get_files  G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.594 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/jizu_project/project_summary/project_summary.runs/inst_ram_synth_1

launch_runs -jobs 2 inst_ram_synth_1
[Wed Jan  3 23:06:06 2018] Launched inst_ram_synth_1...
Run output will be captured here: G:/jizu_project/project_summary/project_summary.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory G:/jizu_project/project_summary/project_summary.ip_user_files/sim_scripts -ip_user_files_dir G:/jizu_project/project_summary/project_summary.ip_user_files -ipstatic_source_dir G:/jizu_project/project_summary/project_summary.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/modelsim} {questa=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/questa} {riviera=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/riviera} {activehdl=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_port
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memsel
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sramlike_to_ahb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jizu_project/project_summary/project_summary.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jizu_project/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ahblite_axi_bridge_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 83abfa4f032e4e409bd63f2f3e11c909 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:87]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port d [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 11 for port q [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v:111]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adelM [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:269]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port adel [G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v:270]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge_pkg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=21)
Compiling module xil_defaultlib.flopenrc(WIDTH=11)
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=8)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.iram_port
Compiling module xil_defaultlib.dram_port
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sramlike_to_ahb
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_12.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.time_out [\time_out(c_family="artix7")(1,6...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_12.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="ar...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling module xil_defaultlib.confreg
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.soc_lite_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jizu_project/project_summary/project_summary.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {G:/jizu_project/project_summary/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config G:/jizu_project/project_summary/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_0_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1697.340 ; gain = 0.000
run 1300 us
set_property top mips [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/jizu_project/project_summary/project_summary.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jan  3 23:43:26 2018] Launched synth_1...
Run output will be captured here: G:/jizu_project/project_summary/project_summary.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-1
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.031 ; gain = 161.691
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.922 ; gain = 428.969
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.594 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.594 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.594 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.594 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/jizu_project/project_summary/project_summary.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jan  3 23:48:26 2018] Launched synth_1...
Run output will be captured here: G:/jizu_project/project_summary/project_summary.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2376.313 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2376.313 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2376.313 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2376.313 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
Finished Parsing XDC File [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2376.313 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [G:/jizu_project/project_summary/project_summary.srcs/constrs_1/new/cpu.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  3 23:53:12 2018...
