Running: D:\programmi\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/tb_top_lcd_isim_beh.exe -prj D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/tb_top_lcd_beh.prj work.tb_top_lcd 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/mux8_1.vhd" into library work
Parsing VHDL file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/counter.vhd" into library work
Parsing VHDL file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/translator.vhd" into library work
Parsing VHDL file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/../lcd.vhd" into library work
Parsing VHDL file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/../counter_clk_enable.vhd" into library work
Parsing VHDL file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/top_display.vhd" into library work
Parsing VHDL file "D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/tb_top_lcd.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package math_real
Compiling architecture arch_lcd of entity LCD [lcd_default]
Compiling architecture behavioral of entity counter [\counter(3)\]
Compiling architecture behavioral of entity mux8_1 [\mux8_1(8)\]
Compiling architecture behavioral of entity translator [\translator(9)\]
Compiling architecture arch_counter_clk_enable of entity counter_clk_enable [counter_clk_enable_default]
Compiling architecture behavioral of entity top_display [\top_display(9)\]
Compiling architecture behavior of entity tb_top_lcd
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\tb_top_lcd_isim_beh.exe.sim\libPortability.dll".
Compiled 17 VHDL Units
Built simulation executable D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/tb_top_lcd_isim_beh.exe
Fuse Memory Usage: 36956 KB
Fuse CPU Usage: 640 ms
